<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3 BOB linebuff\impl\gwsynthesis\Uj_kezdes1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3 BOB linebuff\src\Uj_kezdes1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3 BOB linebuff\src\Uj_kezdes1.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 29 20:47:07 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7080</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5135</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>165</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>13</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_board</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cam1_pclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>cam1_pclk </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk_board</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk_board</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_ibuf/I</td>
<td>clk_board</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_ibuf/I</td>
<td>clk_board</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_board</td>
<td>27.000(MHz)</td>
<td>87.653(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam1_pclk</td>
<td>27.000(MHz)</td>
<td>49.893(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.463(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_board</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_board</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1005.142</td>
<td>165</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.554</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_87_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.458</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_7_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.409</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_78_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.393</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/pix_rel_not_owned_cnt_14_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.030</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.376</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_86_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.013</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.326</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_82_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.234</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_81_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.871</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.137</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_79_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.124</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/pix_fault_sticky_2_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.090</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_3_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.090</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_9_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>46.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.951</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_84_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.948</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_114_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.915</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.552</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.832</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/pix_rel_not_owned_cnt_15_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.816</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_74_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.453</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.775</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_85_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.765</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_1_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.765</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_4_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.765</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_10_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.744</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/dbg_bus_pix_83_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.381</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.723</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_6_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.723</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_13_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.718</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_data_2_s0/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.686</td>
<td>u_hdmi/desc_rd_ptr_1_s0/Q</td>
<td>u_hdmi/rel_pend_s1/CE</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>45.679</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_0_s0/Q</td>
<td>u_camfield_period/bus_sync1_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_1_s0/Q</td>
<td>u_camfield_period/bus_sync1_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_5_s0/Q</td>
<td>u_camfield_period/bus_sync1_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_10_s0/Q</td>
<td>u_camfield_period/bus_sync1_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_12_s0/Q</td>
<td>u_camfield_period/bus_sync1_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_14_s0/Q</td>
<td>u_camfield_period/bus_sync1_14_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.190</td>
<td>u_camfield_period/latched_pix_15_s0/Q</td>
<td>u_camfield_period/bus_sync1_15_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.190</td>
<td>u_hdmi/dbg_bus_pix_3_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.190</td>
<td>u_hdmi/dbg_bus_pix_20_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_20_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.190</td>
<td>u_hdmi/dbg_bus_pix_44_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_44_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.190</td>
<td>u_hdmi/dbg_bus_pix_45_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_45_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.190</td>
<td>u_hdmi/dbg_bus_pix_70_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_70_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.190</td>
<td>u_hdmi/dbg_bus_pix_71_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_71_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>0.904</td>
</tr>
<tr>
<td>14</td>
<td>0.004</td>
<td>u_camfield_period/latched_pix_21_s0/Q</td>
<td>u_camfield_period/bus_sync1_21_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.097</td>
</tr>
<tr>
<td>15</td>
<td>0.045</td>
<td>u_camfield_period/latched_pix_9_s0/Q</td>
<td>u_camfield_period/bus_sync1_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.139</td>
</tr>
<tr>
<td>16</td>
<td>0.045</td>
<td>u_camfield_period/latched_pix_20_s0/Q</td>
<td>u_camfield_period/bus_sync1_20_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.139</td>
</tr>
<tr>
<td>17</td>
<td>0.074</td>
<td>u_camfield_period/latched_pix_17_s0/Q</td>
<td>u_camfield_period/bus_sync1_17_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.167</td>
</tr>
<tr>
<td>18</td>
<td>0.154</td>
<td>u_camfield_period/latched_pix_8_s0/Q</td>
<td>u_camfield_period/bus_sync1_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>19</td>
<td>0.154</td>
<td>u_camfield_period/latched_pix_27_s0/Q</td>
<td>u_camfield_period/bus_sync1_27_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>20</td>
<td>0.154</td>
<td>u_hdmi/u_rel_cdc/bus_9_s0/Q</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>21</td>
<td>0.154</td>
<td>u_hdmi/u_rel_cdc/bus_13_s0/Q</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>22</td>
<td>0.154</td>
<td>u_hdmi/dbg_bus_pix_1_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>23</td>
<td>0.154</td>
<td>u_hdmi/dbg_bus_pix_2_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>24</td>
<td>0.154</td>
<td>u_hdmi/dbg_bus_pix_9_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
<tr>
<td>25</td>
<td>0.154</td>
<td>u_hdmi/dbg_bus_pix_14_s0/Q</td>
<td>u_hdmi/dbg_bus_sync1_14_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-1.063</td>
<td>1.247</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.589</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>-2.037</td>
<td>4.077</td>
</tr>
<tr>
<td>2</td>
<td>1.589</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>-2.037</td>
<td>4.077</td>
</tr>
<tr>
<td>3</td>
<td>1.589</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.704</td>
<td>-2.037</td>
<td>4.077</td>
</tr>
<tr>
<td>4</td>
<td>5.286</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>-2.030</td>
<td>4.077</td>
</tr>
<tr>
<td>5</td>
<td>5.286</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>-2.030</td>
<td>4.077</td>
</tr>
<tr>
<td>6</td>
<td>5.286</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>-2.030</td>
<td>4.077</td>
</tr>
<tr>
<td>7</td>
<td>30.539</td>
<td>u_tvp_i2c/init_done_s0/Q</td>
<td>u_Reset_Sync_cam/reset_cnt_3_s0/CLEAR</td>
<td>clk_board:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.425</td>
</tr>
<tr>
<td>8</td>
<td>30.539</td>
<td>u_tvp_i2c/init_done_s0/Q</td>
<td>u_Reset_Sync_cam/reset_cnt_0_s0/CLEAR</td>
<td>clk_board:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.425</td>
</tr>
<tr>
<td>9</td>
<td>30.539</td>
<td>u_tvp_i2c/init_done_s0/Q</td>
<td>u_Reset_Sync_cam/reset_cnt_1_s0/CLEAR</td>
<td>clk_board:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.425</td>
</tr>
<tr>
<td>10</td>
<td>30.539</td>
<td>u_tvp_i2c/init_done_s0/Q</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLEAR</td>
<td>clk_board:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.425</td>
</tr>
<tr>
<td>11</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/byte_idx_0_s3/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>12</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/state_1_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>13</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/state_2_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>14</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/state_3_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>15</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/sda_drive_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>16</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/busy_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>17</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/pending_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>18</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/state_0_s1/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>19</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/scl_reg_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>20</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/clk_cnt_15_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>21</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/value_shadow_0_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>22</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/value_shadow_1_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>23</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/value_shadow_2_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>24</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/value_shadow_3_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>25</td>
<td>31.976</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
<td>u_logger/value_shadow_4_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.018</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.313</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.059</td>
<td>2.414</td>
</tr>
<tr>
<td>2</td>
<td>0.313</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.059</td>
<td>2.414</td>
</tr>
<tr>
<td>3</td>
<td>0.313</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.059</td>
<td>2.414</td>
</tr>
<tr>
<td>4</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/upd_tog_pix_s2/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>5</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/tog_sync_pix_2_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>6</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_1_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>7</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_3_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>8</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_8_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>9</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_11_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>10</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_12_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>11</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_13_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>12</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_14_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>13</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_15_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>14</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_17_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>15</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_21_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>16</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_23_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>17</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_27_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>18</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/latched_pix_31_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>19</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/cnt_pix_28_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>20</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/cnt_pix_29_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>21</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_camfield_period/tog_sync_pix_0_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>22</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/u_desc_cdc/ack_tog_s1/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>23</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/u_desc_cdc/dst_new_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>24</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/u_rel_cdc/bus_2_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>25</td>
<td>2.395</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
<td>u_hdmi/u_rel_cdc/bus_3_s0/CLEAR</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_board</td>
<td>u_tvp_i2c/clk_cnt_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_board</td>
<td>u_tvp_i2c/clk_cnt_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_board</td>
<td>u_tvp_i2c/clk_cnt_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_board</td>
<td>u_tvp_i2c/clk_cnt_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_board</td>
<td>u_tvp_i2c/pause_cnt_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cam_cap/y_out_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_hdmi/line_in_field_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_hdmi/dbg_bus_sync1_89_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_hdmi/dbg_rel_not_owned_cnt_cam_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_pager/lines_per_field_est_9_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_87_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_hdmi/n4168_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s2/F</td>
</tr>
<tr>
<td>44.371</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_hdmi/n4168_s0/I2</td>
</tr>
<tr>
<td>44.997</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s0/F</td>
</tr>
<tr>
<td>46.763</td>
<td>1.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_87_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][B]</td>
<td>u_hdmi/dbg_bus_pix_87_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[1][B]</td>
<td>u_hdmi/dbg_bus_pix_87_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.059, 36.931%; route: 28.674, 62.077%; tC2Q: 0.458, 0.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>47.024</td>
<td>2.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_hdmi/rel_pend_data_7_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_hdmi/rel_pend_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.225%; route: 28.237, 60.789%; tC2Q: 0.458, 0.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>43.423</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td>u_hdmi/n4177_s0/I1</td>
</tr>
<tr>
<td>44.049</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4177_s0/F</td>
</tr>
<tr>
<td>46.618</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_78_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_hdmi/dbg_bus_pix_78_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_hdmi/dbg_bus_pix_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.059, 37.048%; route: 28.529, 61.957%; tC2Q: 0.458, 0.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_hdmi/n4168_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s2/F</td>
</tr>
<tr>
<td>44.051</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>u_hdmi/n4169_s0/I2</td>
</tr>
<tr>
<td>45.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4169_s0/F</td>
</tr>
<tr>
<td>46.602</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/pix_rel_not_owned_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>u_hdmi/pix_rel_not_owned_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>u_hdmi/pix_rel_not_owned_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.532, 38.088%; route: 28.040, 60.916%; tC2Q: 0.458, 0.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_86_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_hdmi/n4168_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s2/F</td>
</tr>
<tr>
<td>44.051</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][A]</td>
<td>u_hdmi/n4169_s0/I2</td>
</tr>
<tr>
<td>45.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C23[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4169_s0/F</td>
</tr>
<tr>
<td>46.586</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_86_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>u_hdmi/dbg_bus_pix_86_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>u_hdmi/dbg_bus_pix_86_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.532, 38.102%; route: 28.023, 60.902%; tC2Q: 0.458, 0.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_82_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>43.732</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>u_hdmi/n4173_s0/I1</td>
</tr>
<tr>
<td>44.764</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4173_s0/F</td>
</tr>
<tr>
<td>46.535</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_82_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_hdmi/dbg_bus_pix_82_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>u_hdmi/dbg_bus_pix_82_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.465, 37.998%; route: 28.040, 61.005%; tC2Q: 0.458, 0.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_81_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>43.732</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>u_hdmi/n4174_s0/I1</td>
</tr>
<tr>
<td>44.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4174_s0/F</td>
</tr>
<tr>
<td>46.443</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_81_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>u_hdmi/dbg_bus_pix_81_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>u_hdmi/dbg_bus_pix_81_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.059, 37.189%; route: 28.354, 61.812%; tC2Q: 0.458, 0.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_79_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>42.938</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>u_hdmi/n4176_s0/I1</td>
</tr>
<tr>
<td>43.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4176_s0/F</td>
</tr>
<tr>
<td>46.346</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_79_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_hdmi/dbg_bus_pix_79_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_hdmi/dbg_bus_pix_79_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.255, 37.696%; route: 28.061, 61.303%; tC2Q: 0.458, 1.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_fault_sticky_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.895</td>
<td>1.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>u_hdmi/n8396_s6/I0</td>
</tr>
<tr>
<td>41.956</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n8396_s6/F</td>
</tr>
<tr>
<td>42.375</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>u_hdmi/n8396_s1/I1</td>
</tr>
<tr>
<td>43.001</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n8396_s1/F</td>
</tr>
<tr>
<td>44.960</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>u_hdmi/n8396_s0/I0</td>
</tr>
<tr>
<td>45.986</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n8396_s0/F</td>
</tr>
<tr>
<td>46.690</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/pix_fault_sticky_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>u_hdmi/pix_fault_sticky_2_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>u_hdmi/pix_fault_sticky_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.718, 38.419%; route: 27.942, 60.587%; tC2Q: 0.458, 0.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.656</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_hdmi/rel_pend_data_3_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>u_hdmi/rel_pend_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.530%; route: 27.870, 60.476%; tC2Q: 0.458, 0.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.656</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>u_hdmi/rel_pend_data_9_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[1][B]</td>
<td>u_hdmi/rel_pend_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.530%; route: 27.870, 60.476%; tC2Q: 0.458, 0.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_84_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>43.418</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>u_hdmi/n4171_s0/I2</td>
</tr>
<tr>
<td>44.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4171_s0/F</td>
</tr>
<tr>
<td>46.160</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_84_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>u_hdmi/dbg_bus_pix_84_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>u_hdmi/dbg_bus_pix_84_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.255, 37.850%; route: 27.875, 61.145%; tC2Q: 0.458, 1.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_114_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>41.875</td>
<td>2.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>u_hdmi/n8396_s14/I0</td>
</tr>
<tr>
<td>42.974</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C33[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n8396_s14/F</td>
</tr>
<tr>
<td>43.953</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_hdmi/n4166_s2/I0</td>
</tr>
<tr>
<td>45.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4166_s2/F</td>
</tr>
<tr>
<td>45.058</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>u_hdmi/n4166_s1/I1</td>
</tr>
<tr>
<td>46.157</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4166_s1/F</td>
</tr>
<tr>
<td>46.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_114_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>u_hdmi/dbg_bus_pix_114_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>u_hdmi/dbg_bus_pix_114_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.302, 40.149%; route: 26.824, 58.845%; tC2Q: 0.458, 1.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>41.389</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>u_hdmi/n4164_s5/I1</td>
</tr>
<tr>
<td>42.421</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4164_s5/F</td>
</tr>
<tr>
<td>46.124</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_hdmi/rel_pend_data_1_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_hdmi/rel_pend_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.037, 35.206%; route: 29.057, 63.788%; tC2Q: 0.458, 1.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_hdmi/n4168_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s2/F</td>
</tr>
<tr>
<td>44.371</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_hdmi/n4168_s0/I2</td>
</tr>
<tr>
<td>44.996</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s0/F</td>
</tr>
<tr>
<td>46.042</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/pix_rel_not_owned_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_hdmi/pix_rel_not_owned_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_hdmi/pix_rel_not_owned_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.058, 37.515%; route: 27.953, 61.477%; tC2Q: 0.458, 1.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.847</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>u_hdmi/n4182_s1/I1</td>
</tr>
<tr>
<td>41.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4182_s1/F</td>
</tr>
<tr>
<td>41.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>u_hdmi/n4181_s1/I0</td>
</tr>
<tr>
<td>42.515</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4181_s1/F</td>
</tr>
<tr>
<td>42.521</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_hdmi/n4181_s0/I1</td>
</tr>
<tr>
<td>43.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4181_s0/F</td>
</tr>
<tr>
<td>46.025</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_74_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>u_hdmi/dbg_bus_pix_74_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>u_hdmi/dbg_bus_pix_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.762, 39.078%; route: 27.232, 59.914%; tC2Q: 0.458, 1.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_85_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.421</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>42.851</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>u_hdmi/n4170_s0/I1</td>
</tr>
<tr>
<td>43.883</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s0/F</td>
</tr>
<tr>
<td>45.985</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_85_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_hdmi/dbg_bus_pix_85_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_hdmi/dbg_bus_pix_85_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.464, 38.456%; route: 27.490, 60.534%; tC2Q: 0.458, 1.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.331</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_hdmi/rel_pend_data_1_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_hdmi/rel_pend_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.803%; route: 27.545, 60.195%; tC2Q: 0.458, 1.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.331</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>u_hdmi/rel_pend_data_4_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>u_hdmi/rel_pend_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.803%; route: 27.545, 60.195%; tC2Q: 0.458, 1.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.331</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>u_hdmi/rel_pend_data_10_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>u_hdmi/rel_pend_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.803%; route: 27.545, 60.195%; tC2Q: 0.458, 1.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_pix_83_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.571</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>41.373</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>41.796</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>42.422</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>43.248</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>u_hdmi/n4172_s0/I1</td>
</tr>
<tr>
<td>44.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4172_s0/F</td>
</tr>
<tr>
<td>45.953</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_83_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_hdmi/dbg_bus_pix_83_s0/CLK</td>
</tr>
<tr>
<td>37.209</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_hdmi/dbg_bus_pix_83_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.532, 38.633%; route: 27.390, 60.357%; tC2Q: 0.458, 1.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.289</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_hdmi/rel_pend_data_6_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>u_hdmi/rel_pend_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.839%; route: 27.502, 60.158%; tC2Q: 0.458, 1.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.289</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>u_hdmi/rel_pend_data_13_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>u_hdmi/rel_pend_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.839%; route: 27.502, 60.158%; tC2Q: 0.458, 1.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.063</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/S0</td>
</tr>
<tr>
<td>24.500</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s70/O</td>
</tr>
<tr>
<td>24.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I0</td>
</tr>
<tr>
<td>24.663</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>24.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>24.826</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>24.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>24.989</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>26.990</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_hdmi/n4184_s56/I0</td>
</tr>
<tr>
<td>28.022</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s56/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_hdmi/n4184_s51/I3</td>
</tr>
<tr>
<td>29.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s51/F</td>
</tr>
<tr>
<td>29.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_hdmi/n4184_s47/I1</td>
</tr>
<tr>
<td>29.887</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s47/F</td>
</tr>
<tr>
<td>31.661</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/n4184_s40/I0</td>
</tr>
<tr>
<td>32.287</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s40/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td>u_hdmi/n4184_s28/I3</td>
</tr>
<tr>
<td>33.721</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>34.142</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>35.937</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>u_hdmi/n4184_s6/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s6/F</td>
</tr>
<tr>
<td>38.224</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_hdmi/n4184_s1/I1</td>
</tr>
<tr>
<td>39.046</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>40.698</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][A]</td>
<td>u_hdmi/n4165_s1/I1</td>
</tr>
<tr>
<td>41.324</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4165_s1/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>u_hdmi/n4245_s3/I2</td>
</tr>
<tr>
<td>43.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s3/F</td>
</tr>
<tr>
<td>43.728</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>u_hdmi/n4245_s0/I2</td>
</tr>
<tr>
<td>44.754</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s0/F</td>
</tr>
<tr>
<td>46.284</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>u_hdmi/rel_pend_data_2_s0/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>u_hdmi/rel_pend_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.756, 38.843%; route: 27.498, 60.154%; tC2Q: 0.458, 1.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/rel_pend_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>u_hdmi/desc_rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/desc_rd_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_hdmi/n3065_s2/I0</td>
</tr>
<tr>
<td>4.112</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>5.763</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>u_hdmi/n1831_s2/I2</td>
</tr>
<tr>
<td>6.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n1831_s2/F</td>
</tr>
<tr>
<td>7.235</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/I2</td>
</tr>
<tr>
<td>7.861</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s758/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/I1</td>
</tr>
<tr>
<td>8.010</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s382/O</td>
</tr>
<tr>
<td>8.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/I1</td>
</tr>
<tr>
<td>8.173</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s194/O</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s102/O</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/I1</td>
</tr>
<tr>
<td>8.499</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_124_G[0]_s55/O</td>
</tr>
<tr>
<td>10.796</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>u_hdmi/marker_found_pix_s27/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s27/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>u_hdmi/marker_found_pix_s14/I3</td>
</tr>
<tr>
<td>12.777</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s14/F</td>
</tr>
<tr>
<td>13.762</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>u_hdmi/marker_found_pix_s6/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s6/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>u_hdmi/marker_found_pix_s2/I2</td>
</tr>
<tr>
<td>15.627</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>17.758</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>18.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_hdmi/n3065_s0/I0</td>
</tr>
<tr>
<td>21.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n3065_s0/F</td>
</tr>
<tr>
<td>24.079</td>
<td>2.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>u_hdmi/desc_fifo_RAMOUT_31_G[0]_s67/S0</td>
</tr>
<tr>
<td>24.516</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_31_G[0]_s67/O</td>
</tr>
<tr>
<td>24.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_31_G[0]_s49/I1</td>
</tr>
<tr>
<td>24.679</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_31_G[0]_s49/O</td>
</tr>
<tr>
<td>24.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_31_G[0]_s40/I1</td>
</tr>
<tr>
<td>24.842</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_31_G[0]_s40/O</td>
</tr>
<tr>
<td>24.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td>u_hdmi/desc_fifo_RAMOUT_31_G[0]_s36/I0</td>
</tr>
<tr>
<td>25.005</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/desc_fifo_RAMOUT_31_G[0]_s36/O</td>
</tr>
<tr>
<td>27.198</td>
<td>2.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_hdmi/n4184_s25/I0</td>
</tr>
<tr>
<td>28.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s25/F</td>
</tr>
<tr>
<td>28.025</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_hdmi/n4184_s11/I3</td>
</tr>
<tr>
<td>28.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s11/F</td>
</tr>
<tr>
<td>29.461</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_hdmi/n4188_s4/I0</td>
</tr>
<tr>
<td>30.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4188_s4/F</td>
</tr>
<tr>
<td>31.376</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>u_hdmi/n4188_s10/I1</td>
</tr>
<tr>
<td>32.408</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C41[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4188_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_hdmi/n4184_s34/I0</td>
</tr>
<tr>
<td>34.590</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s34/F</td>
</tr>
<tr>
<td>34.595</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>u_hdmi/n4184_s15/I3</td>
</tr>
<tr>
<td>35.694</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4184_s15/F</td>
</tr>
<tr>
<td>36.843</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_hdmi/n4191_s8/I2</td>
</tr>
<tr>
<td>37.942</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4191_s8/F</td>
</tr>
<tr>
<td>38.922</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>u_hdmi/n4186_s3/I1</td>
</tr>
<tr>
<td>39.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n4186_s3/F</td>
</tr>
<tr>
<td>41.418</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>u_hdmi/n4245_s4/I0</td>
</tr>
<tr>
<td>42.450</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n4245_s4/F</td>
</tr>
<tr>
<td>43.266</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>u_hdmi/rel_pend_s4/I1</td>
</tr>
<tr>
<td>44.068</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/rel_pend_s4/F</td>
</tr>
<tr>
<td>44.487</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>u_hdmi/rel_pend_s3/I2</td>
</tr>
<tr>
<td>45.548</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/rel_pend_s3/F</td>
</tr>
<tr>
<td>46.252</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/rel_pend_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.367</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.609</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_hdmi/rel_pend_s1/CLK</td>
</tr>
<tr>
<td>37.566</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_hdmi/rel_pend_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.334, 42.325%; route: 25.887, 56.671%; tC2Q: 0.458, 1.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>u_camfield_period/latched_pix_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_0_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td>u_camfield_period/bus_sync1_0_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C11[0][A]</td>
<td>u_camfield_period/bus_sync1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>u_camfield_period/latched_pix_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_1_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>u_camfield_period/bus_sync1_1_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>u_camfield_period/bus_sync1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>u_camfield_period/latched_pix_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_5_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_camfield_period/bus_sync1_5_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_camfield_period/bus_sync1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>u_camfield_period/latched_pix_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_10_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>u_camfield_period/bus_sync1_10_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>u_camfield_period/bus_sync1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_camfield_period/latched_pix_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_12_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>u_camfield_period/bus_sync1_12_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>u_camfield_period/bus_sync1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>u_camfield_period/latched_pix_14_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_14_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_camfield_period/bus_sync1_14_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_camfield_period/bus_sync1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td>u_camfield_period/latched_pix_15_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_15_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>u_camfield_period/bus_sync1_15_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>u_camfield_period/bus_sync1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>u_hdmi/dbg_bus_pix_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_3_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>u_hdmi/dbg_bus_sync1_3_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>u_hdmi/dbg_bus_sync1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_hdmi/dbg_bus_pix_20_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_20_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_20_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_hdmi/dbg_bus_pix_44_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_44_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>u_hdmi/dbg_bus_sync1_44_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>u_hdmi/dbg_bus_sync1_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_45_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_hdmi/dbg_bus_pix_45_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_45_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_45_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>u_hdmi/dbg_bus_pix_70_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_70_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_70_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_70_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_71_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>u_hdmi/dbg_bus_pix_71_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_71_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_71_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_71_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_71_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>u_camfield_period/latched_pix_21_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_21_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>u_camfield_period/bus_sync1_21_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>u_camfield_period/bus_sync1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.764, 69.620%; tC2Q: 0.333, 30.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][B]</td>
<td>u_camfield_period/latched_pix_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_9_s0/Q</td>
</tr>
<tr>
<td>1.652</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_camfield_period/bus_sync1_9_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_camfield_period/bus_sync1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_camfield_period/latched_pix_20_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_20_s0/Q</td>
</tr>
<tr>
<td>1.652</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>u_camfield_period/bus_sync1_20_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>u_camfield_period/bus_sync1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_camfield_period/latched_pix_17_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_17_s0/Q</td>
</tr>
<tr>
<td>1.681</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_camfield_period/bus_sync1_17_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_camfield_period/bus_sync1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_camfield_period/latched_pix_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_8_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>u_camfield_period/bus_sync1_8_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>u_camfield_period/bus_sync1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_camfield_period/latched_pix_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/bus_sync1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_camfield_period/latched_pix_27_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_27_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/bus_sync1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>u_camfield_period/bus_sync1_27_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>u_camfield_period/bus_sync1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/u_rel_cdc/bus_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_hdmi/u_rel_cdc/bus_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/u_rel_cdc/bus_9_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/u_rel_cdc/bus_sync1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_9_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/u_rel_cdc/bus_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>u_hdmi/u_rel_cdc/bus_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/u_rel_cdc/bus_13_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/u_rel_cdc/bus_sync1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_13_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>u_hdmi/u_rel_cdc/bus_sync1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>u_hdmi/dbg_bus_pix_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_1_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>u_hdmi/dbg_bus_sync1_1_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>u_hdmi/dbg_bus_sync1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>u_hdmi/dbg_bus_pix_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_2_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_2_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>u_hdmi/dbg_bus_sync1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_hdmi/dbg_bus_pix_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_9_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_hdmi/dbg_bus_sync1_9_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_hdmi/dbg_bus_sync1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/dbg_bus_pix_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/dbg_bus_sync1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>u_hdmi/dbg_bus_pix_14_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_pix_14_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/dbg_bus_sync1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>u_hdmi/dbg_bus_sync1_14_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>u_hdmi/dbg_bus_sync1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I2</td>
</tr>
<tr>
<td>2.478</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>4.649</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.191</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.313</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.238</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.959%; route: 2.519, 61.798%; tC2Q: 0.458, 11.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I2</td>
</tr>
<tr>
<td>2.478</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>4.649</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.191</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.313</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.238</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.959%; route: 2.519, 61.798%; tC2Q: 0.458, 11.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I2</td>
</tr>
<tr>
<td>2.478</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>4.649</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.191</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.313</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.238</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.959%; route: 2.519, 61.798%; tC2Q: 0.458, 11.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I2</td>
</tr>
<tr>
<td>2.478</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>4.649</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.895</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.010</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>9.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9.935</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.959%; route: 2.519, 61.798%; tC2Q: 0.458, 11.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I2</td>
</tr>
<tr>
<td>2.478</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>4.649</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.895</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.010</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>9.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9.935</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.959%; route: 2.519, 61.798%; tC2Q: 0.458, 11.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>u_Reset_Sync_pix/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I2</td>
</tr>
<tr>
<td>2.478</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>4.649</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.895</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.010</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>9.980</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9.935</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.959%; route: 2.519, 61.798%; tC2Q: 0.458, 11.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tvp_i2c/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Reset_Sync_cam/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_board:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_tvp_i2c/init_done_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_tvp_i2c/init_done_s0/Q</td>
</tr>
<tr>
<td>5.865</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>u_Reset_Sync_cam/n6_s1/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync_cam/n6_s1/F</td>
</tr>
<tr>
<td>8.756</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>u_Reset_Sync_cam/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39.296</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>u_Reset_Sync_cam/reset_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.106%; route: 4.867, 75.760%; tC2Q: 0.458, 7.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tvp_i2c/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Reset_Sync_cam/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_board:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_tvp_i2c/init_done_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_tvp_i2c/init_done_s0/Q</td>
</tr>
<tr>
<td>5.865</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>u_Reset_Sync_cam/n6_s1/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync_cam/n6_s1/F</td>
</tr>
<tr>
<td>8.756</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39.296</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[0][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.106%; route: 4.867, 75.760%; tC2Q: 0.458, 7.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tvp_i2c/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Reset_Sync_cam/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_board:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_tvp_i2c/init_done_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_tvp_i2c/init_done_s0/Q</td>
</tr>
<tr>
<td>5.865</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>u_Reset_Sync_cam/n6_s1/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync_cam/n6_s1/F</td>
</tr>
<tr>
<td>8.756</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[0][B]</td>
<td>u_Reset_Sync_cam/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39.296</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[0][B]</td>
<td>u_Reset_Sync_cam/reset_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.106%; route: 4.867, 75.760%; tC2Q: 0.458, 7.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tvp_i2c/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_board:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_tvp_i2c/init_done_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_tvp_i2c/init_done_s0/Q</td>
</tr>
<tr>
<td>5.865</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>u_Reset_Sync_cam/n6_s1/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync_cam/n6_s1/F</td>
</tr>
<tr>
<td>8.756</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39.296</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.106%; route: 4.867, 75.760%; tC2Q: 0.458, 7.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/byte_idx_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[2][A]</td>
<td style=" font-weight:bold;">u_logger/byte_idx_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[2][A]</td>
<td>u_logger/byte_idx_0_s3/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[2][A]</td>
<td>u_logger/byte_idx_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">u_logger/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>u_logger/state_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>u_logger/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">u_logger/state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_logger/state_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_logger/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][B]</td>
<td style=" font-weight:bold;">u_logger/state_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][B]</td>
<td>u_logger/state_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[1][B]</td>
<td>u_logger/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/sda_drive_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">u_logger/sda_drive_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_logger/sda_drive_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_logger/sda_drive_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/busy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][B]</td>
<td style=" font-weight:bold;">u_logger/busy_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][B]</td>
<td>u_logger/busy_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[1][B]</td>
<td>u_logger/busy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/pending_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">u_logger/pending_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_logger/pending_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_logger/pending_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">u_logger/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>u_logger/state_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>u_logger/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/scl_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[B]</td>
<td style=" font-weight:bold;">u_logger/scl_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>u_logger/scl_reg_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[B]</td>
<td>u_logger/scl_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u_logger/clk_cnt_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_logger/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_logger/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/value_shadow_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" font-weight:bold;">u_logger/value_shadow_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>u_logger/value_shadow_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>u_logger/value_shadow_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/value_shadow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">u_logger/value_shadow_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>u_logger/value_shadow_1_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>u_logger/value_shadow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/value_shadow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">u_logger/value_shadow_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_logger/value_shadow_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_logger/value_shadow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/value_shadow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">u_logger/value_shadow_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u_logger/value_shadow_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u_logger/value_shadow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_logger/value_shadow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_Reset_Sync_cam/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync_cam/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>u_cam_cap/n18_s2/I2</td>
</tr>
<tr>
<td>4.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1035</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">u_cam_cap/n18_s2/F</td>
</tr>
<tr>
<td>7.350</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" font-weight:bold;">u_logger/value_shadow_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1059</td>
<td>IOB29[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_logger/value_shadow_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_logger/value_shadow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.902%; route: 3.460, 68.963%; tC2Q: 0.458, 9.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.927</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.572</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.614</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.948%; route: 1.696, 70.244%; tC2Q: 0.333, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.927</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.572</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.614</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.948%; route: 1.696, 70.244%; tC2Q: 0.333, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.927</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.572</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.614</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.948%; route: 1.696, 70.244%; tC2Q: 0.333, 13.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/upd_tog_pix_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/upd_tog_pix_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_camfield_period/upd_tog_pix_s2/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_camfield_period/upd_tog_pix_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/tog_sync_pix_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/tog_sync_pix_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_camfield_period/tog_sync_pix_2_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_camfield_period/tog_sync_pix_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>u_camfield_period/latched_pix_1_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>u_camfield_period/latched_pix_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td>u_camfield_period/latched_pix_3_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[2][B]</td>
<td>u_camfield_period/latched_pix_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_camfield_period/latched_pix_8_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_camfield_period/latched_pix_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td>u_camfield_period/latched_pix_11_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][B]</td>
<td>u_camfield_period/latched_pix_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_camfield_period/latched_pix_12_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_camfield_period/latched_pix_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>u_camfield_period/latched_pix_13_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>u_camfield_period/latched_pix_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>u_camfield_period/latched_pix_14_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>u_camfield_period/latched_pix_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td>u_camfield_period/latched_pix_15_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[1][B]</td>
<td>u_camfield_period/latched_pix_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_camfield_period/latched_pix_17_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>u_camfield_period/latched_pix_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>u_camfield_period/latched_pix_21_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>u_camfield_period/latched_pix_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>u_camfield_period/latched_pix_23_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>u_camfield_period/latched_pix_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_camfield_period/latched_pix_27_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_camfield_period/latched_pix_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/latched_pix_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/latched_pix_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_camfield_period/latched_pix_31_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_camfield_period/latched_pix_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/cnt_pix_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" font-weight:bold;">u_camfield_period/cnt_pix_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td>u_camfield_period/cnt_pix_28_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][B]</td>
<td>u_camfield_period/cnt_pix_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/cnt_pix_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">u_camfield_period/cnt_pix_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>u_camfield_period/cnt_pix_29_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>u_camfield_period/cnt_pix_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_camfield_period/tog_sync_pix_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" font-weight:bold;">u_camfield_period/tog_sync_pix_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td>u_camfield_period/tog_sync_pix_0_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[2][A]</td>
<td>u_camfield_period/tog_sync_pix_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/u_desc_cdc/ack_tog_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/u_desc_cdc/ack_tog_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_hdmi/u_desc_cdc/ack_tog_s1/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_hdmi/u_desc_cdc/ack_tog_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/u_desc_cdc/dst_new_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/u_desc_cdc/dst_new_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>u_hdmi/u_desc_cdc/dst_new_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>u_hdmi/u_desc_cdc/dst_new_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/u_rel_cdc/bus_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/u_rel_cdc/bus_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>u_hdmi/u_rel_cdc/bus_2_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>u_hdmi/u_rel_cdc/bus_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/u_rel_cdc/bus_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>u_Reset_Sync_pix/reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync_pix/reset_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>u_hdmi/n2352_s2/I3</td>
</tr>
<tr>
<td>1.475</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n2352_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/u_rel_cdc/bus_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>u_hdmi/u_rel_cdc/bus_3_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>u_hdmi/u_rel_cdc/bus_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.989%; route: 1.690, 70.167%; tC2Q: 0.333, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_board</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tvp_i2c/clk_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_tvp_i2c/clk_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_tvp_i2c/clk_cnt_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_board</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tvp_i2c/clk_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_tvp_i2c/clk_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_tvp_i2c/clk_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_board</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tvp_i2c/clk_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_tvp_i2c/clk_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_tvp_i2c/clk_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_board</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tvp_i2c/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_tvp_i2c/clk_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_tvp_i2c/clk_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_board</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tvp_i2c/pause_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_tvp_i2c/pause_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_board</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_tvp_i2c/pause_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam_cap/y_out_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam_cap/y_out_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam_cap/y_out_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_hdmi/line_in_field_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/line_in_field_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/line_in_field_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_hdmi/dbg_bus_sync1_89_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/dbg_bus_sync1_89_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/dbg_bus_sync1_89_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_hdmi/dbg_rel_not_owned_cnt_cam_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/dbg_rel_not_owned_cnt_cam_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/dbg_rel_not_owned_cnt_cam_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pager/lines_per_field_est_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_pager/lines_per_field_est_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_pager/lines_per_field_est_9_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1059</td>
<td>cam1_pclk_d</td>
<td>16.994</td>
<td>0.262</td>
</tr>
<tr>
<td>1035</td>
<td>n18_7</td>
<td>31.976</td>
<td>3.112</td>
</tr>
<tr>
<td>713</td>
<td>pix_clk</td>
<td>-9.554</td>
<td>0.659</td>
</tr>
<tr>
<td>450</td>
<td>n2352_7</td>
<td>1.589</td>
<td>2.180</td>
</tr>
<tr>
<td>217</td>
<td>u_hdmi/desc_rd_ptr[4]</td>
<td>-9.161</td>
<td>4.470</td>
</tr>
<tr>
<td>155</td>
<td>u_hdmi/desc_rd_ptr[3]</td>
<td>-9.443</td>
<td>3.076</td>
</tr>
<tr>
<td>131</td>
<td>u_hdmi/frame_start</td>
<td>8.680</td>
<td>3.612</td>
</tr>
<tr>
<td>103</td>
<td>u_hdmi/desc_rd_ptr[2]</td>
<td>-9.406</td>
<td>4.289</td>
</tr>
<tr>
<td>100</td>
<td>u_hdmi/dbg_new</td>
<td>32.151</td>
<td>2.947</td>
</tr>
<tr>
<td>92</td>
<td>u_pager/n2802_6</td>
<td>16.994</td>
<td>2.848</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C45</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C43</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name {clk_board} -period 37.037 [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name {cam1_pclk} -period 37.037 [get_ports {cam1_pclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
