<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/mmult.cpp:49:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="A" VarName="A" LoopLoc="src/mmult.cpp:49:14" LoopName="MEM_N" ParentFunc="mmult(float*, float*, float*)" Length="1024" Direction="read" AccessID="scevgepseq" OrigID="if.then.load.3" OrigAccess-DebugLoc="src/mmult.cpp:52:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/mmult.cpp:62:15" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" BundleName="C" VarName="C" LoopLoc="src/mmult.cpp:62:15" LoopName="MUL_COL" ParentFunc="mmult(float*, float*, float*)" Length="64" Direction="write" AccessID="scevgep90seq" OrigID="for.inc102.store.5" OrigAccess-DebugLoc="src/mmult.cpp:78:46" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/mmult.cpp:49:14" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="B" VarName="B" LoopLoc="src/mmult.cpp:49:14" LoopName="MEM_N" ParentFunc="mmult(float*, float*, float*)" OrigID="for.inc.load.3" OrigAccess-DebugLoc="src/mmult.cpp:54:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/mmult.cpp:47:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="A" VarName="A" LoopLoc="src/mmult.cpp:47:19" LoopName="MEMB_BLOCKC" ParentFunc="mmult(float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/mmult.cpp:49:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/mmult.cpp:61:14" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="C" VarName="C" LoopLoc="src/mmult.cpp:61:14" LoopName="MUL_ROW" ParentFunc="mmult(float*, float*, float*)" OrigID="scevgep90seq" OrigAccess-DebugLoc="src/mmult.cpp:62:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/mmult.cpp:62:15" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="C" VarName="C" LoopLoc="src/mmult.cpp:62:15" LoopName="MUL_COL" ParentFunc="mmult(float*, float*, float*)" OrigID="scevgep90seq" OrigAccess-DebugLoc="src/mmult.cpp:62:15" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/mmult.cpp:49:14" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'MEM_N' has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A" LoopLoc="src/mmult.cpp:49:14" LoopName="MEM_N" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/mmult.cpp:62:15" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 32 in loop 'MUL_COL' has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="C" LoopLoc="src/mmult.cpp:62:15" LoopName="MUL_COL" Length="64" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

