---
title: "vhdl-types"
layout: doc
---
<strong>vhdl-types</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre></br>
("boolean" "bit" "bit_vector" "character" "severity_level" "integer" "real" "time" "natural" "positive" "string" "line" "text" "side" "unsigned" "signed" "delay_length" "file_open_kind" "file_open_status" "std_logic" "std_logic_vector" "std_ulogic" "std_ulogic_vector")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
List of VHDL standardized types.
