
Projekt_DOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c878  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  0800ca08  0800ca08  0000da08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cce0  0800cce0  0000e08c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cce0  0800cce0  0000dce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cce8  0800cce8  0000e08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cce8  0800cce8  0000dce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ccec  0800ccec  0000dcec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800ccf0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e08c  2**0
                  CONTENTS
 10 .bss          00000b74  2000008c  2000008c  0000e08c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000c00  20000c00  0000e08c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e08c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bad2  00000000  00000000  0000e0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004907  00000000  00000000  00029b8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001808  00000000  00000000  0002e498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000126b  00000000  00000000  0002fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026bde  00000000  00000000  00030f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ffb3  00000000  00000000  00057ae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d64e7  00000000  00000000  00077a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014df83  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007120  00000000  00000000  0014dfc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001550e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9f0 	.word	0x0800c9f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800c9f0 	.word	0x0800c9f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c20:	f000 b96a 	b.w	8000ef8 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f806 	bl	8000c3c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__udivmoddi4>:
 8000c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c40:	9d08      	ldr	r5, [sp, #32]
 8000c42:	460c      	mov	r4, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14e      	bne.n	8000ce6 <__udivmoddi4+0xaa>
 8000c48:	4694      	mov	ip, r2
 8000c4a:	458c      	cmp	ip, r1
 8000c4c:	4686      	mov	lr, r0
 8000c4e:	fab2 f282 	clz	r2, r2
 8000c52:	d962      	bls.n	8000d1a <__udivmoddi4+0xde>
 8000c54:	b14a      	cbz	r2, 8000c6a <__udivmoddi4+0x2e>
 8000c56:	f1c2 0320 	rsb	r3, r2, #32
 8000c5a:	4091      	lsls	r1, r2
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c64:	4319      	orrs	r1, r3
 8000c66:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6e:	fa1f f68c 	uxth.w	r6, ip
 8000c72:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c76:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c7a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c82:	fb04 f106 	mul.w	r1, r4, r6
 8000c86:	4299      	cmp	r1, r3
 8000c88:	d90a      	bls.n	8000ca0 <__udivmoddi4+0x64>
 8000c8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c92:	f080 8112 	bcs.w	8000eba <__udivmoddi4+0x27e>
 8000c96:	4299      	cmp	r1, r3
 8000c98:	f240 810f 	bls.w	8000eba <__udivmoddi4+0x27e>
 8000c9c:	3c02      	subs	r4, #2
 8000c9e:	4463      	add	r3, ip
 8000ca0:	1a59      	subs	r1, r3, r1
 8000ca2:	fa1f f38e 	uxth.w	r3, lr
 8000ca6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000caa:	fb07 1110 	mls	r1, r7, r0, r1
 8000cae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb2:	fb00 f606 	mul.w	r6, r0, r6
 8000cb6:	429e      	cmp	r6, r3
 8000cb8:	d90a      	bls.n	8000cd0 <__udivmoddi4+0x94>
 8000cba:	eb1c 0303 	adds.w	r3, ip, r3
 8000cbe:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000cc2:	f080 80fc 	bcs.w	8000ebe <__udivmoddi4+0x282>
 8000cc6:	429e      	cmp	r6, r3
 8000cc8:	f240 80f9 	bls.w	8000ebe <__udivmoddi4+0x282>
 8000ccc:	4463      	add	r3, ip
 8000cce:	3802      	subs	r0, #2
 8000cd0:	1b9b      	subs	r3, r3, r6
 8000cd2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	b11d      	cbz	r5, 8000ce2 <__udivmoddi4+0xa6>
 8000cda:	40d3      	lsrs	r3, r2
 8000cdc:	2200      	movs	r2, #0
 8000cde:	e9c5 3200 	strd	r3, r2, [r5]
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d905      	bls.n	8000cf6 <__udivmoddi4+0xba>
 8000cea:	b10d      	cbz	r5, 8000cf0 <__udivmoddi4+0xb4>
 8000cec:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e7f5      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000cf6:	fab3 f183 	clz	r1, r3
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	d146      	bne.n	8000d8c <__udivmoddi4+0x150>
 8000cfe:	42a3      	cmp	r3, r4
 8000d00:	d302      	bcc.n	8000d08 <__udivmoddi4+0xcc>
 8000d02:	4290      	cmp	r0, r2
 8000d04:	f0c0 80f0 	bcc.w	8000ee8 <__udivmoddi4+0x2ac>
 8000d08:	1a86      	subs	r6, r0, r2
 8000d0a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0e:	2001      	movs	r0, #1
 8000d10:	2d00      	cmp	r5, #0
 8000d12:	d0e6      	beq.n	8000ce2 <__udivmoddi4+0xa6>
 8000d14:	e9c5 6300 	strd	r6, r3, [r5]
 8000d18:	e7e3      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000d1a:	2a00      	cmp	r2, #0
 8000d1c:	f040 8090 	bne.w	8000e40 <__udivmoddi4+0x204>
 8000d20:	eba1 040c 	sub.w	r4, r1, ip
 8000d24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d28:	fa1f f78c 	uxth.w	r7, ip
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb08 4416 	mls	r4, r8, r6, r4
 8000d3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3e:	fb07 f006 	mul.w	r0, r7, r6
 8000d42:	4298      	cmp	r0, r3
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x11c>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x11a>
 8000d50:	4298      	cmp	r0, r3
 8000d52:	f200 80cd 	bhi.w	8000ef0 <__udivmoddi4+0x2b4>
 8000d56:	4626      	mov	r6, r4
 8000d58:	1a1c      	subs	r4, r3, r0
 8000d5a:	fa1f f38e 	uxth.w	r3, lr
 8000d5e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d62:	fb08 4410 	mls	r4, r8, r0, r4
 8000d66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d6a:	fb00 f707 	mul.w	r7, r0, r7
 8000d6e:	429f      	cmp	r7, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x148>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x146>
 8000d7c:	429f      	cmp	r7, r3
 8000d7e:	f200 80b0 	bhi.w	8000ee2 <__udivmoddi4+0x2a6>
 8000d82:	4620      	mov	r0, r4
 8000d84:	1bdb      	subs	r3, r3, r7
 8000d86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8a:	e7a5      	b.n	8000cd8 <__udivmoddi4+0x9c>
 8000d8c:	f1c1 0620 	rsb	r6, r1, #32
 8000d90:	408b      	lsls	r3, r1
 8000d92:	fa22 f706 	lsr.w	r7, r2, r6
 8000d96:	431f      	orrs	r7, r3
 8000d98:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d9c:	fa04 f301 	lsl.w	r3, r4, r1
 8000da0:	ea43 030c 	orr.w	r3, r3, ip
 8000da4:	40f4      	lsrs	r4, r6
 8000da6:	fa00 f801 	lsl.w	r8, r0, r1
 8000daa:	0c38      	lsrs	r0, r7, #16
 8000dac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000db0:	fbb4 fef0 	udiv	lr, r4, r0
 8000db4:	fa1f fc87 	uxth.w	ip, r7
 8000db8:	fb00 441e 	mls	r4, r0, lr, r4
 8000dbc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc0:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc4:	45a1      	cmp	r9, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	d90a      	bls.n	8000de2 <__udivmoddi4+0x1a6>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dd2:	f080 8084 	bcs.w	8000ede <__udivmoddi4+0x2a2>
 8000dd6:	45a1      	cmp	r9, r4
 8000dd8:	f240 8081 	bls.w	8000ede <__udivmoddi4+0x2a2>
 8000ddc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000de0:	443c      	add	r4, r7
 8000de2:	eba4 0409 	sub.w	r4, r4, r9
 8000de6:	fa1f f983 	uxth.w	r9, r3
 8000dea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dee:	fb00 4413 	mls	r4, r0, r3, r4
 8000df2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dfa:	45a4      	cmp	ip, r4
 8000dfc:	d907      	bls.n	8000e0e <__udivmoddi4+0x1d2>
 8000dfe:	193c      	adds	r4, r7, r4
 8000e00:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e04:	d267      	bcs.n	8000ed6 <__udivmoddi4+0x29a>
 8000e06:	45a4      	cmp	ip, r4
 8000e08:	d965      	bls.n	8000ed6 <__udivmoddi4+0x29a>
 8000e0a:	3b02      	subs	r3, #2
 8000e0c:	443c      	add	r4, r7
 8000e0e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e12:	fba0 9302 	umull	r9, r3, r0, r2
 8000e16:	eba4 040c 	sub.w	r4, r4, ip
 8000e1a:	429c      	cmp	r4, r3
 8000e1c:	46ce      	mov	lr, r9
 8000e1e:	469c      	mov	ip, r3
 8000e20:	d351      	bcc.n	8000ec6 <__udivmoddi4+0x28a>
 8000e22:	d04e      	beq.n	8000ec2 <__udivmoddi4+0x286>
 8000e24:	b155      	cbz	r5, 8000e3c <__udivmoddi4+0x200>
 8000e26:	ebb8 030e 	subs.w	r3, r8, lr
 8000e2a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e32:	40cb      	lsrs	r3, r1
 8000e34:	431e      	orrs	r6, r3
 8000e36:	40cc      	lsrs	r4, r1
 8000e38:	e9c5 6400 	strd	r6, r4, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	e750      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000e40:	f1c2 0320 	rsb	r3, r2, #32
 8000e44:	fa20 f103 	lsr.w	r1, r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa24 f303 	lsr.w	r3, r4, r3
 8000e50:	4094      	lsls	r4, r2
 8000e52:	430c      	orrs	r4, r1
 8000e54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e58:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e5c:	fa1f f78c 	uxth.w	r7, ip
 8000e60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e64:	fb08 3110 	mls	r1, r8, r0, r3
 8000e68:	0c23      	lsrs	r3, r4, #16
 8000e6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6e:	fb00 f107 	mul.w	r1, r0, r7
 8000e72:	4299      	cmp	r1, r3
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x24c>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e7e:	d22c      	bcs.n	8000eda <__udivmoddi4+0x29e>
 8000e80:	4299      	cmp	r1, r3
 8000e82:	d92a      	bls.n	8000eda <__udivmoddi4+0x29e>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1a5b      	subs	r3, r3, r1
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e90:	fb08 3311 	mls	r3, r8, r1, r3
 8000e94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e98:	fb01 f307 	mul.w	r3, r1, r7
 8000e9c:	42a3      	cmp	r3, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x276>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ea8:	d213      	bcs.n	8000ed2 <__udivmoddi4+0x296>
 8000eaa:	42a3      	cmp	r3, r4
 8000eac:	d911      	bls.n	8000ed2 <__udivmoddi4+0x296>
 8000eae:	3902      	subs	r1, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	1ae4      	subs	r4, r4, r3
 8000eb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb8:	e739      	b.n	8000d2e <__udivmoddi4+0xf2>
 8000eba:	4604      	mov	r4, r0
 8000ebc:	e6f0      	b.n	8000ca0 <__udivmoddi4+0x64>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e706      	b.n	8000cd0 <__udivmoddi4+0x94>
 8000ec2:	45c8      	cmp	r8, r9
 8000ec4:	d2ae      	bcs.n	8000e24 <__udivmoddi4+0x1e8>
 8000ec6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eca:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ece:	3801      	subs	r0, #1
 8000ed0:	e7a8      	b.n	8000e24 <__udivmoddi4+0x1e8>
 8000ed2:	4631      	mov	r1, r6
 8000ed4:	e7ed      	b.n	8000eb2 <__udivmoddi4+0x276>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	e799      	b.n	8000e0e <__udivmoddi4+0x1d2>
 8000eda:	4630      	mov	r0, r6
 8000edc:	e7d4      	b.n	8000e88 <__udivmoddi4+0x24c>
 8000ede:	46d6      	mov	lr, sl
 8000ee0:	e77f      	b.n	8000de2 <__udivmoddi4+0x1a6>
 8000ee2:	4463      	add	r3, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e74d      	b.n	8000d84 <__udivmoddi4+0x148>
 8000ee8:	4606      	mov	r6, r0
 8000eea:	4623      	mov	r3, r4
 8000eec:	4608      	mov	r0, r1
 8000eee:	e70f      	b.n	8000d10 <__udivmoddi4+0xd4>
 8000ef0:	3e02      	subs	r6, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	e730      	b.n	8000d58 <__udivmoddi4+0x11c>
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <init_AudioReset>:
#include "i2s.h"
#include "spi.h"
#include "usb_host.h"
#include "gpio.h"
#include "audio.h"
void init_AudioReset() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	4802      	ldr	r0, [pc, #8]	@ (8000f10 <init_AudioReset+0x14>)
 8000f06:	f001 fa99 	bl	800243c <HAL_GPIO_WritePin>
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40020c00 	.word	0x40020c00

08000f14 <configAudio>:
void configAudio() {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af02      	add	r7, sp, #8
    uint8_t bytes[2];
    init_AudioReset();
 8000f1a:	f7ff ffef 	bl	8000efc <init_AudioReset>

    /* Power sequence */
    // Set Power Control Register to "on" state
    bytes[0] = 0x02;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x01;
 8000f22:	2301      	movs	r3, #1
 8000f24:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f26:	1d3a      	adds	r2, r7, #4
 8000f28:	2364      	movs	r3, #100	@ 0x64
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	2194      	movs	r1, #148	@ 0x94
 8000f30:	486f      	ldr	r0, [pc, #444]	@ (80010f0 <configAudio+0x1dc>)
 8000f32:	f003 fd2f 	bl	8004994 <HAL_I2C_Master_Transmit>

    /* Initialization sequence */
    bytes[0] = 0x00;
 8000f36:	2300      	movs	r3, #0
 8000f38:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x99;
 8000f3a:	2399      	movs	r3, #153	@ 0x99
 8000f3c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f3e:	1d3a      	adds	r2, r7, #4
 8000f40:	2364      	movs	r3, #100	@ 0x64
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2302      	movs	r3, #2
 8000f46:	2194      	movs	r1, #148	@ 0x94
 8000f48:	4869      	ldr	r0, [pc, #420]	@ (80010f0 <configAudio+0x1dc>)
 8000f4a:	f003 fd23 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x47;
 8000f4e:	2347      	movs	r3, #71	@ 0x47
 8000f50:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 8000f52:	2380      	movs	r3, #128	@ 0x80
 8000f54:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f56:	1d3a      	adds	r2, r7, #4
 8000f58:	2364      	movs	r3, #100	@ 0x64
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	2194      	movs	r1, #148	@ 0x94
 8000f60:	4863      	ldr	r0, [pc, #396]	@ (80010f0 <configAudio+0x1dc>)
 8000f62:	f003 fd17 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 8000f66:	2332      	movs	r3, #50	@ 0x32
 8000f68:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 8000f6a:	2380      	movs	r3, #128	@ 0x80
 8000f6c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f6e:	1d3a      	adds	r2, r7, #4
 8000f70:	2364      	movs	r3, #100	@ 0x64
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2302      	movs	r3, #2
 8000f76:	2194      	movs	r1, #148	@ 0x94
 8000f78:	485d      	ldr	r0, [pc, #372]	@ (80010f0 <configAudio+0x1dc>)
 8000f7a:	f003 fd0b 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 8000f7e:	2332      	movs	r3, #50	@ 0x32
 8000f80:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000f82:	2300      	movs	r3, #0
 8000f84:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f86:	1d3a      	adds	r2, r7, #4
 8000f88:	2364      	movs	r3, #100	@ 0x64
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	2194      	movs	r1, #148	@ 0x94
 8000f90:	4857      	ldr	r0, [pc, #348]	@ (80010f0 <configAudio+0x1dc>)
 8000f92:	f003 fcff 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x00;
 8000f96:	2300      	movs	r3, #0
 8000f98:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f9e:	1d3a      	adds	r2, r7, #4
 8000fa0:	2364      	movs	r3, #100	@ 0x64
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	2194      	movs	r1, #148	@ 0x94
 8000fa8:	4851      	ldr	r0, [pc, #324]	@ (80010f0 <configAudio+0x1dc>)
 8000faa:	f003 fcf3 	bl	8004994 <HAL_I2C_Master_Transmit>

    /* Ctl registers configuration */
    bytes[0] = 0x04;
 8000fae:	2304      	movs	r3, #4
 8000fb0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xAF;
 8000fb2:	23af      	movs	r3, #175	@ 0xaf
 8000fb4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000fb6:	1d3a      	adds	r2, r7, #4
 8000fb8:	2364      	movs	r3, #100	@ 0x64
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	2194      	movs	r1, #148	@ 0x94
 8000fc0:	484b      	ldr	r0, [pc, #300]	@ (80010f0 <configAudio+0x1dc>)
 8000fc2:	f003 fce7 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0D;
 8000fc6:	230d      	movs	r3, #13
 8000fc8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x70;
 8000fca:	2370      	movs	r3, #112	@ 0x70
 8000fcc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000fce:	1d3a      	adds	r2, r7, #4
 8000fd0:	2364      	movs	r3, #100	@ 0x64
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	2194      	movs	r1, #148	@ 0x94
 8000fd8:	4845      	ldr	r0, [pc, #276]	@ (80010f0 <configAudio+0x1dc>)
 8000fda:	f003 fcdb 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x05;
 8000fde:	2305      	movs	r3, #5
 8000fe0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x81;
 8000fe2:	2381      	movs	r3, #129	@ 0x81
 8000fe4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000fe6:	1d3a      	adds	r2, r7, #4
 8000fe8:	2364      	movs	r3, #100	@ 0x64
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2302      	movs	r3, #2
 8000fee:	2194      	movs	r1, #148	@ 0x94
 8000ff0:	483f      	ldr	r0, [pc, #252]	@ (80010f0 <configAudio+0x1dc>)
 8000ff2:	f003 fccf 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x06;
 8000ff6:	2306      	movs	r3, #6
 8000ff8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x07;
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000ffe:	1d3a      	adds	r2, r7, #4
 8001000:	2364      	movs	r3, #100	@ 0x64
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2302      	movs	r3, #2
 8001006:	2194      	movs	r1, #148	@ 0x94
 8001008:	4839      	ldr	r0, [pc, #228]	@ (80010f0 <configAudio+0x1dc>)
 800100a:	f003 fcc3 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0A;
 800100e:	230a      	movs	r3, #10
 8001010:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8001012:	2300      	movs	r3, #0
 8001014:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8001016:	1d3a      	adds	r2, r7, #4
 8001018:	2364      	movs	r3, #100	@ 0x64
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2302      	movs	r3, #2
 800101e:	2194      	movs	r1, #148	@ 0x94
 8001020:	4833      	ldr	r0, [pc, #204]	@ (80010f0 <configAudio+0x1dc>)
 8001022:	f003 fcb7 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x27;
 8001026:	2327      	movs	r3, #39	@ 0x27
 8001028:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 800102a:	2300      	movs	r3, #0
 800102c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800102e:	1d3a      	adds	r2, r7, #4
 8001030:	2364      	movs	r3, #100	@ 0x64
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	2302      	movs	r3, #2
 8001036:	2194      	movs	r1, #148	@ 0x94
 8001038:	482d      	ldr	r0, [pc, #180]	@ (80010f0 <configAudio+0x1dc>)
 800103a:	f003 fcab 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x1F;
 800103e:	231f      	movs	r3, #31
 8001040:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x0F;
 8001042:	230f      	movs	r3, #15
 8001044:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8001046:	1d3a      	adds	r2, r7, #4
 8001048:	2364      	movs	r3, #100	@ 0x64
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2302      	movs	r3, #2
 800104e:	2194      	movs	r1, #148	@ 0x94
 8001050:	4827      	ldr	r0, [pc, #156]	@ (80010f0 <configAudio+0x1dc>)
 8001052:	f003 fc9f 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x22;
 8001056:	2322      	movs	r3, #34	@ 0x22
 8001058:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xC0;
 800105a:	23c0      	movs	r3, #192	@ 0xc0
 800105c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800105e:	1d3a      	adds	r2, r7, #4
 8001060:	2364      	movs	r3, #100	@ 0x64
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2302      	movs	r3, #2
 8001066:	2194      	movs	r1, #148	@ 0x94
 8001068:	4821      	ldr	r0, [pc, #132]	@ (80010f0 <configAudio+0x1dc>)
 800106a:	f003 fc93 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x14;
 800106e:	2314      	movs	r3, #20
 8001070:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 8001072:	2302      	movs	r3, #2
 8001074:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8001076:	1d3a      	adds	r2, r7, #4
 8001078:	2364      	movs	r3, #100	@ 0x64
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2302      	movs	r3, #2
 800107e:	2194      	movs	r1, #148	@ 0x94
 8001080:	481b      	ldr	r0, [pc, #108]	@ (80010f0 <configAudio+0x1dc>)
 8001082:	f003 fc87 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x15;
 8001086:	2315      	movs	r3, #21
 8001088:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800108e:	1d3a      	adds	r2, r7, #4
 8001090:	2364      	movs	r3, #100	@ 0x64
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2302      	movs	r3, #2
 8001096:	2194      	movs	r1, #148	@ 0x94
 8001098:	4815      	ldr	r0, [pc, #84]	@ (80010f0 <configAudio+0x1dc>)
 800109a:	f003 fc7b 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x20;
 800109e:	2320      	movs	r3, #32
 80010a0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80010a2:	2318      	movs	r3, #24
 80010a4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80010a6:	1d3a      	adds	r2, r7, #4
 80010a8:	2364      	movs	r3, #100	@ 0x64
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2302      	movs	r3, #2
 80010ae:	2194      	movs	r1, #148	@ 0x94
 80010b0:	480f      	ldr	r0, [pc, #60]	@ (80010f0 <configAudio+0x1dc>)
 80010b2:	f003 fc6f 	bl	8004994 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x21;
 80010b6:	2321      	movs	r3, #33	@ 0x21
 80010b8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80010ba:	2318      	movs	r3, #24
 80010bc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80010be:	1d3a      	adds	r2, r7, #4
 80010c0:	2364      	movs	r3, #100	@ 0x64
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2302      	movs	r3, #2
 80010c6:	2194      	movs	r1, #148	@ 0x94
 80010c8:	4809      	ldr	r0, [pc, #36]	@ (80010f0 <configAudio+0x1dc>)
 80010ca:	f003 fc63 	bl	8004994 <HAL_I2C_Master_Transmit>

    /* Power up */
    bytes[0] = 0x02;
 80010ce:	2302      	movs	r3, #2
 80010d0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x9E;
 80010d2:	239e      	movs	r3, #158	@ 0x9e
 80010d4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80010d6:	1d3a      	adds	r2, r7, #4
 80010d8:	2364      	movs	r3, #100	@ 0x64
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2302      	movs	r3, #2
 80010de:	2194      	movs	r1, #148	@ 0x94
 80010e0:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <configAudio+0x1dc>)
 80010e2:	f003 fc57 	bl	8004994 <HAL_I2C_Master_Transmit>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200000a8 	.word	0x200000a8

080010f4 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08c      	sub	sp, #48	@ 0x30
 80010f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	61bb      	str	r3, [r7, #24]
 800110e:	4b72      	ldr	r3, [pc, #456]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a71      	ldr	r2, [pc, #452]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001114:	f043 0310 	orr.w	r3, r3, #16
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b6f      	ldr	r3, [pc, #444]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0310 	and.w	r3, r3, #16
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	4b6b      	ldr	r3, [pc, #428]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a6a      	ldr	r2, [pc, #424]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001130:	f043 0304 	orr.w	r3, r3, #4
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b68      	ldr	r3, [pc, #416]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	4b64      	ldr	r3, [pc, #400]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a63      	ldr	r2, [pc, #396]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800114c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b61      	ldr	r3, [pc, #388]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	4b5d      	ldr	r3, [pc, #372]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a5c      	ldr	r2, [pc, #368]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b5a      	ldr	r3, [pc, #360]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	4b56      	ldr	r3, [pc, #344]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	4a55      	ldr	r2, [pc, #340]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001184:	f043 0302 	orr.w	r3, r3, #2
 8001188:	6313      	str	r3, [r2, #48]	@ 0x30
 800118a:	4b53      	ldr	r3, [pc, #332]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	4b4f      	ldr	r3, [pc, #316]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a4e      	ldr	r2, [pc, #312]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b4c      	ldr	r3, [pc, #304]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2108      	movs	r1, #8
 80011b6:	4849      	ldr	r0, [pc, #292]	@ (80012dc <MX_GPIO_Init+0x1e8>)
 80011b8:	f001 f940 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2101      	movs	r1, #1
 80011c0:	4847      	ldr	r0, [pc, #284]	@ (80012e0 <MX_GPIO_Init+0x1ec>)
 80011c2:	f001 f93b 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011c6:	2200      	movs	r2, #0
 80011c8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80011cc:	4845      	ldr	r0, [pc, #276]	@ (80012e4 <MX_GPIO_Init+0x1f0>)
 80011ce:	f001 f935 	bl	800243c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80011d2:	2308      	movs	r3, #8
 80011d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	4619      	mov	r1, r3
 80011e8:	483c      	ldr	r0, [pc, #240]	@ (80012dc <MX_GPIO_Init+0x1e8>)
 80011ea:	f000 ff8b 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80011ee:	2301      	movs	r3, #1
 80011f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011fe:	f107 031c 	add.w	r3, r7, #28
 8001202:	4619      	mov	r1, r3
 8001204:	4836      	ldr	r0, [pc, #216]	@ (80012e0 <MX_GPIO_Init+0x1ec>)
 8001206:	f000 ff7d 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800120a:	2308      	movs	r3, #8
 800120c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800121a:	2305      	movs	r3, #5
 800121c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	482e      	ldr	r0, [pc, #184]	@ (80012e0 <MX_GPIO_Init+0x1ec>)
 8001226:	f000 ff6d 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800122a:	2301      	movs	r3, #1
 800122c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800122e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	4619      	mov	r1, r3
 800123e:	482a      	ldr	r0, [pc, #168]	@ (80012e8 <MX_GPIO_Init+0x1f4>)
 8001240:	f000 ff60 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001244:	2304      	movs	r3, #4
 8001246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001248:	2300      	movs	r3, #0
 800124a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001250:	f107 031c 	add.w	r3, r7, #28
 8001254:	4619      	mov	r1, r3
 8001256:	4825      	ldr	r0, [pc, #148]	@ (80012ec <MX_GPIO_Init+0x1f8>)
 8001258:	f000 ff54 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800125c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800126e:	2305      	movs	r3, #5
 8001270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	481c      	ldr	r0, [pc, #112]	@ (80012ec <MX_GPIO_Init+0x1f8>)
 800127a:	f000 ff43 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800127e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001282:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4619      	mov	r1, r3
 8001296:	4813      	ldr	r0, [pc, #76]	@ (80012e4 <MX_GPIO_Init+0x1f0>)
 8001298:	f000 ff34 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800129c:	2320      	movs	r3, #32
 800129e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a0:	2300      	movs	r3, #0
 80012a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012a8:	f107 031c 	add.w	r3, r7, #28
 80012ac:	4619      	mov	r1, r3
 80012ae:	480d      	ldr	r0, [pc, #52]	@ (80012e4 <MX_GPIO_Init+0x1f0>)
 80012b0:	f000 ff28 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80012b4:	2302      	movs	r3, #2
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012b8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	4804      	ldr	r0, [pc, #16]	@ (80012dc <MX_GPIO_Init+0x1e8>)
 80012ca:	f000 ff1b 	bl	8002104 <HAL_GPIO_Init>

}
 80012ce:	bf00      	nop
 80012d0:	3730      	adds	r7, #48	@ 0x30
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020c00 	.word	0x40020c00
 80012e8:	40020000 	.word	0x40020000
 80012ec:	40020400 	.word	0x40020400

080012f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <MX_I2C1_Init+0x50>)
 80012f6:	4a13      	ldr	r2, [pc, #76]	@ (8001344 <MX_I2C1_Init+0x54>)
 80012f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_I2C1_Init+0x50>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	@ (8001348 <MX_I2C1_Init+0x58>)
 80012fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001306:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <MX_I2C1_Init+0x50>)
 800130e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001312:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b0a      	ldr	r3, [pc, #40]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800131a:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	@ (8001340 <MX_I2C1_Init+0x50>)
 800132e:	f003 f9ed 	bl	800470c <HAL_I2C_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001338:	f000 fad8 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200000a8 	.word	0x200000a8
 8001344:	40005400 	.word	0x40005400
 8001348:	000186a0 	.word	0x000186a0

0800134c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a19      	ldr	r2, [pc, #100]	@ (80013d0 <HAL_I2C_MspInit+0x84>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d12c      	bne.n	80013c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a17      	ldr	r2, [pc, #92]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800138a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800138e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001390:	2312      	movs	r3, #18
 8001392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001394:	2301      	movs	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800139c:	2304      	movs	r3, #4
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	480c      	ldr	r0, [pc, #48]	@ (80013d8 <HAL_I2C_MspInit+0x8c>)
 80013a8:	f000 feac 	bl	8002104 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 80013b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b4:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 80013b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 80013be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	@ 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40005400 	.word	0x40005400
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020400 	.word	0x40020400

080013dc <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013e2:	4a14      	ldr	r2, [pc, #80]	@ (8001434 <MX_I2S3_Init+0x58>)
 80013e4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80013e6:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013ec:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80013f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80013fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001400:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001402:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <MX_I2S3_Init+0x54>)
 8001404:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001408:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <MX_I2S3_Init+0x54>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <MX_I2S3_Init+0x54>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <MX_I2S3_Init+0x54>)
 8001418:	2200      	movs	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	@ (8001430 <MX_I2S3_Init+0x54>)
 800141e:	f003 fe13 	bl	8005048 <HAL_I2S_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001428:	f000 fa60 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200000fc 	.word	0x200000fc
 8001434:	40003c00 	.word	0x40003c00

08001438 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	@ 0x38
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a31      	ldr	r2, [pc, #196]	@ (8001528 <HAL_I2S_MspInit+0xf0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d15a      	bne.n	800151e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001468:	2301      	movs	r3, #1
 800146a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800146c:	23c0      	movs	r3, #192	@ 0xc0
 800146e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001470:	2302      	movs	r3, #2
 8001472:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4618      	mov	r0, r3
 800147a:	f004 ff6b 	bl	8006354 <HAL_RCCEx_PeriphCLKConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001484:	f000 fa32 	bl	80018ec <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	4b27      	ldr	r3, [pc, #156]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	4a26      	ldr	r2, [pc, #152]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 8001492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001496:	6413      	str	r3, [r2, #64]	@ 0x40
 8001498:	4b24      	ldr	r3, [pc, #144]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	4b20      	ldr	r3, [pc, #128]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 80014aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ac:	4a1f      	ldr	r2, [pc, #124]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 80014ae:	f043 0301 	orr.w	r3, r3, #1
 80014b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b4:	4b1d      	ldr	r3, [pc, #116]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	4b19      	ldr	r3, [pc, #100]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 80014c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c8:	4a18      	ldr	r2, [pc, #96]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 80014ca:	f043 0304 	orr.w	r3, r3, #4
 80014ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d0:	4b16      	ldr	r3, [pc, #88]	@ (800152c <HAL_I2S_MspInit+0xf4>)
 80014d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80014dc:	2310      	movs	r3, #16
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e0:	2302      	movs	r3, #2
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e8:	2300      	movs	r3, #0
 80014ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014ec:	2306      	movs	r3, #6
 80014ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f4:	4619      	mov	r1, r3
 80014f6:	480e      	ldr	r0, [pc, #56]	@ (8001530 <HAL_I2S_MspInit+0xf8>)
 80014f8:	f000 fe04 	bl	8002104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80014fc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800150e:	2306      	movs	r3, #6
 8001510:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001516:	4619      	mov	r1, r3
 8001518:	4806      	ldr	r0, [pc, #24]	@ (8001534 <HAL_I2S_MspInit+0xfc>)
 800151a:	f000 fdf3 	bl	8002104 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800151e:	bf00      	nop
 8001520:	3738      	adds	r7, #56	@ 0x38
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40003c00 	.word	0x40003c00
 800152c:	40023800 	.word	0x40023800
 8001530:	40020000 	.word	0x40020000
 8001534:	40020800 	.word	0x40020800

08001538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800153c:	f000 fc3a 	bl	8001db4 <HAL_Init>

  /* USER CODE BEGIN Init */
  last_systick = HAL_GetTick();
 8001540:	f000 fc9e 	bl	8001e80 <HAL_GetTick>
 8001544:	4603      	mov	r3, r0
 8001546:	4a11      	ldr	r2, [pc, #68]	@ (800158c <main+0x54>)
 8001548:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800154a:	f000 f827 	bl	800159c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154e:	f7ff fdd1 	bl	80010f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001552:	f7ff fecd 	bl	80012f0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001556:	f7ff ff41 	bl	80013dc <MX_I2S3_Init>
  MX_SPI1_Init();
 800155a:	f000 f9cd 	bl	80018f8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800155e:	f008 ff27 	bl	800a3b0 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8001562:	f000 fb8b 	bl	8001c7c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001566:	480a      	ldr	r0, [pc, #40]	@ (8001590 <main+0x58>)
 8001568:	f005 f90e 	bl	8006788 <HAL_TIM_Base_Start_IT>
  configAudio();
 800156c:	f7ff fcd2 	bl	8000f14 <configAudio>
  last_systick = HAL_GetTick(); //traje 5 milisekundi
 8001570:	f000 fc86 	bl	8001e80 <HAL_GetTick>
 8001574:	4603      	mov	r3, r0
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <main+0x54>)
 8001578:	6013      	str	r3, [r2, #0]
//  generate_fake_signal(&fake_signal, BUFFER_SIZE); //traje 1 milisekundu
//  last_systick = HAL_GetTick();

  HAL_I2S_Transmit_IT(&hi2s3, fake_signal, BUFFER_SIZE);
 800157a:	222c      	movs	r2, #44	@ 0x2c
 800157c:	4905      	ldr	r1, [pc, #20]	@ (8001594 <main+0x5c>)
 800157e:	4806      	ldr	r0, [pc, #24]	@ (8001598 <main+0x60>)
 8001580:	f003 fea2 	bl	80052c8 <HAL_I2S_Transmit_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001584:	f008 ff3a 	bl	800a3fc <MX_USB_HOST_Process>
 8001588:	e7fc      	b.n	8001584 <main+0x4c>
 800158a:	bf00      	nop
 800158c:	2000019c 	.word	0x2000019c
 8001590:	200002ac 	.word	0x200002ac
 8001594:	20000144 	.word	0x20000144
 8001598:	200000fc 	.word	0x200000fc

0800159c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b094      	sub	sp, #80	@ 0x50
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 0320 	add.w	r3, r7, #32
 80015a6:	2230      	movs	r2, #48	@ 0x30
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f009 fc0b 	bl	800adc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	4b28      	ldr	r3, [pc, #160]	@ (8001668 <SystemClock_Config+0xcc>)
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	4a27      	ldr	r2, [pc, #156]	@ (8001668 <SystemClock_Config+0xcc>)
 80015ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d0:	4b25      	ldr	r3, [pc, #148]	@ (8001668 <SystemClock_Config+0xcc>)
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d8:	60bb      	str	r3, [r7, #8]
 80015da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015dc:	2300      	movs	r3, #0
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	4b22      	ldr	r3, [pc, #136]	@ (800166c <SystemClock_Config+0xd0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a21      	ldr	r2, [pc, #132]	@ (800166c <SystemClock_Config+0xd0>)
 80015e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ea:	6013      	str	r3, [r2, #0]
 80015ec:	4b1f      	ldr	r3, [pc, #124]	@ (800166c <SystemClock_Config+0xd0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f8:	2301      	movs	r3, #1
 80015fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001602:	2302      	movs	r3, #2
 8001604:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001606:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800160a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800160c:	2304      	movs	r3, #4
 800160e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001610:	23a8      	movs	r3, #168	@ 0xa8
 8001612:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001614:	2302      	movs	r3, #2
 8001616:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001618:	2307      	movs	r3, #7
 800161a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800161c:	f107 0320 	add.w	r3, r7, #32
 8001620:	4618      	mov	r0, r3
 8001622:	f004 fa13 	bl	8005a4c <HAL_RCC_OscConfig>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800162c:	f000 f95e 	bl	80018ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001630:	230f      	movs	r3, #15
 8001632:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001634:	2302      	movs	r3, #2
 8001636:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800163c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001640:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001642:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001646:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001648:	f107 030c 	add.w	r3, r7, #12
 800164c:	2105      	movs	r1, #5
 800164e:	4618      	mov	r0, r3
 8001650:	f004 fc74 	bl	8005f3c <HAL_RCC_ClockConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800165a:	f000 f947 	bl	80018ec <Error_Handler>
  }
}
 800165e:	bf00      	nop
 8001660:	3750      	adds	r7, #80	@ 0x50
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800
 800166c:	40007000 	.word	0x40007000

08001670 <generate_fake_signal>:

/* USER CODE BEGIN 4 */
void generate_fake_signal(uint16_t *buffer, int size) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < size; i++) {
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	e061      	b.n	8001744 <generate_fake_signal+0xd4>
        float sine_wave = sin(2 * M_PI * SIGNAL_FREQ * i / SAMPLE_FREQ);
 8001680:	6978      	ldr	r0, [r7, #20]
 8001682:	f7fe ff47 	bl	8000514 <__aeabi_i2d>
 8001686:	a33b      	add	r3, pc, #236	@ (adr r3, 8001774 <generate_fake_signal+0x104>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe ffac 	bl	80005e8 <__aeabi_dmul>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	a338      	add	r3, pc, #224	@ (adr r3, 800177c <generate_fake_signal+0x10c>)
 800169a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169e:	f7ff f8cd 	bl	800083c <__aeabi_ddiv>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	ec43 2b17 	vmov	d7, r2, r3
 80016aa:	eeb0 0a47 	vmov.f32	s0, s14
 80016ae:	eef0 0a67 	vmov.f32	s1, s15
 80016b2:	f00a f96d 	bl	800b990 <sin>
 80016b6:	ec53 2b10 	vmov	r2, r3, d0
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f7ff fa55 	bl	8000b6c <__aeabi_d2f>
 80016c2:	4603      	mov	r3, r0
 80016c4:	613b      	str	r3, [r7, #16]
        float noise = ((float)rand() / RAND_MAX) * 0.1 - 0.05; // um [-0.05, 0.05]
 80016c6:	f009 fa3b 	bl	800ab40 <rand>
 80016ca:	ee07 0a90 	vmov	s15, r0
 80016ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001768 <generate_fake_signal+0xf8>
 80016d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80016da:	ee16 0a90 	vmov	r0, s13
 80016de:	f7fe ff2b 	bl	8000538 <__aeabi_f2d>
 80016e2:	a31d      	add	r3, pc, #116	@ (adr r3, 8001758 <generate_fake_signal+0xe8>)
 80016e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e8:	f7fe ff7e 	bl	80005e8 <__aeabi_dmul>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001760 <generate_fake_signal+0xf0>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7fe fdbd 	bl	8000278 <__aeabi_dsub>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	f7ff fa31 	bl	8000b6c <__aeabi_d2f>
 800170a:	4603      	mov	r3, r0
 800170c:	60fb      	str	r3, [r7, #12]
        buffer[i] = (uint16_t)((sine_wave + noise) * 32767 + 32768); // Prebaci u unsigned 16-bitni format
 800170e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001712:	edd7 7a03 	vldr	s15, [r7, #12]
 8001716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800171a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800176c <generate_fake_signal+0xfc>
 800171e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001722:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001770 <generate_fake_signal+0x100>
 8001726:	ee77 7a87 	vadd.f32	s15, s15, s14
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001736:	ee17 2a90 	vmov	r2, s15
 800173a:	b292      	uxth	r2, r2
 800173c:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	3301      	adds	r3, #1
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	db99      	blt.n	8001680 <generate_fake_signal+0x10>
    }

}
 800174c:	bf00      	nop
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	9999999a 	.word	0x9999999a
 800175c:	3fb99999 	.word	0x3fb99999
 8001760:	9999999a 	.word	0x9999999a
 8001764:	3fa99999 	.word	0x3fa99999
 8001768:	4f000000 	.word	0x4f000000
 800176c:	46fffe00 	.word	0x46fffe00
 8001770:	47000000 	.word	0x47000000
 8001774:	fc6a96c1 	.word	0xfc6a96c1
 8001778:	40a59933 	.word	0x40a59933
 800177c:	00000000 	.word	0x00000000
 8001780:	40e57c00 	.word	0x40e57c00

08001784 <echo_effect>:
void echo_effect(uint16_t *buffer, int size, float echo_strength, int delay) {
 8001784:	b480      	push	{r7}
 8001786:	b087      	sub	sp, #28
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001792:	603a      	str	r2, [r7, #0]
    static uint16_t echo_buffer[BUFFER_SIZE * 2] = {0}; // Povean buffer za "delay"
    for (int i = 0; i < size; i++) {
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	e02f      	b.n	80017fa <echo_effect+0x76>
        int delayed_index = i - delay;
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	613b      	str	r3, [r7, #16]
        if (delayed_index >= 0) {
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	db1c      	blt.n	80017e2 <echo_effect+0x5e>
            buffer[i] += (uint16_t)(echo_strength * echo_buffer[delayed_index]);
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	8819      	ldrh	r1, [r3, #0]
 80017b2:	4a17      	ldr	r2, [pc, #92]	@ (8001810 <echo_effect+0x8c>)
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ce:	ee17 3a90 	vmov	r3, s15
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	4403      	add	r3, r0
 80017dc:	440a      	add	r2, r1
 80017de:	b292      	uxth	r2, r2
 80017e0:	801a      	strh	r2, [r3, #0]
        }
        echo_buffer[i] = buffer[i];
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	4413      	add	r3, r2
 80017ea:	8819      	ldrh	r1, [r3, #0]
 80017ec:	4a08      	ldr	r2, [pc, #32]	@ (8001810 <echo_effect+0x8c>)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < size; i++) {
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	3301      	adds	r3, #1
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	697a      	ldr	r2, [r7, #20]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	429a      	cmp	r2, r3
 8001800:	dbcb      	blt.n	800179a <echo_effect+0x16>
    }
}
 8001802:	bf00      	nop
 8001804:	bf00      	nop
 8001806:	371c      	adds	r7, #28
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	200001a0 	.word	0x200001a0

08001814 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001824:	d114      	bne.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x3c>
        // Generiraj dummy signal i simuliraj DMA prijenos - sada je generate fake signal napunio

    	if (i2s_ready == 1) {
 8001826:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d110      	bne.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x3c>
    		i2s_ready = 0;
 800182e:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
        	last_systick = HAL_GetTick();
 8001834:	f000 fb24 	bl	8001e80 <HAL_GetTick>
 8001838:	4603      	mov	r3, r0
 800183a:	4a08      	ldr	r2, [pc, #32]	@ (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800183c:	6013      	str	r3, [r2, #0]
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800183e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001842:	4807      	ldr	r0, [pc, #28]	@ (8001860 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001844:	f000 fe13 	bl	800246e <HAL_GPIO_TogglePin>
            dma_simulation(fake_signal, BUFFER_SIZE);
 8001848:	212c      	movs	r1, #44	@ 0x2c
 800184a:	4806      	ldr	r0, [pc, #24]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800184c:	f000 f80c 	bl	8001868 <dma_simulation>
    	}


    }
}
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000000 	.word	0x20000000
 800185c:	2000019c 	.word	0x2000019c
 8001860:	40020c00 	.word	0x40020c00
 8001864:	20000144 	.word	0x20000144

08001868 <dma_simulation>:

void dma_simulation(uint16_t *buffer, uint16_t size) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	807b      	strh	r3, [r7, #2]
    //simuliramo punjenje buffera. interrupt traje tono 1 ms
    generate_fake_signal(fake_signal, BUFFER_SIZE);
 8001874:	212c      	movs	r1, #44	@ 0x2c
 8001876:	4810      	ldr	r0, [pc, #64]	@ (80018b8 <dma_simulation+0x50>)
 8001878:	f7ff fefa 	bl	8001670 <generate_fake_signal>
	//sada je na fake buffer pun fake signala pomou fake funkcije
	echo_effect(buffer, size, 0.5, 10);
 800187c:	887b      	ldrh	r3, [r7, #2]
 800187e:	220a      	movs	r2, #10
 8001880:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001884:	4619      	mov	r1, r3
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff ff7c 	bl	8001784 <echo_effect>

	if (hi2s3.State == HAL_I2S_STATE_READY) {
 800188c:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <dma_simulation+0x54>)
 800188e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b01      	cmp	r3, #1
 8001896:	d10a      	bne.n	80018ae <dma_simulation+0x46>
	    if (HAL_I2S_Transmit_IT(&hi2s3, buffer, size) != HAL_OK) {
 8001898:	887b      	ldrh	r3, [r7, #2]
 800189a:	461a      	mov	r2, r3
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	4807      	ldr	r0, [pc, #28]	@ (80018bc <dma_simulation+0x54>)
 80018a0:	f003 fd12 	bl	80052c8 <HAL_I2S_Transmit_IT>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <dma_simulation+0x46>
	        Error_Handler(); // Ako transmisija ne uspije
 80018aa:	f000 f81f 	bl	80018ec <Error_Handler>
	    // I2S nije spreman
	}



}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000144 	.word	0x20000144
 80018bc:	200000fc 	.word	0x200000fc

080018c0 <HAL_I2S_TxCpltCallback>:
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI3) { // Provjeri je li I2S3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a05      	ldr	r2, [pc, #20]	@ (80018e4 <HAL_I2S_TxCpltCallback+0x24>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d102      	bne.n	80018d8 <HAL_I2S_TxCpltCallback+0x18>
    	i2s_ready = 1; // Ponovno generiraj i poal
 80018d2:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <HAL_I2S_TxCpltCallback+0x28>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	601a      	str	r2, [r3, #0]
    }
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	40003c00 	.word	0x40003c00
 80018e8:	20000000 	.word	0x20000000

080018ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f0:	b672      	cpsid	i
}
 80018f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <Error_Handler+0x8>

080018f8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018fc:	4b17      	ldr	r3, [pc, #92]	@ (800195c <MX_SPI1_Init+0x64>)
 80018fe:	4a18      	ldr	r2, [pc, #96]	@ (8001960 <MX_SPI1_Init+0x68>)
 8001900:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001902:	4b16      	ldr	r3, [pc, #88]	@ (800195c <MX_SPI1_Init+0x64>)
 8001904:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001908:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <MX_SPI1_Init+0x64>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <MX_SPI1_Init+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001916:	4b11      	ldr	r3, [pc, #68]	@ (800195c <MX_SPI1_Init+0x64>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800191c:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <MX_SPI1_Init+0x64>)
 800191e:	2200      	movs	r2, #0
 8001920:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001922:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <MX_SPI1_Init+0x64>)
 8001924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001928:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <MX_SPI1_Init+0x64>)
 800192c:	2200      	movs	r2, #0
 800192e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <MX_SPI1_Init+0x64>)
 8001932:	2200      	movs	r2, #0
 8001934:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_SPI1_Init+0x64>)
 8001938:	2200      	movs	r2, #0
 800193a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800193c:	4b07      	ldr	r3, [pc, #28]	@ (800195c <MX_SPI1_Init+0x64>)
 800193e:	2200      	movs	r2, #0
 8001940:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_SPI1_Init+0x64>)
 8001944:	220a      	movs	r2, #10
 8001946:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001948:	4804      	ldr	r0, [pc, #16]	@ (800195c <MX_SPI1_Init+0x64>)
 800194a:	f004 fe45 	bl	80065d8 <HAL_SPI_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001954:	f7ff ffca 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000250 	.word	0x20000250
 8001960:	40013000 	.word	0x40013000

08001964 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	@ 0x28
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a19      	ldr	r2, [pc, #100]	@ (80019e8 <HAL_SPI_MspInit+0x84>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d12b      	bne.n	80019de <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	4b18      	ldr	r3, [pc, #96]	@ (80019ec <HAL_SPI_MspInit+0x88>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	4a17      	ldr	r2, [pc, #92]	@ (80019ec <HAL_SPI_MspInit+0x88>)
 8001990:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001994:	6453      	str	r3, [r2, #68]	@ 0x44
 8001996:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <HAL_SPI_MspInit+0x88>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <HAL_SPI_MspInit+0x88>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	4a10      	ldr	r2, [pc, #64]	@ (80019ec <HAL_SPI_MspInit+0x88>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b2:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <HAL_SPI_MspInit+0x88>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80019be:	23e0      	movs	r3, #224	@ 0xe0
 80019c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c2:	2302      	movs	r3, #2
 80019c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019ce:	2305      	movs	r3, #5
 80019d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d2:	f107 0314 	add.w	r3, r7, #20
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	@ (80019f0 <HAL_SPI_MspInit+0x8c>)
 80019da:	f000 fb93 	bl	8002104 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019de:	bf00      	nop
 80019e0:	3728      	adds	r7, #40	@ 0x28
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40013000 	.word	0x40013000
 80019ec:	40023800 	.word	0x40023800
 80019f0:	40020000 	.word	0x40020000

080019f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	4b10      	ldr	r3, [pc, #64]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a02:	4a0f      	ldr	r2, [pc, #60]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	4a08      	ldr	r2, [pc, #32]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_MspInit+0x4c>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a32:	2007      	movs	r0, #7
 8001a34:	f000 fb24 	bl	8002080 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800

08001a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <NMI_Handler+0x4>

08001a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <HardFault_Handler+0x4>

08001a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <MemManage_Handler+0x4>

08001a5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <BusFault_Handler+0x4>

08001a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <UsageFault_Handler+0x4>

08001a6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a9a:	f000 f9dd 	bl	8001e58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001aa8:	4802      	ldr	r0, [pc, #8]	@ (8001ab4 <TIM2_IRQHandler+0x10>)
 8001aaa:	f004 fedd 	bl	8006868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200002ac 	.word	0x200002ac

08001ab8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001abc:	4802      	ldr	r0, [pc, #8]	@ (8001ac8 <OTG_FS_IRQHandler+0x10>)
 8001abe:	f000 ffd1 	bl	8002a64 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200006d4 	.word	0x200006d4

08001acc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return 1;
 8001ad0:	2301      	movs	r3, #1
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <_kill>:

int _kill(int pid, int sig)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ae6:	f009 f9cd 	bl	800ae84 <__errno>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2216      	movs	r2, #22
 8001aee:	601a      	str	r2, [r3, #0]
  return -1;
 8001af0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <_exit>:

void _exit (int status)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7ff ffe7 	bl	8001adc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b0e:	bf00      	nop
 8001b10:	e7fd      	b.n	8001b0e <_exit+0x12>

08001b12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	e00a      	b.n	8001b3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b24:	f3af 8000 	nop.w
 8001b28:	4601      	mov	r1, r0
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	1c5a      	adds	r2, r3, #1
 8001b2e:	60ba      	str	r2, [r7, #8]
 8001b30:	b2ca      	uxtb	r2, r1
 8001b32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	3301      	adds	r3, #1
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	dbf0      	blt.n	8001b24 <_read+0x12>
  }

  return len;
 8001b42:	687b      	ldr	r3, [r7, #4]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	e009      	b.n	8001b72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	1c5a      	adds	r2, r3, #1
 8001b62:	60ba      	str	r2, [r7, #8]
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	dbf1      	blt.n	8001b5e <_write+0x12>
  }
  return len;
 8001b7a:	687b      	ldr	r3, [r7, #4]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <_close>:

int _close(int file)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bac:	605a      	str	r2, [r3, #4]
  return 0;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <_isatty>:

int _isatty(int file)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bc4:	2301      	movs	r3, #1
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	b085      	sub	sp, #20
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf4:	4a14      	ldr	r2, [pc, #80]	@ (8001c48 <_sbrk+0x5c>)
 8001bf6:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <_sbrk+0x60>)
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c00:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <_sbrk+0x64>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d102      	bne.n	8001c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <_sbrk+0x64>)
 8001c0a:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <_sbrk+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0e:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d207      	bcs.n	8001c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c1c:	f009 f932 	bl	800ae84 <__errno>
 8001c20:	4603      	mov	r3, r0
 8001c22:	220c      	movs	r2, #12
 8001c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c2a:	e009      	b.n	8001c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <_sbrk+0x64>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c32:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	4a05      	ldr	r2, [pc, #20]	@ (8001c50 <_sbrk+0x64>)
 8001c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20020000 	.word	0x20020000
 8001c4c:	00000400 	.word	0x00000400
 8001c50:	200002a8 	.word	0x200002a8
 8001c54:	20000c00 	.word	0x20000c00

08001c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <SystemInit+0x20>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <SystemInit+0x20>)
 8001c64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
 8001c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c90:	463b      	mov	r3, r7
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c98:	4b1d      	ldr	r3, [pc, #116]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001c9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001ca2:	222a      	movs	r2, #42	@ 0x2a
 8001ca4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001cac:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cb2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cc0:	4813      	ldr	r0, [pc, #76]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cc2:	f004 fd12 	bl	80066ea <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ccc:	f7ff fe0e 	bl	80018ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	4619      	mov	r1, r3
 8001cdc:	480c      	ldr	r0, [pc, #48]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cde:	f004 feb3 	bl	8006a48 <HAL_TIM_ConfigClockSource>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001ce8:	f7ff fe00 	bl	80018ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cfa:	f005 f8db 	bl	8006eb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d04:	f7ff fdf2 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200002ac 	.word	0x200002ac

08001d14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d24:	d115      	bne.n	8001d52 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	201c      	movs	r0, #28
 8001d48:	f000 f9a5 	bl	8002096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d4c:	201c      	movs	r0, #28
 8001d4e:	f000 f9be 	bl	80020ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023800 	.word	0x40023800

08001d60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d64:	f7ff ff78 	bl	8001c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d68:	480c      	ldr	r0, [pc, #48]	@ (8001d9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d6a:	490d      	ldr	r1, [pc, #52]	@ (8001da0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001da4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d70:	e002      	b.n	8001d78 <LoopCopyDataInit>

08001d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d76:	3304      	adds	r3, #4

08001d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d7c:	d3f9      	bcc.n	8001d72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001da8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d80:	4c0a      	ldr	r4, [pc, #40]	@ (8001dac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d84:	e001      	b.n	8001d8a <LoopFillZerobss>

08001d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d88:	3204      	adds	r2, #4

08001d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d8c:	d3fb      	bcc.n	8001d86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d8e:	f009 f87f 	bl	800ae90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d92:	f7ff fbd1 	bl	8001538 <main>
  bx  lr    
 8001d96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da0:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001da4:	0800ccf0 	.word	0x0800ccf0
  ldr r2, =_sbss
 8001da8:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001dac:	20000c00 	.word	0x20000c00

08001db0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001db0:	e7fe      	b.n	8001db0 <ADC_IRQHandler>
	...

08001db4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001db8:	4b0e      	ldr	r3, [pc, #56]	@ (8001df4 <HAL_Init+0x40>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001df4 <HAL_Init+0x40>)
 8001dbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001df4 <HAL_Init+0x40>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <HAL_Init+0x40>)
 8001dca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dd0:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <HAL_Init+0x40>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a07      	ldr	r2, [pc, #28]	@ (8001df4 <HAL_Init+0x40>)
 8001dd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ddc:	2003      	movs	r0, #3
 8001dde:	f000 f94f 	bl	8002080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001de2:	2000      	movs	r0, #0
 8001de4:	f000 f808 	bl	8001df8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001de8:	f7ff fe04 	bl	80019f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023c00 	.word	0x40023c00

08001df8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_InitTick+0x54>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4b12      	ldr	r3, [pc, #72]	@ (8001e50 <HAL_InitTick+0x58>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e16:	4618      	mov	r0, r3
 8001e18:	f000 f967 	bl	80020ea <HAL_SYSTICK_Config>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e00e      	b.n	8001e44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b0f      	cmp	r3, #15
 8001e2a:	d80a      	bhi.n	8001e42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	6879      	ldr	r1, [r7, #4]
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e34:	f000 f92f 	bl	8002096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e38:	4a06      	ldr	r2, [pc, #24]	@ (8001e54 <HAL_InitTick+0x5c>)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	e000      	b.n	8001e44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20000004 	.word	0x20000004
 8001e50:	2000000c 	.word	0x2000000c
 8001e54:	20000008 	.word	0x20000008

08001e58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <HAL_IncTick+0x20>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	461a      	mov	r2, r3
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <HAL_IncTick+0x24>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4413      	add	r3, r2
 8001e68:	4a04      	ldr	r2, [pc, #16]	@ (8001e7c <HAL_IncTick+0x24>)
 8001e6a:	6013      	str	r3, [r2, #0]
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	2000000c 	.word	0x2000000c
 8001e7c:	200002f4 	.word	0x200002f4

08001e80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return uwTick;
 8001e84:	4b03      	ldr	r3, [pc, #12]	@ (8001e94 <HAL_GetTick+0x14>)
 8001e86:	681b      	ldr	r3, [r3, #0]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	200002f4 	.word	0x200002f4

08001e98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea0:	f7ff ffee 	bl	8001e80 <HAL_GetTick>
 8001ea4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001eb0:	d005      	beq.n	8001ebe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <HAL_Delay+0x44>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4413      	add	r3, r2
 8001ebc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ebe:	bf00      	nop
 8001ec0:	f7ff ffde 	bl	8001e80 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d8f7      	bhi.n	8001ec0 <HAL_Delay+0x28>
  {
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	2000000c 	.word	0x2000000c

08001ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f24 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001efc:	4013      	ands	r3, r2
 8001efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f12:	4a04      	ldr	r2, [pc, #16]	@ (8001f24 <__NVIC_SetPriorityGrouping+0x44>)
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	60d3      	str	r3, [r2, #12]
}
 8001f18:	bf00      	nop
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f2c:	4b04      	ldr	r3, [pc, #16]	@ (8001f40 <__NVIC_GetPriorityGrouping+0x18>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	0a1b      	lsrs	r3, r3, #8
 8001f32:	f003 0307 	and.w	r3, r3, #7
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	db0b      	blt.n	8001f6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	f003 021f 	and.w	r2, r3, #31
 8001f5c:	4907      	ldr	r1, [pc, #28]	@ (8001f7c <__NVIC_EnableIRQ+0x38>)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	2001      	movs	r0, #1
 8001f66:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	e000e100 	.word	0xe000e100

08001f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	6039      	str	r1, [r7, #0]
 8001f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	db0a      	blt.n	8001faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	490c      	ldr	r1, [pc, #48]	@ (8001fcc <__NVIC_SetPriority+0x4c>)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	0112      	lsls	r2, r2, #4
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fa8:	e00a      	b.n	8001fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4908      	ldr	r1, [pc, #32]	@ (8001fd0 <__NVIC_SetPriority+0x50>)
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	3b04      	subs	r3, #4
 8001fb8:	0112      	lsls	r2, r2, #4
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	761a      	strb	r2, [r3, #24]
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000e100 	.word	0xe000e100
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b089      	sub	sp, #36	@ 0x24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f1c3 0307 	rsb	r3, r3, #7
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	bf28      	it	cs
 8001ff2:	2304      	movcs	r3, #4
 8001ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	2b06      	cmp	r3, #6
 8001ffc:	d902      	bls.n	8002004 <NVIC_EncodePriority+0x30>
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3b03      	subs	r3, #3
 8002002:	e000      	b.n	8002006 <NVIC_EncodePriority+0x32>
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002008:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43da      	mvns	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	401a      	ands	r2, r3
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800201c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	fa01 f303 	lsl.w	r3, r1, r3
 8002026:	43d9      	mvns	r1, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800202c:	4313      	orrs	r3, r2
         );
}
 800202e:	4618      	mov	r0, r3
 8002030:	3724      	adds	r7, #36	@ 0x24
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
	...

0800203c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3b01      	subs	r3, #1
 8002048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800204c:	d301      	bcc.n	8002052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800204e:	2301      	movs	r3, #1
 8002050:	e00f      	b.n	8002072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002052:	4a0a      	ldr	r2, [pc, #40]	@ (800207c <SysTick_Config+0x40>)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3b01      	subs	r3, #1
 8002058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800205a:	210f      	movs	r1, #15
 800205c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002060:	f7ff ff8e 	bl	8001f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002064:	4b05      	ldr	r3, [pc, #20]	@ (800207c <SysTick_Config+0x40>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206a:	4b04      	ldr	r3, [pc, #16]	@ (800207c <SysTick_Config+0x40>)
 800206c:	2207      	movs	r2, #7
 800206e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	e000e010 	.word	0xe000e010

08002080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff ff29 	bl	8001ee0 <__NVIC_SetPriorityGrouping>
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002096:	b580      	push	{r7, lr}
 8002098:	b086      	sub	sp, #24
 800209a:	af00      	add	r7, sp, #0
 800209c:	4603      	mov	r3, r0
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
 80020a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a8:	f7ff ff3e 	bl	8001f28 <__NVIC_GetPriorityGrouping>
 80020ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	68b9      	ldr	r1, [r7, #8]
 80020b2:	6978      	ldr	r0, [r7, #20]
 80020b4:	f7ff ff8e 	bl	8001fd4 <NVIC_EncodePriority>
 80020b8:	4602      	mov	r2, r0
 80020ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020be:	4611      	mov	r1, r2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff5d 	bl	8001f80 <__NVIC_SetPriority>
}
 80020c6:	bf00      	nop
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff ff31 	bl	8001f44 <__NVIC_EnableIRQ>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ffa2 	bl	800203c <SysTick_Config>
 80020f8:	4603      	mov	r3, r0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	@ 0x24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002116:	2300      	movs	r3, #0
 8002118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
 800211e:	e16b      	b.n	80023f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002120:	2201      	movs	r2, #1
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	429a      	cmp	r2, r3
 800213a:	f040 815a 	bne.w	80023f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f003 0303 	and.w	r3, r3, #3
 8002146:	2b01      	cmp	r3, #1
 8002148:	d005      	beq.n	8002156 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002152:	2b02      	cmp	r3, #2
 8002154:	d130      	bne.n	80021b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	2203      	movs	r2, #3
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4313      	orrs	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800218c:	2201      	movs	r2, #1
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	091b      	lsrs	r3, r3, #4
 80021a2:	f003 0201 	and.w	r2, r3, #1
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b03      	cmp	r3, #3
 80021c2:	d017      	beq.n	80021f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4013      	ands	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0303 	and.w	r3, r3, #3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d123      	bne.n	8002248 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	08da      	lsrs	r2, r3, #3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3208      	adds	r2, #8
 8002208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800220c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	220f      	movs	r2, #15
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4313      	orrs	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	08da      	lsrs	r2, r3, #3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3208      	adds	r2, #8
 8002242:	69b9      	ldr	r1, [r7, #24]
 8002244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	2203      	movs	r2, #3
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0203 	and.w	r2, r3, #3
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 80b4 	beq.w	80023f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b60      	ldr	r3, [pc, #384]	@ (8002410 <HAL_GPIO_Init+0x30c>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	4a5f      	ldr	r2, [pc, #380]	@ (8002410 <HAL_GPIO_Init+0x30c>)
 8002294:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002298:	6453      	str	r3, [r2, #68]	@ 0x44
 800229a:	4b5d      	ldr	r3, [pc, #372]	@ (8002410 <HAL_GPIO_Init+0x30c>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002414 <HAL_GPIO_Init+0x310>)
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	089b      	lsrs	r3, r3, #2
 80022ac:	3302      	adds	r3, #2
 80022ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	220f      	movs	r2, #15
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a52      	ldr	r2, [pc, #328]	@ (8002418 <HAL_GPIO_Init+0x314>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d02b      	beq.n	800232a <HAL_GPIO_Init+0x226>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a51      	ldr	r2, [pc, #324]	@ (800241c <HAL_GPIO_Init+0x318>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d025      	beq.n	8002326 <HAL_GPIO_Init+0x222>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a50      	ldr	r2, [pc, #320]	@ (8002420 <HAL_GPIO_Init+0x31c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d01f      	beq.n	8002322 <HAL_GPIO_Init+0x21e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a4f      	ldr	r2, [pc, #316]	@ (8002424 <HAL_GPIO_Init+0x320>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d019      	beq.n	800231e <HAL_GPIO_Init+0x21a>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4e      	ldr	r2, [pc, #312]	@ (8002428 <HAL_GPIO_Init+0x324>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d013      	beq.n	800231a <HAL_GPIO_Init+0x216>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4d      	ldr	r2, [pc, #308]	@ (800242c <HAL_GPIO_Init+0x328>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d00d      	beq.n	8002316 <HAL_GPIO_Init+0x212>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a4c      	ldr	r2, [pc, #304]	@ (8002430 <HAL_GPIO_Init+0x32c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d007      	beq.n	8002312 <HAL_GPIO_Init+0x20e>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a4b      	ldr	r2, [pc, #300]	@ (8002434 <HAL_GPIO_Init+0x330>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d101      	bne.n	800230e <HAL_GPIO_Init+0x20a>
 800230a:	2307      	movs	r3, #7
 800230c:	e00e      	b.n	800232c <HAL_GPIO_Init+0x228>
 800230e:	2308      	movs	r3, #8
 8002310:	e00c      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002312:	2306      	movs	r3, #6
 8002314:	e00a      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002316:	2305      	movs	r3, #5
 8002318:	e008      	b.n	800232c <HAL_GPIO_Init+0x228>
 800231a:	2304      	movs	r3, #4
 800231c:	e006      	b.n	800232c <HAL_GPIO_Init+0x228>
 800231e:	2303      	movs	r3, #3
 8002320:	e004      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002322:	2302      	movs	r3, #2
 8002324:	e002      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <HAL_GPIO_Init+0x228>
 800232a:	2300      	movs	r3, #0
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	f002 0203 	and.w	r2, r2, #3
 8002332:	0092      	lsls	r2, r2, #2
 8002334:	4093      	lsls	r3, r2
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800233c:	4935      	ldr	r1, [pc, #212]	@ (8002414 <HAL_GPIO_Init+0x310>)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	089b      	lsrs	r3, r3, #2
 8002342:	3302      	adds	r3, #2
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800234a:	4b3b      	ldr	r3, [pc, #236]	@ (8002438 <HAL_GPIO_Init+0x334>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	43db      	mvns	r3, r3
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	4013      	ands	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d003      	beq.n	800236e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800236e:	4a32      	ldr	r2, [pc, #200]	@ (8002438 <HAL_GPIO_Init+0x334>)
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002374:	4b30      	ldr	r3, [pc, #192]	@ (8002438 <HAL_GPIO_Init+0x334>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002398:	4a27      	ldr	r2, [pc, #156]	@ (8002438 <HAL_GPIO_Init+0x334>)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800239e:	4b26      	ldr	r3, [pc, #152]	@ (8002438 <HAL_GPIO_Init+0x334>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4013      	ands	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023c2:	4a1d      	ldr	r2, [pc, #116]	@ (8002438 <HAL_GPIO_Init+0x334>)
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002438 <HAL_GPIO_Init+0x334>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4013      	ands	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023ec:	4a12      	ldr	r2, [pc, #72]	@ (8002438 <HAL_GPIO_Init+0x334>)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3301      	adds	r3, #1
 80023f6:	61fb      	str	r3, [r7, #28]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	2b0f      	cmp	r3, #15
 80023fc:	f67f ae90 	bls.w	8002120 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3724      	adds	r7, #36	@ 0x24
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800
 8002414:	40013800 	.word	0x40013800
 8002418:	40020000 	.word	0x40020000
 800241c:	40020400 	.word	0x40020400
 8002420:	40020800 	.word	0x40020800
 8002424:	40020c00 	.word	0x40020c00
 8002428:	40021000 	.word	0x40021000
 800242c:	40021400 	.word	0x40021400
 8002430:	40021800 	.word	0x40021800
 8002434:	40021c00 	.word	0x40021c00
 8002438:	40013c00 	.word	0x40013c00

0800243c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
 8002448:	4613      	mov	r3, r2
 800244a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800244c:	787b      	ldrb	r3, [r7, #1]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002452:	887a      	ldrh	r2, [r7, #2]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002458:	e003      	b.n	8002462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800245a:	887b      	ldrh	r3, [r7, #2]
 800245c:	041a      	lsls	r2, r3, #16
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	619a      	str	r2, [r3, #24]
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800246e:	b480      	push	{r7}
 8002470:	b085      	sub	sp, #20
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	460b      	mov	r3, r1
 8002478:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002480:	887a      	ldrh	r2, [r7, #2]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4013      	ands	r3, r2
 8002486:	041a      	lsls	r2, r3, #16
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	43d9      	mvns	r1, r3
 800248c:	887b      	ldrh	r3, [r7, #2]
 800248e:	400b      	ands	r3, r1
 8002490:	431a      	orrs	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	619a      	str	r2, [r3, #24]
}
 8002496:	bf00      	nop
 8002498:	3714      	adds	r7, #20
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b086      	sub	sp, #24
 80024a6:	af02      	add	r7, sp, #8
 80024a8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e059      	b.n	8002568 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f007 ffcc 	bl	800a46c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2203      	movs	r2, #3
 80024d8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024e2:	d102      	bne.n	80024ea <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f004 fde5 	bl	80070be <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6818      	ldr	r0, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7c1a      	ldrb	r2, [r3, #16]
 80024fc:	f88d 2000 	strb.w	r2, [sp]
 8002500:	3304      	adds	r3, #4
 8002502:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002504:	f004 fd66 	bl	8006fd4 <USB_CoreInit>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d005      	beq.n	800251a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2202      	movs	r2, #2
 8002512:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e026      	b.n	8002568 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2101      	movs	r1, #1
 8002520:	4618      	mov	r0, r3
 8002522:	f004 fddd 	bl	80070e0 <USB_SetCurrentMode>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2202      	movs	r2, #2
 8002530:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e017      	b.n	8002568 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6818      	ldr	r0, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	7c1a      	ldrb	r2, [r3, #16]
 8002540:	f88d 2000 	strb.w	r2, [sp]
 8002544:	3304      	adds	r3, #4
 8002546:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002548:	f004 ff80 	bl	800744c <USB_HostInit>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2202      	movs	r2, #2
 8002556:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e004      	b.n	8002568 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002570:	b590      	push	{r4, r7, lr}
 8002572:	b08b      	sub	sp, #44	@ 0x2c
 8002574:	af04      	add	r7, sp, #16
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	4608      	mov	r0, r1
 800257a:	4611      	mov	r1, r2
 800257c:	461a      	mov	r2, r3
 800257e:	4603      	mov	r3, r0
 8002580:	70fb      	strb	r3, [r7, #3]
 8002582:	460b      	mov	r3, r1
 8002584:	70bb      	strb	r3, [r7, #2]
 8002586:	4613      	mov	r3, r2
 8002588:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800258a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800258c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_HCD_HC_Init+0x2c>
 8002598:	2302      	movs	r3, #2
 800259a:	e09d      	b.n	80026d8 <HAL_HCD_HC_Init+0x168>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80025a4:	78fa      	ldrb	r2, [r7, #3]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	3319      	adds	r3, #25
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	3314      	adds	r3, #20
 80025c8:	787a      	ldrb	r2, [r7, #1]
 80025ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	1a9b      	subs	r3, r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	3315      	adds	r3, #21
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80025e0:	78fa      	ldrb	r2, [r7, #3]
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	011b      	lsls	r3, r3, #4
 80025e8:	1a9b      	subs	r3, r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	3326      	adds	r3, #38	@ 0x26
 80025f0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80025f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80025f6:	78fa      	ldrb	r2, [r7, #3]
 80025f8:	78bb      	ldrb	r3, [r7, #2]
 80025fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025fe:	b2d8      	uxtb	r0, r3
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	1a9b      	subs	r3, r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	3316      	adds	r3, #22
 800260e:	4602      	mov	r2, r0
 8002610:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002612:	78fb      	ldrb	r3, [r7, #3]
 8002614:	4619      	mov	r1, r3
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 fbc8 	bl	8002dac <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800261c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002620:	2b00      	cmp	r3, #0
 8002622:	da0a      	bge.n	800263a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	3317      	adds	r3, #23
 8002634:	2201      	movs	r2, #1
 8002636:	701a      	strb	r2, [r3, #0]
 8002638:	e009      	b.n	800264e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800263a:	78fa      	ldrb	r2, [r7, #3]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	1a9b      	subs	r3, r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	440b      	add	r3, r1
 8002648:	3317      	adds	r3, #23
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f005 f85e 	bl	8007714 <USB_GetHostSpeed>
 8002658:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800265a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800265e:	2b01      	cmp	r3, #1
 8002660:	d10b      	bne.n	800267a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002662:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002666:	2b01      	cmp	r3, #1
 8002668:	d107      	bne.n	800267a <HAL_HCD_HC_Init+0x10a>
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d104      	bne.n	800267a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	2bbc      	cmp	r3, #188	@ 0xbc
 8002674:	d901      	bls.n	800267a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002676:	23bc      	movs	r3, #188	@ 0xbc
 8002678:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800267a:	78fa      	ldrb	r2, [r7, #3]
 800267c:	6879      	ldr	r1, [r7, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	1a9b      	subs	r3, r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	440b      	add	r3, r1
 8002688:	3318      	adds	r3, #24
 800268a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800268e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002690:	78fa      	ldrb	r2, [r7, #3]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	b298      	uxth	r0, r3
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	3328      	adds	r3, #40	@ 0x28
 80026a4:	4602      	mov	r2, r0
 80026a6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	787c      	ldrb	r4, [r7, #1]
 80026b2:	78ba      	ldrb	r2, [r7, #2]
 80026b4:	78f9      	ldrb	r1, [r7, #3]
 80026b6:	9302      	str	r3, [sp, #8]
 80026b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	4623      	mov	r3, r4
 80026c6:	f005 f84d 	bl	8007764 <USB_HC_Init>
 80026ca:	4603      	mov	r3, r0
 80026cc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	371c      	adds	r7, #28
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd90      	pop	{r4, r7, pc}

080026e0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80026ec:	2300      	movs	r3, #0
 80026ee:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d101      	bne.n	80026fe <HAL_HCD_HC_Halt+0x1e>
 80026fa:	2302      	movs	r3, #2
 80026fc:	e00f      	b.n	800271e <HAL_HCD_HC_Halt+0x3e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	78fa      	ldrb	r2, [r7, #3]
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f005 fbdf 	bl	8007ed2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800271c:	7bfb      	ldrb	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	4608      	mov	r0, r1
 8002732:	4611      	mov	r1, r2
 8002734:	461a      	mov	r2, r3
 8002736:	4603      	mov	r3, r0
 8002738:	70fb      	strb	r3, [r7, #3]
 800273a:	460b      	mov	r3, r1
 800273c:	70bb      	strb	r3, [r7, #2]
 800273e:	4613      	mov	r3, r2
 8002740:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002742:	78fa      	ldrb	r2, [r7, #3]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	1a9b      	subs	r3, r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	3317      	adds	r3, #23
 8002752:	78ba      	ldrb	r2, [r7, #2]
 8002754:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002756:	78fa      	ldrb	r2, [r7, #3]
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	1a9b      	subs	r3, r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	3326      	adds	r3, #38	@ 0x26
 8002766:	787a      	ldrb	r2, [r7, #1]
 8002768:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800276a:	7c3b      	ldrb	r3, [r7, #16]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d114      	bne.n	800279a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002770:	78fa      	ldrb	r2, [r7, #3]
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	1a9b      	subs	r3, r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	332a      	adds	r3, #42	@ 0x2a
 8002780:	2203      	movs	r2, #3
 8002782:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002784:	78fa      	ldrb	r2, [r7, #3]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	011b      	lsls	r3, r3, #4
 800278c:	1a9b      	subs	r3, r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	3319      	adds	r3, #25
 8002794:	7f3a      	ldrb	r2, [r7, #28]
 8002796:	701a      	strb	r2, [r3, #0]
 8002798:	e009      	b.n	80027ae <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800279a:	78fa      	ldrb	r2, [r7, #3]
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	1a9b      	subs	r3, r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	440b      	add	r3, r1
 80027a8:	332a      	adds	r3, #42	@ 0x2a
 80027aa:	2202      	movs	r2, #2
 80027ac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80027ae:	787b      	ldrb	r3, [r7, #1]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	f200 8102 	bhi.w	80029ba <HAL_HCD_HC_SubmitRequest+0x292>
 80027b6:	a201      	add	r2, pc, #4	@ (adr r2, 80027bc <HAL_HCD_HC_SubmitRequest+0x94>)
 80027b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027bc:	080027cd 	.word	0x080027cd
 80027c0:	080029a5 	.word	0x080029a5
 80027c4:	08002891 	.word	0x08002891
 80027c8:	0800291b 	.word	0x0800291b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80027cc:	7c3b      	ldrb	r3, [r7, #16]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	f040 80f5 	bne.w	80029be <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80027d4:	78bb      	ldrb	r3, [r7, #2]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d12d      	bne.n	8002836 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80027da:	8b3b      	ldrh	r3, [r7, #24]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d109      	bne.n	80027f4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80027e0:	78fa      	ldrb	r2, [r7, #3]
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	011b      	lsls	r3, r3, #4
 80027e8:	1a9b      	subs	r3, r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	333d      	adds	r3, #61	@ 0x3d
 80027f0:	2201      	movs	r2, #1
 80027f2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	1a9b      	subs	r3, r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	333d      	adds	r3, #61	@ 0x3d
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10a      	bne.n	8002820 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800280a:	78fa      	ldrb	r2, [r7, #3]
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	4613      	mov	r3, r2
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	1a9b      	subs	r3, r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	332a      	adds	r3, #42	@ 0x2a
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800281e:	e0ce      	b.n	80029be <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002820:	78fa      	ldrb	r2, [r7, #3]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	332a      	adds	r3, #42	@ 0x2a
 8002830:	2202      	movs	r2, #2
 8002832:	701a      	strb	r2, [r3, #0]
      break;
 8002834:	e0c3      	b.n	80029be <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002836:	78fa      	ldrb	r2, [r7, #3]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	1a9b      	subs	r3, r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	331a      	adds	r3, #26
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b01      	cmp	r3, #1
 800284a:	f040 80b8 	bne.w	80029be <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800284e:	78fa      	ldrb	r2, [r7, #3]
 8002850:	6879      	ldr	r1, [r7, #4]
 8002852:	4613      	mov	r3, r2
 8002854:	011b      	lsls	r3, r3, #4
 8002856:	1a9b      	subs	r3, r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	440b      	add	r3, r1
 800285c:	333c      	adds	r3, #60	@ 0x3c
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10a      	bne.n	800287a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	1a9b      	subs	r3, r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	332a      	adds	r3, #42	@ 0x2a
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
      break;
 8002878:	e0a1      	b.n	80029be <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800287a:	78fa      	ldrb	r2, [r7, #3]
 800287c:	6879      	ldr	r1, [r7, #4]
 800287e:	4613      	mov	r3, r2
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	1a9b      	subs	r3, r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	440b      	add	r3, r1
 8002888:	332a      	adds	r3, #42	@ 0x2a
 800288a:	2202      	movs	r2, #2
 800288c:	701a      	strb	r2, [r3, #0]
      break;
 800288e:	e096      	b.n	80029be <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002890:	78bb      	ldrb	r3, [r7, #2]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d120      	bne.n	80028d8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002896:	78fa      	ldrb	r2, [r7, #3]
 8002898:	6879      	ldr	r1, [r7, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	011b      	lsls	r3, r3, #4
 800289e:	1a9b      	subs	r3, r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	440b      	add	r3, r1
 80028a4:	333d      	adds	r3, #61	@ 0x3d
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10a      	bne.n	80028c2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80028ac:	78fa      	ldrb	r2, [r7, #3]
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	4613      	mov	r3, r2
 80028b2:	011b      	lsls	r3, r3, #4
 80028b4:	1a9b      	subs	r3, r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	440b      	add	r3, r1
 80028ba:	332a      	adds	r3, #42	@ 0x2a
 80028bc:	2200      	movs	r2, #0
 80028be:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80028c0:	e07e      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	6879      	ldr	r1, [r7, #4]
 80028c6:	4613      	mov	r3, r2
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	1a9b      	subs	r3, r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	440b      	add	r3, r1
 80028d0:	332a      	adds	r3, #42	@ 0x2a
 80028d2:	2202      	movs	r2, #2
 80028d4:	701a      	strb	r2, [r3, #0]
      break;
 80028d6:	e073      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80028d8:	78fa      	ldrb	r2, [r7, #3]
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	4613      	mov	r3, r2
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	1a9b      	subs	r3, r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	440b      	add	r3, r1
 80028e6:	333c      	adds	r3, #60	@ 0x3c
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10a      	bne.n	8002904 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80028ee:	78fa      	ldrb	r2, [r7, #3]
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	4613      	mov	r3, r2
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	1a9b      	subs	r3, r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	332a      	adds	r3, #42	@ 0x2a
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
      break;
 8002902:	e05d      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002904:	78fa      	ldrb	r2, [r7, #3]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	1a9b      	subs	r3, r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	332a      	adds	r3, #42	@ 0x2a
 8002914:	2202      	movs	r2, #2
 8002916:	701a      	strb	r2, [r3, #0]
      break;
 8002918:	e052      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800291a:	78bb      	ldrb	r3, [r7, #2]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d120      	bne.n	8002962 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	333d      	adds	r3, #61	@ 0x3d
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	332a      	adds	r3, #42	@ 0x2a
 8002946:	2200      	movs	r2, #0
 8002948:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800294a:	e039      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	332a      	adds	r3, #42	@ 0x2a
 800295c:	2202      	movs	r2, #2
 800295e:	701a      	strb	r2, [r3, #0]
      break;
 8002960:	e02e      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002962:	78fa      	ldrb	r2, [r7, #3]
 8002964:	6879      	ldr	r1, [r7, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	1a9b      	subs	r3, r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	440b      	add	r3, r1
 8002970:	333c      	adds	r3, #60	@ 0x3c
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002978:	78fa      	ldrb	r2, [r7, #3]
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	1a9b      	subs	r3, r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	332a      	adds	r3, #42	@ 0x2a
 8002988:	2200      	movs	r2, #0
 800298a:	701a      	strb	r2, [r3, #0]
      break;
 800298c:	e018      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	4613      	mov	r3, r2
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	1a9b      	subs	r3, r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	440b      	add	r3, r1
 800299c:	332a      	adds	r3, #42	@ 0x2a
 800299e:	2202      	movs	r2, #2
 80029a0:	701a      	strb	r2, [r3, #0]
      break;
 80029a2:	e00d      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	440b      	add	r3, r1
 80029b2:	332a      	adds	r3, #42	@ 0x2a
 80029b4:	2200      	movs	r2, #0
 80029b6:	701a      	strb	r2, [r3, #0]
      break;
 80029b8:	e002      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80029ba:	bf00      	nop
 80029bc:	e000      	b.n	80029c0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80029be:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	011b      	lsls	r3, r3, #4
 80029c8:	1a9b      	subs	r3, r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	332c      	adds	r3, #44	@ 0x2c
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80029d4:	78fa      	ldrb	r2, [r7, #3]
 80029d6:	8b39      	ldrh	r1, [r7, #24]
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	4613      	mov	r3, r2
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	1a9b      	subs	r3, r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4403      	add	r3, r0
 80029e4:	3334      	adds	r3, #52	@ 0x34
 80029e6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80029e8:	78fa      	ldrb	r2, [r7, #3]
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	4613      	mov	r3, r2
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	1a9b      	subs	r3, r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	334c      	adds	r3, #76	@ 0x4c
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80029fc:	78fa      	ldrb	r2, [r7, #3]
 80029fe:	6879      	ldr	r1, [r7, #4]
 8002a00:	4613      	mov	r3, r2
 8002a02:	011b      	lsls	r3, r3, #4
 8002a04:	1a9b      	subs	r3, r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	440b      	add	r3, r1
 8002a0a:	3338      	adds	r3, #56	@ 0x38
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002a10:	78fa      	ldrb	r2, [r7, #3]
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	4613      	mov	r3, r2
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	1a9b      	subs	r3, r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	3315      	adds	r3, #21
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002a24:	78fa      	ldrb	r2, [r7, #3]
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	1a9b      	subs	r3, r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	334d      	adds	r3, #77	@ 0x4d
 8002a34:	2200      	movs	r2, #0
 8002a36:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6818      	ldr	r0, [r3, #0]
 8002a3c:	78fa      	ldrb	r2, [r7, #3]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	1a9b      	subs	r3, r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	3310      	adds	r3, #16
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	1d19      	adds	r1, r3, #4
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	799b      	ldrb	r3, [r3, #6]
 8002a52:	461a      	mov	r2, r3
 8002a54:	f004 ffb2 	bl	80079bc <USB_HC_StartXfer>
 8002a58:	4603      	mov	r3, r0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop

08002a64 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f004 fca6 	bl	80073cc <USB_GetMode>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	f040 80fb 	bne.w	8002c7e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f004 fc69 	bl	8007364 <USB_ReadInterrupts>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 80f1 	beq.w	8002c7c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f004 fc60 	bl	8007364 <USB_ReadInterrupts>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002aae:	d104      	bne.n	8002aba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002ab8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f004 fc50 	bl	8007364 <USB_ReadInterrupts>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ace:	d104      	bne.n	8002ada <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002ad8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f004 fc40 	bl	8007364 <USB_ReadInterrupts>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002aee:	d104      	bne.n	8002afa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002af8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f004 fc30 	bl	8007364 <USB_ReadInterrupts>
 8002b04:	4603      	mov	r3, r0
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d103      	bne.n	8002b16 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2202      	movs	r2, #2
 8002b14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f004 fc22 	bl	8007364 <USB_ReadInterrupts>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b2a:	d120      	bne.n	8002b6e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002b34:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d113      	bne.n	8002b6e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002b46:	2110      	movs	r1, #16
 8002b48:	6938      	ldr	r0, [r7, #16]
 8002b4a:	f004 fb15 	bl	8007178 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002b4e:	6938      	ldr	r0, [r7, #16]
 8002b50:	f004 fb44 	bl	80071dc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	7a5b      	ldrb	r3, [r3, #9]
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d105      	bne.n	8002b68 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2101      	movs	r1, #1
 8002b62:	4618      	mov	r0, r3
 8002b64:	f004 fd36 	bl	80075d4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f007 fcfd 	bl	800a568 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f004 fbf6 	bl	8007364 <USB_ReadInterrupts>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b82:	d102      	bne.n	8002b8a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f001 fd4d 	bl	8004624 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f004 fbe8 	bl	8007364 <USB_ReadInterrupts>
 8002b94:	4603      	mov	r3, r0
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b08      	cmp	r3, #8
 8002b9c:	d106      	bne.n	8002bac <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f007 fcc6 	bl	800a530 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2208      	movs	r2, #8
 8002baa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f004 fbd7 	bl	8007364 <USB_ReadInterrupts>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002bc0:	d139      	bne.n	8002c36 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f005 f972 	bl	8007eb0 <USB_HC_ReadInterrupt>
 8002bcc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	e025      	b.n	8002c20 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d018      	beq.n	8002c1a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	015a      	lsls	r2, r3, #5
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4413      	add	r3, r2
 8002bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bfe:	d106      	bne.n	8002c0e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	4619      	mov	r1, r3
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f905 	bl	8002e16 <HCD_HC_IN_IRQHandler>
 8002c0c:	e005      	b.n	8002c1a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	4619      	mov	r1, r3
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 ff67 	bl	8003ae8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	617b      	str	r3, [r7, #20]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	795b      	ldrb	r3, [r3, #5]
 8002c24:	461a      	mov	r2, r3
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d3d3      	bcc.n	8002bd4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f004 fb92 	bl	8007364 <USB_ReadInterrupts>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f003 0310 	and.w	r3, r3, #16
 8002c46:	2b10      	cmp	r3, #16
 8002c48:	d101      	bne.n	8002c4e <HAL_HCD_IRQHandler+0x1ea>
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e000      	b.n	8002c50 <HAL_HCD_IRQHandler+0x1ec>
 8002c4e:	2300      	movs	r3, #0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d014      	beq.n	8002c7e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699a      	ldr	r2, [r3, #24]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0210 	bic.w	r2, r2, #16
 8002c62:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f001 fbfe 	bl	8004466 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0210 	orr.w	r2, r2, #16
 8002c78:	619a      	str	r2, [r3, #24]
 8002c7a:	e000      	b.n	8002c7e <HAL_HCD_IRQHandler+0x21a>
      return;
 8002c7c:	bf00      	nop
    }
  }
}
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d101      	bne.n	8002c9a <HAL_HCD_Start+0x16>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e013      	b.n	8002cc2 <HAL_HCD_Start+0x3e>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f004 fcfa 	bl	80076a2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f004 f9f2 	bl	800709c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d101      	bne.n	8002ce0 <HAL_HCD_Stop+0x16>
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e00d      	b.n	8002cfc <HAL_HCD_Stop+0x32>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f005 fa4d 	bl	800818c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f004 fc9c 	bl	800764e <USB_ResetPort>
 8002d16:	4603      	mov	r3, r0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	460b      	mov	r3, r1
 8002d2a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	011b      	lsls	r3, r3, #4
 8002d34:	1a9b      	subs	r3, r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	334c      	adds	r3, #76	@ 0x4c
 8002d3c:	781b      	ldrb	r3, [r3, #0]
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	460b      	mov	r3, r1
 8002d54:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	1a9b      	subs	r3, r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	440b      	add	r3, r1
 8002d64:	3338      	adds	r3, #56	@ 0x38
 8002d66:	681b      	ldr	r3, [r3, #0]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f004 fcde 	bl	8007742 <USB_GetCurrentFrame>
 8002d86:	4603      	mov	r3, r0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3708      	adds	r7, #8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f004 fcb9 	bl	8007714 <USB_GetHostSpeed>
 8002da2:	4603      	mov	r3, r0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002db8:	78fa      	ldrb	r2, [r7, #3]
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	011b      	lsls	r3, r3, #4
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	331a      	adds	r3, #26
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002dcc:	78fa      	ldrb	r2, [r7, #3]
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	1a9b      	subs	r3, r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	331b      	adds	r3, #27
 8002ddc:	2200      	movs	r2, #0
 8002dde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3325      	adds	r3, #37	@ 0x25
 8002df0:	2200      	movs	r2, #0
 8002df2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	1a9b      	subs	r3, r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	3324      	adds	r3, #36	@ 0x24
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b086      	sub	sp, #24
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	78fa      	ldrb	r2, [r7, #3]
 8002e32:	4611      	mov	r1, r2
 8002e34:	4618      	mov	r0, r3
 8002e36:	f004 faa8 	bl	800738a <USB_ReadChInterrupts>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d11a      	bne.n	8002e7a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	015a      	lsls	r2, r3, #5
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e50:	461a      	mov	r2, r3
 8002e52:	2304      	movs	r3, #4
 8002e54:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002e56:	78fa      	ldrb	r2, [r7, #3]
 8002e58:	6879      	ldr	r1, [r7, #4]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	011b      	lsls	r3, r3, #4
 8002e5e:	1a9b      	subs	r3, r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	440b      	add	r3, r1
 8002e64:	334d      	adds	r3, #77	@ 0x4d
 8002e66:	2207      	movs	r2, #7
 8002e68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	78fa      	ldrb	r2, [r7, #3]
 8002e70:	4611      	mov	r1, r2
 8002e72:	4618      	mov	r0, r3
 8002e74:	f005 f82d 	bl	8007ed2 <USB_HC_Halt>
 8002e78:	e09e      	b.n	8002fb8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	78fa      	ldrb	r2, [r7, #3]
 8002e80:	4611      	mov	r1, r2
 8002e82:	4618      	mov	r0, r3
 8002e84:	f004 fa81 	bl	800738a <USB_ReadChInterrupts>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e92:	d11b      	bne.n	8002ecc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	015a      	lsls	r2, r3, #5
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ea6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	1a9b      	subs	r3, r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	334d      	adds	r3, #77	@ 0x4d
 8002eb8:	2208      	movs	r2, #8
 8002eba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f005 f804 	bl	8007ed2 <USB_HC_Halt>
 8002eca:	e075      	b.n	8002fb8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	78fa      	ldrb	r2, [r7, #3]
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f004 fa58 	bl	800738a <USB_ReadChInterrupts>
 8002eda:	4603      	mov	r3, r0
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	2b08      	cmp	r3, #8
 8002ee2:	d11a      	bne.n	8002f1a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	015a      	lsls	r2, r3, #5
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	4413      	add	r3, r2
 8002eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	2308      	movs	r3, #8
 8002ef4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	334d      	adds	r3, #77	@ 0x4d
 8002f06:	2206      	movs	r2, #6
 8002f08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	78fa      	ldrb	r2, [r7, #3]
 8002f10:	4611      	mov	r1, r2
 8002f12:	4618      	mov	r0, r3
 8002f14:	f004 ffdd 	bl	8007ed2 <USB_HC_Halt>
 8002f18:	e04e      	b.n	8002fb8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	4611      	mov	r1, r2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f004 fa31 	bl	800738a <USB_ReadChInterrupts>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f32:	d11b      	bne.n	8002f6c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002f34:	78fb      	ldrb	r3, [r7, #3]
 8002f36:	015a      	lsls	r2, r3, #5
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f40:	461a      	mov	r2, r3
 8002f42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	334d      	adds	r3, #77	@ 0x4d
 8002f58:	2209      	movs	r2, #9
 8002f5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	78fa      	ldrb	r2, [r7, #3]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f004 ffb4 	bl	8007ed2 <USB_HC_Halt>
 8002f6a:	e025      	b.n	8002fb8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	4611      	mov	r1, r2
 8002f74:	4618      	mov	r0, r3
 8002f76:	f004 fa08 	bl	800738a <USB_ReadChInterrupts>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f80:	2b80      	cmp	r3, #128	@ 0x80
 8002f82:	d119      	bne.n	8002fb8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	015a      	lsls	r2, r3, #5
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f90:	461a      	mov	r2, r3
 8002f92:	2380      	movs	r3, #128	@ 0x80
 8002f94:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002f96:	78fa      	ldrb	r2, [r7, #3]
 8002f98:	6879      	ldr	r1, [r7, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	011b      	lsls	r3, r3, #4
 8002f9e:	1a9b      	subs	r3, r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	334d      	adds	r3, #77	@ 0x4d
 8002fa6:	2207      	movs	r2, #7
 8002fa8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	78fa      	ldrb	r2, [r7, #3]
 8002fb0:	4611      	mov	r1, r2
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f004 ff8d 	bl	8007ed2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	78fa      	ldrb	r2, [r7, #3]
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f004 f9e2 	bl	800738a <USB_ReadChInterrupts>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fd0:	d112      	bne.n	8002ff8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	78fa      	ldrb	r2, [r7, #3]
 8002fd8:	4611      	mov	r1, r2
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f004 ff79 	bl	8007ed2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002fe0:	78fb      	ldrb	r3, [r7, #3]
 8002fe2:	015a      	lsls	r2, r3, #5
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fec:	461a      	mov	r2, r3
 8002fee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ff2:	6093      	str	r3, [r2, #8]
 8002ff4:	f000 bd75 	b.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	4611      	mov	r1, r2
 8003000:	4618      	mov	r0, r3
 8003002:	f004 f9c2 	bl	800738a <USB_ReadChInterrupts>
 8003006:	4603      	mov	r3, r0
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b01      	cmp	r3, #1
 800300e:	f040 8128 	bne.w	8003262 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003012:	78fb      	ldrb	r3, [r7, #3]
 8003014:	015a      	lsls	r2, r3, #5
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	4413      	add	r3, r2
 800301a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800301e:	461a      	mov	r2, r3
 8003020:	2320      	movs	r3, #32
 8003022:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	1a9b      	subs	r3, r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	331b      	adds	r3, #27
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d119      	bne.n	800306e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800303a:	78fa      	ldrb	r2, [r7, #3]
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	4613      	mov	r3, r2
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	1a9b      	subs	r3, r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	331b      	adds	r3, #27
 800304a:	2200      	movs	r2, #0
 800304c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800304e:	78fb      	ldrb	r3, [r7, #3]
 8003050:	015a      	lsls	r2, r3, #5
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4413      	add	r3, r2
 8003056:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	78fa      	ldrb	r2, [r7, #3]
 800305e:	0151      	lsls	r1, r2, #5
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	440a      	add	r2, r1
 8003064:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800306c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	799b      	ldrb	r3, [r3, #6]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d01b      	beq.n	80030ae <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003076:	78fa      	ldrb	r2, [r7, #3]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	3330      	adds	r3, #48	@ 0x30
 8003086:	6819      	ldr	r1, [r3, #0]
 8003088:	78fb      	ldrb	r3, [r7, #3]
 800308a:	015a      	lsls	r2, r3, #5
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	4413      	add	r3, r2
 8003090:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	1ac9      	subs	r1, r1, r3
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4403      	add	r3, r0
 80030aa:	3338      	adds	r3, #56	@ 0x38
 80030ac:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	334d      	adds	r3, #77	@ 0x4d
 80030be:	2201      	movs	r2, #1
 80030c0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80030c2:	78fa      	ldrb	r2, [r7, #3]
 80030c4:	6879      	ldr	r1, [r7, #4]
 80030c6:	4613      	mov	r3, r2
 80030c8:	011b      	lsls	r3, r3, #4
 80030ca:	1a9b      	subs	r3, r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	440b      	add	r3, r1
 80030d0:	3344      	adds	r3, #68	@ 0x44
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	015a      	lsls	r2, r3, #5
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	4413      	add	r3, r2
 80030de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030e2:	461a      	mov	r2, r3
 80030e4:	2301      	movs	r3, #1
 80030e6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030e8:	78fa      	ldrb	r2, [r7, #3]
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	3326      	adds	r3, #38	@ 0x26
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00a      	beq.n	8003114 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	011b      	lsls	r3, r3, #4
 8003106:	1a9b      	subs	r3, r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	440b      	add	r3, r1
 800310c:	3326      	adds	r3, #38	@ 0x26
 800310e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003110:	2b02      	cmp	r3, #2
 8003112:	d110      	bne.n	8003136 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	4611      	mov	r1, r2
 800311c:	4618      	mov	r0, r3
 800311e:	f004 fed8 	bl	8007ed2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	015a      	lsls	r2, r3, #5
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	4413      	add	r3, r2
 800312a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800312e:	461a      	mov	r2, r3
 8003130:	2310      	movs	r3, #16
 8003132:	6093      	str	r3, [r2, #8]
 8003134:	e03d      	b.n	80031b2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	3326      	adds	r3, #38	@ 0x26
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b03      	cmp	r3, #3
 800314a:	d00a      	beq.n	8003162 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800314c:	78fa      	ldrb	r2, [r7, #3]
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	1a9b      	subs	r3, r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	3326      	adds	r3, #38	@ 0x26
 800315c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800315e:	2b01      	cmp	r3, #1
 8003160:	d127      	bne.n	80031b2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003162:	78fb      	ldrb	r3, [r7, #3]
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4413      	add	r3, r2
 800316a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	0151      	lsls	r1, r2, #5
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	440a      	add	r2, r1
 8003178:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800317c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003180:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	334c      	adds	r3, #76	@ 0x4c
 8003192:	2201      	movs	r2, #1
 8003194:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	334c      	adds	r3, #76	@ 0x4c
 80031a6:	781a      	ldrb	r2, [r3, #0]
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	4619      	mov	r1, r3
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f007 f9e9 	bl	800a584 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	799b      	ldrb	r3, [r3, #6]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d13b      	bne.n	8003232 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	3338      	adds	r3, #56	@ 0x38
 80031ca:	6819      	ldr	r1, [r3, #0]
 80031cc:	78fa      	ldrb	r2, [r7, #3]
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	4613      	mov	r3, r2
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	1a9b      	subs	r3, r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4403      	add	r3, r0
 80031da:	3328      	adds	r3, #40	@ 0x28
 80031dc:	881b      	ldrh	r3, [r3, #0]
 80031de:	440b      	add	r3, r1
 80031e0:	1e59      	subs	r1, r3, #1
 80031e2:	78fa      	ldrb	r2, [r7, #3]
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	1a9b      	subs	r3, r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4403      	add	r3, r0
 80031f0:	3328      	adds	r3, #40	@ 0x28
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 8470 	beq.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003202:	78fa      	ldrb	r2, [r7, #3]
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	1a9b      	subs	r3, r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	333c      	adds	r3, #60	@ 0x3c
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	78fa      	ldrb	r2, [r7, #3]
 8003216:	f083 0301 	eor.w	r3, r3, #1
 800321a:	b2d8      	uxtb	r0, r3
 800321c:	6879      	ldr	r1, [r7, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	1a9b      	subs	r3, r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	440b      	add	r3, r1
 8003228:	333c      	adds	r3, #60	@ 0x3c
 800322a:	4602      	mov	r2, r0
 800322c:	701a      	strb	r2, [r3, #0]
 800322e:	f000 bc58 	b.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003232:	78fa      	ldrb	r2, [r7, #3]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4613      	mov	r3, r2
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	1a9b      	subs	r3, r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	440b      	add	r3, r1
 8003240:	333c      	adds	r3, #60	@ 0x3c
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	78fa      	ldrb	r2, [r7, #3]
 8003246:	f083 0301 	eor.w	r3, r3, #1
 800324a:	b2d8      	uxtb	r0, r3
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	333c      	adds	r3, #60	@ 0x3c
 800325a:	4602      	mov	r2, r0
 800325c:	701a      	strb	r2, [r3, #0]
 800325e:	f000 bc40 	b.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	4611      	mov	r1, r2
 800326a:	4618      	mov	r0, r3
 800326c:	f004 f88d 	bl	800738a <USB_ReadChInterrupts>
 8003270:	4603      	mov	r3, r0
 8003272:	f003 0320 	and.w	r3, r3, #32
 8003276:	2b20      	cmp	r3, #32
 8003278:	d131      	bne.n	80032de <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800327a:	78fb      	ldrb	r3, [r7, #3]
 800327c:	015a      	lsls	r2, r3, #5
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4413      	add	r3, r2
 8003282:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003286:	461a      	mov	r2, r3
 8003288:	2320      	movs	r3, #32
 800328a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800328c:	78fa      	ldrb	r2, [r7, #3]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	011b      	lsls	r3, r3, #4
 8003294:	1a9b      	subs	r3, r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	331a      	adds	r3, #26
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	f040 841f 	bne.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80032a4:	78fa      	ldrb	r2, [r7, #3]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	331b      	adds	r3, #27
 80032b4:	2201      	movs	r2, #1
 80032b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80032b8:	78fa      	ldrb	r2, [r7, #3]
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	1a9b      	subs	r3, r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	334d      	adds	r3, #77	@ 0x4d
 80032c8:	2203      	movs	r2, #3
 80032ca:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	78fa      	ldrb	r2, [r7, #3]
 80032d2:	4611      	mov	r1, r2
 80032d4:	4618      	mov	r0, r3
 80032d6:	f004 fdfc 	bl	8007ed2 <USB_HC_Halt>
 80032da:	f000 bc02 	b.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	78fa      	ldrb	r2, [r7, #3]
 80032e4:	4611      	mov	r1, r2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f004 f84f 	bl	800738a <USB_ReadChInterrupts>
 80032ec:	4603      	mov	r3, r0
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	f040 8305 	bne.w	8003902 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80032f8:	78fb      	ldrb	r3, [r7, #3]
 80032fa:	015a      	lsls	r2, r3, #5
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	4413      	add	r3, r2
 8003300:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003304:	461a      	mov	r2, r3
 8003306:	2302      	movs	r3, #2
 8003308:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	334d      	adds	r3, #77	@ 0x4d
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d114      	bne.n	800334a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003320:	78fa      	ldrb	r2, [r7, #3]
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4613      	mov	r3, r2
 8003326:	011b      	lsls	r3, r3, #4
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	334d      	adds	r3, #77	@ 0x4d
 8003330:	2202      	movs	r2, #2
 8003332:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003334:	78fa      	ldrb	r2, [r7, #3]
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	4613      	mov	r3, r2
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	1a9b      	subs	r3, r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	334c      	adds	r3, #76	@ 0x4c
 8003344:	2201      	movs	r2, #1
 8003346:	701a      	strb	r2, [r3, #0]
 8003348:	e2cc      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800334a:	78fa      	ldrb	r2, [r7, #3]
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	4613      	mov	r3, r2
 8003350:	011b      	lsls	r3, r3, #4
 8003352:	1a9b      	subs	r3, r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	440b      	add	r3, r1
 8003358:	334d      	adds	r3, #77	@ 0x4d
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2b06      	cmp	r3, #6
 800335e:	d114      	bne.n	800338a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	1a9b      	subs	r3, r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	334d      	adds	r3, #77	@ 0x4d
 8003370:	2202      	movs	r2, #2
 8003372:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	334c      	adds	r3, #76	@ 0x4c
 8003384:	2205      	movs	r2, #5
 8003386:	701a      	strb	r2, [r3, #0]
 8003388:	e2ac      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	334d      	adds	r3, #77	@ 0x4d
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b07      	cmp	r3, #7
 800339e:	d00b      	beq.n	80033b8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	334d      	adds	r3, #77	@ 0x4d
 80033b0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033b2:	2b09      	cmp	r3, #9
 80033b4:	f040 80a6 	bne.w	8003504 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033b8:	78fa      	ldrb	r2, [r7, #3]
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	1a9b      	subs	r3, r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	334d      	adds	r3, #77	@ 0x4d
 80033c8:	2202      	movs	r2, #2
 80033ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80033cc:	78fa      	ldrb	r2, [r7, #3]
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	4613      	mov	r3, r2
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	3344      	adds	r3, #68	@ 0x44
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	1c59      	adds	r1, r3, #1
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4403      	add	r3, r0
 80033ec:	3344      	adds	r3, #68	@ 0x44
 80033ee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	3344      	adds	r3, #68	@ 0x44
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d943      	bls.n	800348e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003406:	78fa      	ldrb	r2, [r7, #3]
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	3344      	adds	r3, #68	@ 0x44
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800341a:	78fa      	ldrb	r2, [r7, #3]
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	1a9b      	subs	r3, r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	331a      	adds	r3, #26
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d123      	bne.n	8003478 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003430:	78fa      	ldrb	r2, [r7, #3]
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	1a9b      	subs	r3, r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	331b      	adds	r3, #27
 8003440:	2200      	movs	r2, #0
 8003442:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003444:	78fa      	ldrb	r2, [r7, #3]
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	011b      	lsls	r3, r3, #4
 800344c:	1a9b      	subs	r3, r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	331c      	adds	r3, #28
 8003454:	2200      	movs	r2, #0
 8003456:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003458:	78fb      	ldrb	r3, [r7, #3]
 800345a:	015a      	lsls	r2, r3, #5
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4413      	add	r3, r2
 8003460:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	78fa      	ldrb	r2, [r7, #3]
 8003468:	0151      	lsls	r1, r2, #5
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	440a      	add	r2, r1
 800346e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003476:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	334c      	adds	r3, #76	@ 0x4c
 8003488:	2204      	movs	r2, #4
 800348a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800348c:	e229      	b.n	80038e2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	334c      	adds	r3, #76	@ 0x4c
 800349e:	2202      	movs	r2, #2
 80034a0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	1a9b      	subs	r3, r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	3326      	adds	r3, #38	@ 0x26
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00b      	beq.n	80034d0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034b8:	78fa      	ldrb	r2, [r7, #3]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	3326      	adds	r3, #38	@ 0x26
 80034c8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	f040 8209 	bne.w	80038e2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034e6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034ee:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80034f0:	78fb      	ldrb	r3, [r7, #3]
 80034f2:	015a      	lsls	r2, r3, #5
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4413      	add	r3, r2
 80034f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034fc:	461a      	mov	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003502:	e1ee      	b.n	80038e2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	334d      	adds	r3, #77	@ 0x4d
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b05      	cmp	r3, #5
 8003518:	f040 80c8 	bne.w	80036ac <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800351c:	78fa      	ldrb	r2, [r7, #3]
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	440b      	add	r3, r1
 800352a:	334d      	adds	r3, #77	@ 0x4d
 800352c:	2202      	movs	r2, #2
 800352e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	331b      	adds	r3, #27
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	2b01      	cmp	r3, #1
 8003544:	f040 81ce 	bne.w	80038e4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003548:	78fa      	ldrb	r2, [r7, #3]
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	3326      	adds	r3, #38	@ 0x26
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b03      	cmp	r3, #3
 800355c:	d16b      	bne.n	8003636 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800355e:	78fa      	ldrb	r2, [r7, #3]
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	3348      	adds	r3, #72	@ 0x48
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	1c59      	adds	r1, r3, #1
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	4613      	mov	r3, r2
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	1a9b      	subs	r3, r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4403      	add	r3, r0
 800357e:	3348      	adds	r3, #72	@ 0x48
 8003580:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	3348      	adds	r3, #72	@ 0x48
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b02      	cmp	r3, #2
 8003596:	d943      	bls.n	8003620 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003598:	78fa      	ldrb	r2, [r7, #3]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	3348      	adds	r3, #72	@ 0x48
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	331b      	adds	r3, #27
 80035bc:	2200      	movs	r2, #0
 80035be:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80035c0:	78fa      	ldrb	r2, [r7, #3]
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	3344      	adds	r3, #68	@ 0x44
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d809      	bhi.n	80035ea <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80035d6:	78fa      	ldrb	r2, [r7, #3]
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	4613      	mov	r3, r2
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	1a9b      	subs	r3, r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	440b      	add	r3, r1
 80035e4:	331c      	adds	r3, #28
 80035e6:	2201      	movs	r2, #1
 80035e8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80035ea:	78fb      	ldrb	r3, [r7, #3]
 80035ec:	015a      	lsls	r2, r3, #5
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4413      	add	r3, r2
 80035f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	0151      	lsls	r1, r2, #5
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	440a      	add	r2, r1
 8003600:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003608:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800360a:	78fa      	ldrb	r2, [r7, #3]
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	4613      	mov	r3, r2
 8003610:	011b      	lsls	r3, r3, #4
 8003612:	1a9b      	subs	r3, r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	440b      	add	r3, r1
 8003618:	334c      	adds	r3, #76	@ 0x4c
 800361a:	2204      	movs	r2, #4
 800361c:	701a      	strb	r2, [r3, #0]
 800361e:	e014      	b.n	800364a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003620:	78fa      	ldrb	r2, [r7, #3]
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	1a9b      	subs	r3, r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	440b      	add	r3, r1
 800362e:	334c      	adds	r3, #76	@ 0x4c
 8003630:	2202      	movs	r2, #2
 8003632:	701a      	strb	r2, [r3, #0]
 8003634:	e009      	b.n	800364a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003636:	78fa      	ldrb	r2, [r7, #3]
 8003638:	6879      	ldr	r1, [r7, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	1a9b      	subs	r3, r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	334c      	adds	r3, #76	@ 0x4c
 8003646:	2202      	movs	r2, #2
 8003648:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800364a:	78fa      	ldrb	r2, [r7, #3]
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	1a9b      	subs	r3, r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	3326      	adds	r3, #38	@ 0x26
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00b      	beq.n	8003678 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003660:	78fa      	ldrb	r2, [r7, #3]
 8003662:	6879      	ldr	r1, [r7, #4]
 8003664:	4613      	mov	r3, r2
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	1a9b      	subs	r3, r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	440b      	add	r3, r1
 800366e:	3326      	adds	r3, #38	@ 0x26
 8003670:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003672:	2b02      	cmp	r3, #2
 8003674:	f040 8136 	bne.w	80038e4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	015a      	lsls	r2, r3, #5
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	4413      	add	r3, r2
 8003680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800368e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003696:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	015a      	lsls	r2, r3, #5
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	4413      	add	r3, r2
 80036a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a4:	461a      	mov	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	e11b      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80036ac:	78fa      	ldrb	r2, [r7, #3]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	334d      	adds	r3, #77	@ 0x4d
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b03      	cmp	r3, #3
 80036c0:	f040 8081 	bne.w	80037c6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036c4:	78fa      	ldrb	r2, [r7, #3]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	334d      	adds	r3, #77	@ 0x4d
 80036d4:	2202      	movs	r2, #2
 80036d6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	1a9b      	subs	r3, r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	331b      	adds	r3, #27
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	f040 80fa 	bne.w	80038e4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036f0:	78fa      	ldrb	r2, [r7, #3]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	334c      	adds	r3, #76	@ 0x4c
 8003700:	2202      	movs	r2, #2
 8003702:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003704:	78fb      	ldrb	r3, [r7, #3]
 8003706:	015a      	lsls	r2, r3, #5
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4413      	add	r3, r2
 800370c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	78fa      	ldrb	r2, [r7, #3]
 8003714:	0151      	lsls	r1, r2, #5
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	440a      	add	r2, r1
 800371a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800371e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003722:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003724:	78fb      	ldrb	r3, [r7, #3]
 8003726:	015a      	lsls	r2, r3, #5
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	4413      	add	r3, r2
 800372c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	78fa      	ldrb	r2, [r7, #3]
 8003734:	0151      	lsls	r1, r2, #5
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	440a      	add	r2, r1
 800373a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800373e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003742:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003744:	78fb      	ldrb	r3, [r7, #3]
 8003746:	015a      	lsls	r2, r3, #5
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	4413      	add	r3, r2
 800374c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	78fa      	ldrb	r2, [r7, #3]
 8003754:	0151      	lsls	r1, r2, #5
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	440a      	add	r2, r1
 800375a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800375e:	f023 0320 	bic.w	r3, r3, #32
 8003762:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003764:	78fa      	ldrb	r2, [r7, #3]
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	1a9b      	subs	r3, r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	3326      	adds	r3, #38	@ 0x26
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00b      	beq.n	8003792 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800377a:	78fa      	ldrb	r2, [r7, #3]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	1a9b      	subs	r3, r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	3326      	adds	r3, #38	@ 0x26
 800378a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800378c:	2b02      	cmp	r3, #2
 800378e:	f040 80a9 	bne.w	80038e4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003792:	78fb      	ldrb	r3, [r7, #3]
 8003794:	015a      	lsls	r2, r3, #5
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	4413      	add	r3, r2
 800379a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037a8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037b0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80037b2:	78fb      	ldrb	r3, [r7, #3]
 80037b4:	015a      	lsls	r2, r3, #5
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	4413      	add	r3, r2
 80037ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037be:	461a      	mov	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6013      	str	r3, [r2, #0]
 80037c4:	e08e      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80037c6:	78fa      	ldrb	r2, [r7, #3]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	334d      	adds	r3, #77	@ 0x4d
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d143      	bne.n	8003864 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037dc:	78fa      	ldrb	r2, [r7, #3]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	011b      	lsls	r3, r3, #4
 80037e4:	1a9b      	subs	r3, r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	334d      	adds	r3, #77	@ 0x4d
 80037ec:	2202      	movs	r2, #2
 80037ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037f0:	78fa      	ldrb	r2, [r7, #3]
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	4613      	mov	r3, r2
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	1a9b      	subs	r3, r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	334c      	adds	r3, #76	@ 0x4c
 8003800:	2202      	movs	r2, #2
 8003802:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003804:	78fa      	ldrb	r2, [r7, #3]
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	4613      	mov	r3, r2
 800380a:	011b      	lsls	r3, r3, #4
 800380c:	1a9b      	subs	r3, r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	440b      	add	r3, r1
 8003812:	3326      	adds	r3, #38	@ 0x26
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800381a:	78fa      	ldrb	r2, [r7, #3]
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	440b      	add	r3, r1
 8003828:	3326      	adds	r3, #38	@ 0x26
 800382a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800382c:	2b02      	cmp	r3, #2
 800382e:	d159      	bne.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003830:	78fb      	ldrb	r3, [r7, #3]
 8003832:	015a      	lsls	r2, r3, #5
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	4413      	add	r3, r2
 8003838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003846:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800384e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003850:	78fb      	ldrb	r3, [r7, #3]
 8003852:	015a      	lsls	r2, r3, #5
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	4413      	add	r3, r2
 8003858:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800385c:	461a      	mov	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6013      	str	r3, [r2, #0]
 8003862:	e03f      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003864:	78fa      	ldrb	r2, [r7, #3]
 8003866:	6879      	ldr	r1, [r7, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	1a9b      	subs	r3, r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	440b      	add	r3, r1
 8003872:	334d      	adds	r3, #77	@ 0x4d
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b08      	cmp	r3, #8
 8003878:	d126      	bne.n	80038c8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800387a:	78fa      	ldrb	r2, [r7, #3]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	1a9b      	subs	r3, r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	440b      	add	r3, r1
 8003888:	334d      	adds	r3, #77	@ 0x4d
 800388a:	2202      	movs	r2, #2
 800388c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	3344      	adds	r3, #68	@ 0x44
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	1c59      	adds	r1, r3, #1
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	1a9b      	subs	r3, r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4403      	add	r3, r0
 80038ae:	3344      	adds	r3, #68	@ 0x44
 80038b0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	334c      	adds	r3, #76	@ 0x4c
 80038c2:	2204      	movs	r2, #4
 80038c4:	701a      	strb	r2, [r3, #0]
 80038c6:	e00d      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80038c8:	78fa      	ldrb	r2, [r7, #3]
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	334d      	adds	r3, #77	@ 0x4d
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	f000 8100 	beq.w	8003ae0 <HCD_HC_IN_IRQHandler+0xcca>
 80038e0:	e000      	b.n	80038e4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80038e2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038e4:	78fa      	ldrb	r2, [r7, #3]
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	4613      	mov	r3, r2
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	1a9b      	subs	r3, r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	440b      	add	r3, r1
 80038f2:	334c      	adds	r3, #76	@ 0x4c
 80038f4:	781a      	ldrb	r2, [r3, #0]
 80038f6:	78fb      	ldrb	r3, [r7, #3]
 80038f8:	4619      	mov	r1, r3
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f006 fe42 	bl	800a584 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003900:	e0ef      	b.n	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	78fa      	ldrb	r2, [r7, #3]
 8003908:	4611      	mov	r1, r2
 800390a:	4618      	mov	r0, r3
 800390c:	f003 fd3d 	bl	800738a <USB_ReadChInterrupts>
 8003910:	4603      	mov	r3, r0
 8003912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003916:	2b40      	cmp	r3, #64	@ 0x40
 8003918:	d12f      	bne.n	800397a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800391a:	78fb      	ldrb	r3, [r7, #3]
 800391c:	015a      	lsls	r2, r3, #5
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	4413      	add	r3, r2
 8003922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003926:	461a      	mov	r2, r3
 8003928:	2340      	movs	r3, #64	@ 0x40
 800392a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800392c:	78fa      	ldrb	r2, [r7, #3]
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	1a9b      	subs	r3, r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	334d      	adds	r3, #77	@ 0x4d
 800393c:	2205      	movs	r2, #5
 800393e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003940:	78fa      	ldrb	r2, [r7, #3]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	1a9b      	subs	r3, r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	331a      	adds	r3, #26
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	3344      	adds	r3, #68	@ 0x44
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	4611      	mov	r1, r2
 8003972:	4618      	mov	r0, r3
 8003974:	f004 faad 	bl	8007ed2 <USB_HC_Halt>
 8003978:	e0b3      	b.n	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	78fa      	ldrb	r2, [r7, #3]
 8003980:	4611      	mov	r1, r2
 8003982:	4618      	mov	r0, r3
 8003984:	f003 fd01 	bl	800738a <USB_ReadChInterrupts>
 8003988:	4603      	mov	r3, r0
 800398a:	f003 0310 	and.w	r3, r3, #16
 800398e:	2b10      	cmp	r3, #16
 8003990:	f040 80a7 	bne.w	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003994:	78fa      	ldrb	r2, [r7, #3]
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	1a9b      	subs	r3, r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	440b      	add	r3, r1
 80039a2:	3326      	adds	r3, #38	@ 0x26
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	2b03      	cmp	r3, #3
 80039a8:	d11b      	bne.n	80039e2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80039aa:	78fa      	ldrb	r2, [r7, #3]
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	4613      	mov	r3, r2
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	1a9b      	subs	r3, r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	3344      	adds	r3, #68	@ 0x44
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80039be:	78fa      	ldrb	r2, [r7, #3]
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	4613      	mov	r3, r2
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	1a9b      	subs	r3, r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	334d      	adds	r3, #77	@ 0x4d
 80039ce:	2204      	movs	r2, #4
 80039d0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	78fa      	ldrb	r2, [r7, #3]
 80039d8:	4611      	mov	r1, r2
 80039da:	4618      	mov	r0, r3
 80039dc:	f004 fa79 	bl	8007ed2 <USB_HC_Halt>
 80039e0:	e03f      	b.n	8003a62 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	1a9b      	subs	r3, r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	3326      	adds	r3, #38	@ 0x26
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039f8:	78fa      	ldrb	r2, [r7, #3]
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	4613      	mov	r3, r2
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	1a9b      	subs	r3, r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	440b      	add	r3, r1
 8003a06:	3326      	adds	r3, #38	@ 0x26
 8003a08:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d129      	bne.n	8003a62 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	1a9b      	subs	r3, r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	3344      	adds	r3, #68	@ 0x44
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	799b      	ldrb	r3, [r3, #6]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <HCD_HC_IN_IRQHandler+0xc2a>
 8003a2a:	78fa      	ldrb	r2, [r7, #3]
 8003a2c:	6879      	ldr	r1, [r7, #4]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	1a9b      	subs	r3, r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	440b      	add	r3, r1
 8003a38:	331b      	adds	r3, #27
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d110      	bne.n	8003a62 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	334d      	adds	r3, #77	@ 0x4d
 8003a50:	2204      	movs	r2, #4
 8003a52:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	4611      	mov	r1, r2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f004 fa38 	bl	8007ed2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003a62:	78fa      	ldrb	r2, [r7, #3]
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	440b      	add	r3, r1
 8003a70:	331b      	adds	r3, #27
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d129      	bne.n	8003acc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a78:	78fa      	ldrb	r2, [r7, #3]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	011b      	lsls	r3, r3, #4
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	331b      	adds	r3, #27
 8003a88:	2200      	movs	r2, #0
 8003a8a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a8c:	78fb      	ldrb	r3, [r7, #3]
 8003a8e:	015a      	lsls	r2, r3, #5
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	0151      	lsls	r1, r2, #5
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	440a      	add	r2, r1
 8003aa2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aaa:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003aac:	78fb      	ldrb	r3, [r7, #3]
 8003aae:	015a      	lsls	r2, r3, #5
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	78fa      	ldrb	r2, [r7, #3]
 8003abc:	0151      	lsls	r1, r2, #5
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	440a      	add	r2, r1
 8003ac2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ac6:	f043 0320 	orr.w	r3, r3, #32
 8003aca:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003acc:	78fb      	ldrb	r3, [r7, #3]
 8003ace:	015a      	lsls	r2, r3, #5
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ad8:	461a      	mov	r2, r3
 8003ada:	2310      	movs	r3, #16
 8003adc:	6093      	str	r3, [r2, #8]
 8003ade:	e000      	b.n	8003ae2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003ae0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003ae2:	3718      	adds	r7, #24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	78fa      	ldrb	r2, [r7, #3]
 8003b04:	4611      	mov	r1, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f003 fc3f 	bl	800738a <USB_ReadChInterrupts>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d11b      	bne.n	8003b4e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003b16:	78fb      	ldrb	r3, [r7, #3]
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b22:	461a      	mov	r2, r3
 8003b24:	2304      	movs	r3, #4
 8003b26:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b28:	78fa      	ldrb	r2, [r7, #3]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	440b      	add	r3, r1
 8003b36:	334d      	adds	r3, #77	@ 0x4d
 8003b38:	2207      	movs	r2, #7
 8003b3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	78fa      	ldrb	r2, [r7, #3]
 8003b42:	4611      	mov	r1, r2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f004 f9c4 	bl	8007ed2 <USB_HC_Halt>
 8003b4a:	f000 bc89 	b.w	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	78fa      	ldrb	r2, [r7, #3]
 8003b54:	4611      	mov	r1, r2
 8003b56:	4618      	mov	r0, r3
 8003b58:	f003 fc17 	bl	800738a <USB_ReadChInterrupts>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	f003 0320 	and.w	r3, r3, #32
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	f040 8082 	bne.w	8003c6c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003b68:	78fb      	ldrb	r3, [r7, #3]
 8003b6a:	015a      	lsls	r2, r3, #5
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	4413      	add	r3, r2
 8003b70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b74:	461a      	mov	r2, r3
 8003b76:	2320      	movs	r3, #32
 8003b78:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	1a9b      	subs	r3, r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	440b      	add	r3, r1
 8003b88:	3319      	adds	r3, #25
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d124      	bne.n	8003bda <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	1a9b      	subs	r3, r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	3319      	adds	r3, #25
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	1a9b      	subs	r3, r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	334c      	adds	r3, #76	@ 0x4c
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	334d      	adds	r3, #77	@ 0x4d
 8003bc8:	2203      	movs	r2, #3
 8003bca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f004 f97c 	bl	8007ed2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003bda:	78fa      	ldrb	r2, [r7, #3]
 8003bdc:	6879      	ldr	r1, [r7, #4]
 8003bde:	4613      	mov	r3, r2
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	1a9b      	subs	r3, r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	440b      	add	r3, r1
 8003be8:	331a      	adds	r3, #26
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	f040 8437 	bne.w	8004460 <HCD_HC_OUT_IRQHandler+0x978>
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	331b      	adds	r3, #27
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f040 842b 	bne.w	8004460 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	011b      	lsls	r3, r3, #4
 8003c12:	1a9b      	subs	r3, r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	3326      	adds	r3, #38	@ 0x26
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d009      	beq.n	8003c34 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003c20:	78fa      	ldrb	r2, [r7, #3]
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	4613      	mov	r3, r2
 8003c26:	011b      	lsls	r3, r3, #4
 8003c28:	1a9b      	subs	r3, r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	331b      	adds	r3, #27
 8003c30:	2201      	movs	r2, #1
 8003c32:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003c34:	78fa      	ldrb	r2, [r7, #3]
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	1a9b      	subs	r3, r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	440b      	add	r3, r1
 8003c42:	334d      	adds	r3, #77	@ 0x4d
 8003c44:	2203      	movs	r2, #3
 8003c46:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f004 f93e 	bl	8007ed2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c56:	78fa      	ldrb	r2, [r7, #3]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	1a9b      	subs	r3, r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	440b      	add	r3, r1
 8003c64:	3344      	adds	r3, #68	@ 0x44
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	e3f9      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	78fa      	ldrb	r2, [r7, #3]
 8003c72:	4611      	mov	r1, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f003 fb88 	bl	800738a <USB_ReadChInterrupts>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c84:	d111      	bne.n	8003caa <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003c86:	78fb      	ldrb	r3, [r7, #3]
 8003c88:	015a      	lsls	r2, r3, #5
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c92:	461a      	mov	r2, r3
 8003c94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c98:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f004 f915 	bl	8007ed2 <USB_HC_Halt>
 8003ca8:	e3da      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	4611      	mov	r1, r2
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f003 fb69 	bl	800738a <USB_ReadChInterrupts>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d168      	bne.n	8003d94 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003cc2:	78fa      	ldrb	r2, [r7, #3]
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	440b      	add	r3, r1
 8003cd0:	3344      	adds	r3, #68	@ 0x44
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	78fa      	ldrb	r2, [r7, #3]
 8003cdc:	4611      	mov	r1, r2
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f003 fb53 	bl	800738a <USB_ReadChInterrupts>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cea:	2b40      	cmp	r3, #64	@ 0x40
 8003cec:	d112      	bne.n	8003d14 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	3319      	adds	r3, #25
 8003cfe:	2201      	movs	r2, #1
 8003d00:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003d02:	78fb      	ldrb	r3, [r7, #3]
 8003d04:	015a      	lsls	r2, r3, #5
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	4413      	add	r3, r2
 8003d0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d0e:	461a      	mov	r2, r3
 8003d10:	2340      	movs	r3, #64	@ 0x40
 8003d12:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003d14:	78fa      	ldrb	r2, [r7, #3]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	1a9b      	subs	r3, r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	331b      	adds	r3, #27
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d019      	beq.n	8003d5e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003d2a:	78fa      	ldrb	r2, [r7, #3]
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	011b      	lsls	r3, r3, #4
 8003d32:	1a9b      	subs	r3, r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	440b      	add	r3, r1
 8003d38:	331b      	adds	r3, #27
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	015a      	lsls	r2, r3, #5
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	4413      	add	r3, r2
 8003d46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	0151      	lsls	r1, r2, #5
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	440a      	add	r2, r1
 8003d54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d5c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003d5e:	78fb      	ldrb	r3, [r7, #3]
 8003d60:	015a      	lsls	r2, r3, #5
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	4413      	add	r3, r2
 8003d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	334d      	adds	r3, #77	@ 0x4d
 8003d80:	2201      	movs	r2, #1
 8003d82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f004 f8a0 	bl	8007ed2 <USB_HC_Halt>
 8003d92:	e365      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	78fa      	ldrb	r2, [r7, #3]
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f003 faf4 	bl	800738a <USB_ReadChInterrupts>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da8:	2b40      	cmp	r3, #64	@ 0x40
 8003daa:	d139      	bne.n	8003e20 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003dac:	78fa      	ldrb	r2, [r7, #3]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4613      	mov	r3, r2
 8003db2:	011b      	lsls	r3, r3, #4
 8003db4:	1a9b      	subs	r3, r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	334d      	adds	r3, #77	@ 0x4d
 8003dbc:	2205      	movs	r2, #5
 8003dbe:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003dc0:	78fa      	ldrb	r2, [r7, #3]
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	1a9b      	subs	r3, r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	331a      	adds	r3, #26
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003dd6:	78fa      	ldrb	r2, [r7, #3]
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	011b      	lsls	r3, r3, #4
 8003dde:	1a9b      	subs	r3, r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	440b      	add	r3, r1
 8003de4:	3319      	adds	r3, #25
 8003de6:	2201      	movs	r2, #1
 8003de8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003dea:	78fa      	ldrb	r2, [r7, #3]
 8003dec:	6879      	ldr	r1, [r7, #4]
 8003dee:	4613      	mov	r3, r2
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	1a9b      	subs	r3, r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	440b      	add	r3, r1
 8003df8:	3344      	adds	r3, #68	@ 0x44
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	78fa      	ldrb	r2, [r7, #3]
 8003e04:	4611      	mov	r1, r2
 8003e06:	4618      	mov	r0, r3
 8003e08:	f004 f863 	bl	8007ed2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003e0c:	78fb      	ldrb	r3, [r7, #3]
 8003e0e:	015a      	lsls	r2, r3, #5
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	4413      	add	r3, r2
 8003e14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e18:	461a      	mov	r2, r3
 8003e1a:	2340      	movs	r3, #64	@ 0x40
 8003e1c:	6093      	str	r3, [r2, #8]
 8003e1e:	e31f      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	78fa      	ldrb	r2, [r7, #3]
 8003e26:	4611      	mov	r1, r2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f003 faae 	bl	800738a <USB_ReadChInterrupts>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d11a      	bne.n	8003e6e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	015a      	lsls	r2, r3, #5
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4413      	add	r3, r2
 8003e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e44:	461a      	mov	r2, r3
 8003e46:	2308      	movs	r3, #8
 8003e48:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003e4a:	78fa      	ldrb	r2, [r7, #3]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	334d      	adds	r3, #77	@ 0x4d
 8003e5a:	2206      	movs	r2, #6
 8003e5c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	78fa      	ldrb	r2, [r7, #3]
 8003e64:	4611      	mov	r1, r2
 8003e66:	4618      	mov	r0, r3
 8003e68:	f004 f833 	bl	8007ed2 <USB_HC_Halt>
 8003e6c:	e2f8      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	78fa      	ldrb	r2, [r7, #3]
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f003 fa87 	bl	800738a <USB_ReadChInterrupts>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f003 0310 	and.w	r3, r3, #16
 8003e82:	2b10      	cmp	r3, #16
 8003e84:	d144      	bne.n	8003f10 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	3344      	adds	r3, #68	@ 0x44
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	334d      	adds	r3, #77	@ 0x4d
 8003eaa:	2204      	movs	r2, #4
 8003eac:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	3319      	adds	r3, #25
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d114      	bne.n	8003eee <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003ec4:	78fa      	ldrb	r2, [r7, #3]
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	1a9b      	subs	r3, r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	3318      	adds	r3, #24
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003eda:	78fa      	ldrb	r2, [r7, #3]
 8003edc:	6879      	ldr	r1, [r7, #4]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	011b      	lsls	r3, r3, #4
 8003ee2:	1a9b      	subs	r3, r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	440b      	add	r3, r1
 8003ee8:	3319      	adds	r3, #25
 8003eea:	2201      	movs	r2, #1
 8003eec:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	78fa      	ldrb	r2, [r7, #3]
 8003ef4:	4611      	mov	r1, r2
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f003 ffeb 	bl	8007ed2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	015a      	lsls	r2, r3, #5
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4413      	add	r3, r2
 8003f04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f08:	461a      	mov	r2, r3
 8003f0a:	2310      	movs	r3, #16
 8003f0c:	6093      	str	r3, [r2, #8]
 8003f0e:	e2a7      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	4611      	mov	r1, r2
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f003 fa36 	bl	800738a <USB_ReadChInterrupts>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f24:	2b80      	cmp	r3, #128	@ 0x80
 8003f26:	f040 8083 	bne.w	8004030 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	799b      	ldrb	r3, [r3, #6]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d111      	bne.n	8003f56 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003f32:	78fa      	ldrb	r2, [r7, #3]
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	334d      	adds	r3, #77	@ 0x4d
 8003f42:	2207      	movs	r2, #7
 8003f44:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	78fa      	ldrb	r2, [r7, #3]
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f003 ffbf 	bl	8007ed2 <USB_HC_Halt>
 8003f54:	e062      	b.n	800401c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003f56:	78fa      	ldrb	r2, [r7, #3]
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	1a9b      	subs	r3, r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	440b      	add	r3, r1
 8003f64:	3344      	adds	r3, #68	@ 0x44
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	1c59      	adds	r1, r3, #1
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4403      	add	r3, r0
 8003f76:	3344      	adds	r3, #68	@ 0x44
 8003f78:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	3344      	adds	r3, #68	@ 0x44
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d922      	bls.n	8003fd6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	3344      	adds	r3, #68	@ 0x44
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	334c      	adds	r3, #76	@ 0x4c
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003fb8:	78fa      	ldrb	r2, [r7, #3]
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	334c      	adds	r3, #76	@ 0x4c
 8003fc8:	781a      	ldrb	r2, [r3, #0]
 8003fca:	78fb      	ldrb	r3, [r7, #3]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f006 fad8 	bl	800a584 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003fd4:	e022      	b.n	800401c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	1a9b      	subs	r3, r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	334c      	adds	r3, #76	@ 0x4c
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fea:	78fb      	ldrb	r3, [r7, #3]
 8003fec:	015a      	lsls	r2, r3, #5
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004000:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004008:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	015a      	lsls	r2, r3, #5
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	4413      	add	r3, r2
 8004012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004016:	461a      	mov	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800401c:	78fb      	ldrb	r3, [r7, #3]
 800401e:	015a      	lsls	r2, r3, #5
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	4413      	add	r3, r2
 8004024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004028:	461a      	mov	r2, r3
 800402a:	2380      	movs	r3, #128	@ 0x80
 800402c:	6093      	str	r3, [r2, #8]
 800402e:	e217      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	78fa      	ldrb	r2, [r7, #3]
 8004036:	4611      	mov	r1, r2
 8004038:	4618      	mov	r0, r3
 800403a:	f003 f9a6 	bl	800738a <USB_ReadChInterrupts>
 800403e:	4603      	mov	r3, r0
 8004040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004048:	d11b      	bne.n	8004082 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	334d      	adds	r3, #77	@ 0x4d
 800405a:	2209      	movs	r2, #9
 800405c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	78fa      	ldrb	r2, [r7, #3]
 8004064:	4611      	mov	r1, r2
 8004066:	4618      	mov	r0, r3
 8004068:	f003 ff33 	bl	8007ed2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800406c:	78fb      	ldrb	r3, [r7, #3]
 800406e:	015a      	lsls	r2, r3, #5
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	4413      	add	r3, r2
 8004074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004078:	461a      	mov	r2, r3
 800407a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800407e:	6093      	str	r3, [r2, #8]
 8004080:	e1ee      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f003 f97d 	bl	800738a <USB_ReadChInterrupts>
 8004090:	4603      	mov	r3, r0
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b02      	cmp	r3, #2
 8004098:	f040 81df 	bne.w	800445a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800409c:	78fb      	ldrb	r3, [r7, #3]
 800409e:	015a      	lsls	r2, r3, #5
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a8:	461a      	mov	r2, r3
 80040aa:	2302      	movs	r3, #2
 80040ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	334d      	adds	r3, #77	@ 0x4d
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	f040 8093 	bne.w	80041ec <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040c6:	78fa      	ldrb	r2, [r7, #3]
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	4613      	mov	r3, r2
 80040cc:	011b      	lsls	r3, r3, #4
 80040ce:	1a9b      	subs	r3, r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	440b      	add	r3, r1
 80040d4:	334d      	adds	r3, #77	@ 0x4d
 80040d6:	2202      	movs	r2, #2
 80040d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80040da:	78fa      	ldrb	r2, [r7, #3]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	334c      	adds	r3, #76	@ 0x4c
 80040ea:	2201      	movs	r2, #1
 80040ec:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80040ee:	78fa      	ldrb	r2, [r7, #3]
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	4613      	mov	r3, r2
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	1a9b      	subs	r3, r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	3326      	adds	r3, #38	@ 0x26
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	2b02      	cmp	r3, #2
 8004102:	d00b      	beq.n	800411c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004104:	78fa      	ldrb	r2, [r7, #3]
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	011b      	lsls	r3, r3, #4
 800410c:	1a9b      	subs	r3, r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	3326      	adds	r3, #38	@ 0x26
 8004114:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004116:	2b03      	cmp	r3, #3
 8004118:	f040 8190 	bne.w	800443c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	799b      	ldrb	r3, [r3, #6]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d115      	bne.n	8004150 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	333d      	adds	r3, #61	@ 0x3d
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	78fa      	ldrb	r2, [r7, #3]
 8004138:	f083 0301 	eor.w	r3, r3, #1
 800413c:	b2d8      	uxtb	r0, r3
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	4613      	mov	r3, r2
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	1a9b      	subs	r3, r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	333d      	adds	r3, #61	@ 0x3d
 800414c:	4602      	mov	r2, r0
 800414e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	799b      	ldrb	r3, [r3, #6]
 8004154:	2b01      	cmp	r3, #1
 8004156:	f040 8171 	bne.w	800443c <HCD_HC_OUT_IRQHandler+0x954>
 800415a:	78fa      	ldrb	r2, [r7, #3]
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	4613      	mov	r3, r2
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	440b      	add	r3, r1
 8004168:	3334      	adds	r3, #52	@ 0x34
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 8165 	beq.w	800443c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004172:	78fa      	ldrb	r2, [r7, #3]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	4613      	mov	r3, r2
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	1a9b      	subs	r3, r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	440b      	add	r3, r1
 8004180:	3334      	adds	r3, #52	@ 0x34
 8004182:	6819      	ldr	r1, [r3, #0]
 8004184:	78fa      	ldrb	r2, [r7, #3]
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	4613      	mov	r3, r2
 800418a:	011b      	lsls	r3, r3, #4
 800418c:	1a9b      	subs	r3, r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4403      	add	r3, r0
 8004192:	3328      	adds	r3, #40	@ 0x28
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	440b      	add	r3, r1
 8004198:	1e59      	subs	r1, r3, #1
 800419a:	78fa      	ldrb	r2, [r7, #3]
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	4613      	mov	r3, r2
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	1a9b      	subs	r3, r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	4403      	add	r3, r0
 80041a8:	3328      	adds	r3, #40	@ 0x28
 80041aa:	881b      	ldrh	r3, [r3, #0]
 80041ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80041b0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 813f 	beq.w	800443c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	333d      	adds	r3, #61	@ 0x3d
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	78fa      	ldrb	r2, [r7, #3]
 80041d2:	f083 0301 	eor.w	r3, r3, #1
 80041d6:	b2d8      	uxtb	r0, r3
 80041d8:	6879      	ldr	r1, [r7, #4]
 80041da:	4613      	mov	r3, r2
 80041dc:	011b      	lsls	r3, r3, #4
 80041de:	1a9b      	subs	r3, r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	333d      	adds	r3, #61	@ 0x3d
 80041e6:	4602      	mov	r2, r0
 80041e8:	701a      	strb	r2, [r3, #0]
 80041ea:	e127      	b.n	800443c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80041ec:	78fa      	ldrb	r2, [r7, #3]
 80041ee:	6879      	ldr	r1, [r7, #4]
 80041f0:	4613      	mov	r3, r2
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	1a9b      	subs	r3, r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	440b      	add	r3, r1
 80041fa:	334d      	adds	r3, #77	@ 0x4d
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b03      	cmp	r3, #3
 8004200:	d120      	bne.n	8004244 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004202:	78fa      	ldrb	r2, [r7, #3]
 8004204:	6879      	ldr	r1, [r7, #4]
 8004206:	4613      	mov	r3, r2
 8004208:	011b      	lsls	r3, r3, #4
 800420a:	1a9b      	subs	r3, r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	440b      	add	r3, r1
 8004210:	334d      	adds	r3, #77	@ 0x4d
 8004212:	2202      	movs	r2, #2
 8004214:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004216:	78fa      	ldrb	r2, [r7, #3]
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	4613      	mov	r3, r2
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	1a9b      	subs	r3, r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	440b      	add	r3, r1
 8004224:	331b      	adds	r3, #27
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	2b01      	cmp	r3, #1
 800422a:	f040 8107 	bne.w	800443c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800422e:	78fa      	ldrb	r2, [r7, #3]
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	4613      	mov	r3, r2
 8004234:	011b      	lsls	r3, r3, #4
 8004236:	1a9b      	subs	r3, r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	440b      	add	r3, r1
 800423c:	334c      	adds	r3, #76	@ 0x4c
 800423e:	2202      	movs	r2, #2
 8004240:	701a      	strb	r2, [r3, #0]
 8004242:	e0fb      	b.n	800443c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004244:	78fa      	ldrb	r2, [r7, #3]
 8004246:	6879      	ldr	r1, [r7, #4]
 8004248:	4613      	mov	r3, r2
 800424a:	011b      	lsls	r3, r3, #4
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	440b      	add	r3, r1
 8004252:	334d      	adds	r3, #77	@ 0x4d
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	2b04      	cmp	r3, #4
 8004258:	d13a      	bne.n	80042d0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800425a:	78fa      	ldrb	r2, [r7, #3]
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	4613      	mov	r3, r2
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	1a9b      	subs	r3, r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	334d      	adds	r3, #77	@ 0x4d
 800426a:	2202      	movs	r2, #2
 800426c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	4613      	mov	r3, r2
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	1a9b      	subs	r3, r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	334c      	adds	r3, #76	@ 0x4c
 800427e:	2202      	movs	r2, #2
 8004280:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004282:	78fa      	ldrb	r2, [r7, #3]
 8004284:	6879      	ldr	r1, [r7, #4]
 8004286:	4613      	mov	r3, r2
 8004288:	011b      	lsls	r3, r3, #4
 800428a:	1a9b      	subs	r3, r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	440b      	add	r3, r1
 8004290:	331b      	adds	r3, #27
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b01      	cmp	r3, #1
 8004296:	f040 80d1 	bne.w	800443c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800429a:	78fa      	ldrb	r2, [r7, #3]
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	440b      	add	r3, r1
 80042a8:	331b      	adds	r3, #27
 80042aa:	2200      	movs	r2, #0
 80042ac:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80042ae:	78fb      	ldrb	r3, [r7, #3]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	78fa      	ldrb	r2, [r7, #3]
 80042be:	0151      	lsls	r1, r2, #5
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	440a      	add	r2, r1
 80042c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042cc:	6053      	str	r3, [r2, #4]
 80042ce:	e0b5      	b.n	800443c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80042d0:	78fa      	ldrb	r2, [r7, #3]
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	440b      	add	r3, r1
 80042de:	334d      	adds	r3, #77	@ 0x4d
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	2b05      	cmp	r3, #5
 80042e4:	d114      	bne.n	8004310 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042e6:	78fa      	ldrb	r2, [r7, #3]
 80042e8:	6879      	ldr	r1, [r7, #4]
 80042ea:	4613      	mov	r3, r2
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	1a9b      	subs	r3, r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	440b      	add	r3, r1
 80042f4:	334d      	adds	r3, #77	@ 0x4d
 80042f6:	2202      	movs	r2, #2
 80042f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80042fa:	78fa      	ldrb	r2, [r7, #3]
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	4613      	mov	r3, r2
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	1a9b      	subs	r3, r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	440b      	add	r3, r1
 8004308:	334c      	adds	r3, #76	@ 0x4c
 800430a:	2202      	movs	r2, #2
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	e095      	b.n	800443c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004310:	78fa      	ldrb	r2, [r7, #3]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	334d      	adds	r3, #77	@ 0x4d
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b06      	cmp	r3, #6
 8004324:	d114      	bne.n	8004350 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004326:	78fa      	ldrb	r2, [r7, #3]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	440b      	add	r3, r1
 8004334:	334d      	adds	r3, #77	@ 0x4d
 8004336:	2202      	movs	r2, #2
 8004338:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	334c      	adds	r3, #76	@ 0x4c
 800434a:	2205      	movs	r2, #5
 800434c:	701a      	strb	r2, [r3, #0]
 800434e:	e075      	b.n	800443c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004350:	78fa      	ldrb	r2, [r7, #3]
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	4613      	mov	r3, r2
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	1a9b      	subs	r3, r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	334d      	adds	r3, #77	@ 0x4d
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	2b07      	cmp	r3, #7
 8004364:	d00a      	beq.n	800437c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004366:	78fa      	ldrb	r2, [r7, #3]
 8004368:	6879      	ldr	r1, [r7, #4]
 800436a:	4613      	mov	r3, r2
 800436c:	011b      	lsls	r3, r3, #4
 800436e:	1a9b      	subs	r3, r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	440b      	add	r3, r1
 8004374:	334d      	adds	r3, #77	@ 0x4d
 8004376:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004378:	2b09      	cmp	r3, #9
 800437a:	d170      	bne.n	800445e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	334d      	adds	r3, #77	@ 0x4d
 800438c:	2202      	movs	r2, #2
 800438e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004390:	78fa      	ldrb	r2, [r7, #3]
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	4613      	mov	r3, r2
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	1a9b      	subs	r3, r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	440b      	add	r3, r1
 800439e:	3344      	adds	r3, #68	@ 0x44
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	1c59      	adds	r1, r3, #1
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	1a9b      	subs	r3, r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4403      	add	r3, r0
 80043b0:	3344      	adds	r3, #68	@ 0x44
 80043b2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043b4:	78fa      	ldrb	r2, [r7, #3]
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	4613      	mov	r3, r2
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	3344      	adds	r3, #68	@ 0x44
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d914      	bls.n	80043f4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80043ca:	78fa      	ldrb	r2, [r7, #3]
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	4613      	mov	r3, r2
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	3344      	adds	r3, #68	@ 0x44
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80043de:	78fa      	ldrb	r2, [r7, #3]
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	4613      	mov	r3, r2
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	1a9b      	subs	r3, r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	440b      	add	r3, r1
 80043ec:	334c      	adds	r3, #76	@ 0x4c
 80043ee:	2204      	movs	r2, #4
 80043f0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043f2:	e022      	b.n	800443a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	334c      	adds	r3, #76	@ 0x4c
 8004404:	2202      	movs	r2, #2
 8004406:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004408:	78fb      	ldrb	r3, [r7, #3]
 800440a:	015a      	lsls	r2, r3, #5
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	4413      	add	r3, r2
 8004410:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800441e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004426:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004428:	78fb      	ldrb	r3, [r7, #3]
 800442a:	015a      	lsls	r2, r3, #5
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4413      	add	r3, r2
 8004430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004434:	461a      	mov	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800443a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800443c:	78fa      	ldrb	r2, [r7, #3]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	334c      	adds	r3, #76	@ 0x4c
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	78fb      	ldrb	r3, [r7, #3]
 8004450:	4619      	mov	r1, r3
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f006 f896 	bl	800a584 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004458:	e002      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800445a:	bf00      	nop
 800445c:	e000      	b.n	8004460 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800445e:	bf00      	nop
  }
}
 8004460:	3718      	adds	r7, #24
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b08a      	sub	sp, #40	@ 0x28
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004476:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	0c5b      	lsrs	r3, r3, #17
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	091b      	lsrs	r3, r3, #4
 8004496:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800449a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d004      	beq.n	80044ac <HCD_RXQLVL_IRQHandler+0x46>
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2b05      	cmp	r3, #5
 80044a6:	f000 80b6 	beq.w	8004616 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80044aa:	e0b7      	b.n	800461c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 80b3 	beq.w	800461a <HCD_RXQLVL_IRQHandler+0x1b4>
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4613      	mov	r3, r2
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	1a9b      	subs	r3, r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	332c      	adds	r3, #44	@ 0x2c
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 80a7 	beq.w	800461a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4613      	mov	r3, r2
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	3338      	adds	r3, #56	@ 0x38
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	18d1      	adds	r1, r2, r3
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4613      	mov	r3, r2
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4403      	add	r3, r0
 80044f0:	3334      	adds	r3, #52	@ 0x34
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4299      	cmp	r1, r3
 80044f6:	f200 8083 	bhi.w	8004600 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4613      	mov	r3, r2
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	1a9b      	subs	r3, r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	332c      	adds	r3, #44	@ 0x2c
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	b292      	uxth	r2, r2
 8004514:	4619      	mov	r1, r3
 8004516:	f002 fecd 	bl	80072b4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4613      	mov	r3, r2
 8004520:	011b      	lsls	r3, r3, #4
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	440b      	add	r3, r1
 8004528:	332c      	adds	r3, #44	@ 0x2c
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	18d1      	adds	r1, r2, r3
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4613      	mov	r3, r2
 8004536:	011b      	lsls	r3, r3, #4
 8004538:	1a9b      	subs	r3, r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4403      	add	r3, r0
 800453e:	332c      	adds	r3, #44	@ 0x2c
 8004540:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	4613      	mov	r3, r2
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	1a9b      	subs	r3, r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	440b      	add	r3, r1
 8004550:	3338      	adds	r3, #56	@ 0x38
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	18d1      	adds	r1, r2, r3
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	4613      	mov	r3, r2
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	1a9b      	subs	r3, r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4403      	add	r3, r0
 8004566:	3338      	adds	r3, #56	@ 0x38
 8004568:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	015a      	lsls	r2, r3, #5
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	4413      	add	r3, r2
 8004572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	0cdb      	lsrs	r3, r3, #19
 800457a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800457e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	4613      	mov	r3, r2
 8004586:	011b      	lsls	r3, r3, #4
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	3328      	adds	r3, #40	@ 0x28
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	4293      	cmp	r3, r2
 8004598:	d13f      	bne.n	800461a <HCD_RXQLVL_IRQHandler+0x1b4>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d03c      	beq.n	800461a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	015a      	lsls	r2, r3, #5
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	4413      	add	r3, r2
 80045a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045b6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045be:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	015a      	lsls	r2, r3, #5
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	4413      	add	r3, r2
 80045c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045cc:	461a      	mov	r2, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	4613      	mov	r3, r2
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	1a9b      	subs	r3, r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	333c      	adds	r3, #60	@ 0x3c
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	f083 0301 	eor.w	r3, r3, #1
 80045e8:	b2d8      	uxtb	r0, r3
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	4613      	mov	r3, r2
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	1a9b      	subs	r3, r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	440b      	add	r3, r1
 80045f8:	333c      	adds	r3, #60	@ 0x3c
 80045fa:	4602      	mov	r2, r0
 80045fc:	701a      	strb	r2, [r3, #0]
      break;
 80045fe:	e00c      	b.n	800461a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4613      	mov	r3, r2
 8004606:	011b      	lsls	r3, r3, #4
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	334c      	adds	r3, #76	@ 0x4c
 8004610:	2204      	movs	r2, #4
 8004612:	701a      	strb	r2, [r3, #0]
      break;
 8004614:	e001      	b.n	800461a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004616:	bf00      	nop
 8004618:	e000      	b.n	800461c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800461a:	bf00      	nop
  }
}
 800461c:	bf00      	nop
 800461e:	3728      	adds	r7, #40	@ 0x28
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004650:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b02      	cmp	r3, #2
 800465a:	d10b      	bne.n	8004674 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b01      	cmp	r3, #1
 8004664:	d102      	bne.n	800466c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f005 ff70 	bl	800a54c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	f043 0302 	orr.w	r3, r3, #2
 8004672:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b08      	cmp	r3, #8
 800467c:	d132      	bne.n	80046e4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	f043 0308 	orr.w	r3, r3, #8
 8004684:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b04      	cmp	r3, #4
 800468e:	d126      	bne.n	80046de <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	7a5b      	ldrb	r3, [r3, #9]
 8004694:	2b02      	cmp	r3, #2
 8004696:	d113      	bne.n	80046c0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800469e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046a2:	d106      	bne.n	80046b2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2102      	movs	r1, #2
 80046aa:	4618      	mov	r0, r3
 80046ac:	f002 ff92 	bl	80075d4 <USB_InitFSLSPClkSel>
 80046b0:	e011      	b.n	80046d6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2101      	movs	r1, #1
 80046b8:	4618      	mov	r0, r3
 80046ba:	f002 ff8b 	bl	80075d4 <USB_InitFSLSPClkSel>
 80046be:	e00a      	b.n	80046d6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	79db      	ldrb	r3, [r3, #7]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d106      	bne.n	80046d6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046ce:	461a      	mov	r2, r3
 80046d0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80046d4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f005 ff62 	bl	800a5a0 <HAL_HCD_PortEnabled_Callback>
 80046dc:	e002      	b.n	80046e4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f005 ff6c 	bl	800a5bc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b20      	cmp	r3, #32
 80046ec:	d103      	bne.n	80046f6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f043 0320 	orr.w	r3, r3, #32
 80046f4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80046fc:	461a      	mov	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	6013      	str	r3, [r2, #0]
}
 8004702:	bf00      	nop
 8004704:	3718      	adds	r7, #24
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e12b      	b.n	8004976 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d106      	bne.n	8004738 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fc fe0a 	bl	800134c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2224      	movs	r2, #36	@ 0x24
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0201 	bic.w	r2, r2, #1
 800474e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800475e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800476e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004770:	f001 fddc 	bl	800632c <HAL_RCC_GetPCLK1Freq>
 8004774:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	4a81      	ldr	r2, [pc, #516]	@ (8004980 <HAL_I2C_Init+0x274>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d807      	bhi.n	8004790 <HAL_I2C_Init+0x84>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4a80      	ldr	r2, [pc, #512]	@ (8004984 <HAL_I2C_Init+0x278>)
 8004784:	4293      	cmp	r3, r2
 8004786:	bf94      	ite	ls
 8004788:	2301      	movls	r3, #1
 800478a:	2300      	movhi	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	e006      	b.n	800479e <HAL_I2C_Init+0x92>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4a7d      	ldr	r2, [pc, #500]	@ (8004988 <HAL_I2C_Init+0x27c>)
 8004794:	4293      	cmp	r3, r2
 8004796:	bf94      	ite	ls
 8004798:	2301      	movls	r3, #1
 800479a:	2300      	movhi	r3, #0
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e0e7      	b.n	8004976 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4a78      	ldr	r2, [pc, #480]	@ (800498c <HAL_I2C_Init+0x280>)
 80047aa:	fba2 2303 	umull	r2, r3, r2, r3
 80047ae:	0c9b      	lsrs	r3, r3, #18
 80047b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	4a6a      	ldr	r2, [pc, #424]	@ (8004980 <HAL_I2C_Init+0x274>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d802      	bhi.n	80047e0 <HAL_I2C_Init+0xd4>
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	3301      	adds	r3, #1
 80047de:	e009      	b.n	80047f4 <HAL_I2C_Init+0xe8>
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80047e6:	fb02 f303 	mul.w	r3, r2, r3
 80047ea:	4a69      	ldr	r2, [pc, #420]	@ (8004990 <HAL_I2C_Init+0x284>)
 80047ec:	fba2 2303 	umull	r2, r3, r2, r3
 80047f0:	099b      	lsrs	r3, r3, #6
 80047f2:	3301      	adds	r3, #1
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004806:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	495c      	ldr	r1, [pc, #368]	@ (8004980 <HAL_I2C_Init+0x274>)
 8004810:	428b      	cmp	r3, r1
 8004812:	d819      	bhi.n	8004848 <HAL_I2C_Init+0x13c>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	1e59      	subs	r1, r3, #1
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004822:	1c59      	adds	r1, r3, #1
 8004824:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004828:	400b      	ands	r3, r1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00a      	beq.n	8004844 <HAL_I2C_Init+0x138>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1e59      	subs	r1, r3, #1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	fbb1 f3f3 	udiv	r3, r1, r3
 800483c:	3301      	adds	r3, #1
 800483e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004842:	e051      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 8004844:	2304      	movs	r3, #4
 8004846:	e04f      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d111      	bne.n	8004874 <HAL_I2C_Init+0x168>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	1e58      	subs	r0, r3, #1
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	440b      	add	r3, r1
 800485e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004862:	3301      	adds	r3, #1
 8004864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004868:	2b00      	cmp	r3, #0
 800486a:	bf0c      	ite	eq
 800486c:	2301      	moveq	r3, #1
 800486e:	2300      	movne	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	e012      	b.n	800489a <HAL_I2C_Init+0x18e>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	1e58      	subs	r0, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6859      	ldr	r1, [r3, #4]
 800487c:	460b      	mov	r3, r1
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	0099      	lsls	r1, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	fbb0 f3f3 	udiv	r3, r0, r3
 800488a:	3301      	adds	r3, #1
 800488c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004890:	2b00      	cmp	r3, #0
 8004892:	bf0c      	ite	eq
 8004894:	2301      	moveq	r3, #1
 8004896:	2300      	movne	r3, #0
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <HAL_I2C_Init+0x196>
 800489e:	2301      	movs	r3, #1
 80048a0:	e022      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10e      	bne.n	80048c8 <HAL_I2C_Init+0x1bc>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	1e58      	subs	r0, r3, #1
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6859      	ldr	r1, [r3, #4]
 80048b2:	460b      	mov	r3, r1
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	440b      	add	r3, r1
 80048b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80048bc:	3301      	adds	r3, #1
 80048be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048c6:	e00f      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	1e58      	subs	r0, r3, #1
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	0099      	lsls	r1, r3, #2
 80048d8:	440b      	add	r3, r1
 80048da:	fbb0 f3f3 	udiv	r3, r0, r3
 80048de:	3301      	adds	r3, #1
 80048e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	6809      	ldr	r1, [r1, #0]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	69da      	ldr	r2, [r3, #28]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004916:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6911      	ldr	r1, [r2, #16]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	68d2      	ldr	r2, [r2, #12]
 8004922:	4311      	orrs	r1, r2
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6812      	ldr	r2, [r2, #0]
 8004928:	430b      	orrs	r3, r1
 800492a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	695a      	ldr	r2, [r3, #20]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	431a      	orrs	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f042 0201 	orr.w	r2, r2, #1
 8004956:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	000186a0 	.word	0x000186a0
 8004984:	001e847f 	.word	0x001e847f
 8004988:	003d08ff 	.word	0x003d08ff
 800498c:	431bde83 	.word	0x431bde83
 8004990:	10624dd3 	.word	0x10624dd3

08004994 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b088      	sub	sp, #32
 8004998:	af02      	add	r7, sp, #8
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	607a      	str	r2, [r7, #4]
 800499e:	461a      	mov	r2, r3
 80049a0:	460b      	mov	r3, r1
 80049a2:	817b      	strh	r3, [r7, #10]
 80049a4:	4613      	mov	r3, r2
 80049a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049a8:	f7fd fa6a 	bl	8001e80 <HAL_GetTick>
 80049ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b20      	cmp	r3, #32
 80049b8:	f040 80e0 	bne.w	8004b7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	2319      	movs	r3, #25
 80049c2:	2201      	movs	r2, #1
 80049c4:	4970      	ldr	r1, [pc, #448]	@ (8004b88 <HAL_I2C_Master_Transmit+0x1f4>)
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 f964 	bl	8004c94 <I2C_WaitOnFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80049d2:	2302      	movs	r3, #2
 80049d4:	e0d3      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d101      	bne.n	80049e4 <HAL_I2C_Master_Transmit+0x50>
 80049e0:	2302      	movs	r3, #2
 80049e2:	e0cc      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d007      	beq.n	8004a0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0201 	orr.w	r2, r2, #1
 8004a08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2221      	movs	r2, #33	@ 0x21
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2210      	movs	r2, #16
 8004a26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	893a      	ldrh	r2, [r7, #8]
 8004a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	4a50      	ldr	r2, [pc, #320]	@ (8004b8c <HAL_I2C_Master_Transmit+0x1f8>)
 8004a4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a4c:	8979      	ldrh	r1, [r7, #10]
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	6a3a      	ldr	r2, [r7, #32]
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 f89c 	bl	8004b90 <I2C_MasterRequestWrite>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e08d      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a62:	2300      	movs	r3, #0
 8004a64:	613b      	str	r3, [r7, #16]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	613b      	str	r3, [r7, #16]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a78:	e066      	b.n	8004b48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	6a39      	ldr	r1, [r7, #32]
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 fa22 	bl	8004ec8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00d      	beq.n	8004aa6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d107      	bne.n	8004aa2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e06b      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	781a      	ldrb	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d11b      	bne.n	8004b1c <HAL_I2C_Master_Transmit+0x188>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d017      	beq.n	8004b1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af0:	781a      	ldrb	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	6a39      	ldr	r1, [r7, #32]
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fa19 	bl	8004f58 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00d      	beq.n	8004b48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d107      	bne.n	8004b44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e01a      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d194      	bne.n	8004a7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	e000      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b7c:	2302      	movs	r3, #2
  }
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3718      	adds	r7, #24
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	00100002 	.word	0x00100002
 8004b8c:	ffff0000 	.word	0xffff0000

08004b90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b088      	sub	sp, #32
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	607a      	str	r2, [r7, #4]
 8004b9a:	603b      	str	r3, [r7, #0]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d006      	beq.n	8004bba <I2C_MasterRequestWrite+0x2a>
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d003      	beq.n	8004bba <I2C_MasterRequestWrite+0x2a>
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bb8:	d108      	bne.n	8004bcc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	e00b      	b.n	8004be4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd0:	2b12      	cmp	r3, #18
 8004bd2:	d107      	bne.n	8004be4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004be2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	9300      	str	r3, [sp, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 f84f 	bl	8004c94 <I2C_WaitOnFlagUntilTimeout>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00d      	beq.n	8004c18 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c0a:	d103      	bne.n	8004c14 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e035      	b.n	8004c84 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c20:	d108      	bne.n	8004c34 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c22:	897b      	ldrh	r3, [r7, #10]
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	461a      	mov	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c30:	611a      	str	r2, [r3, #16]
 8004c32:	e01b      	b.n	8004c6c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c34:	897b      	ldrh	r3, [r7, #10]
 8004c36:	11db      	asrs	r3, r3, #7
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	f003 0306 	and.w	r3, r3, #6
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	f063 030f 	orn	r3, r3, #15
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	490e      	ldr	r1, [pc, #56]	@ (8004c8c <I2C_MasterRequestWrite+0xfc>)
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f000 f898 	bl	8004d88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e010      	b.n	8004c84 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c62:	897b      	ldrh	r3, [r7, #10]
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	4907      	ldr	r1, [pc, #28]	@ (8004c90 <I2C_MasterRequestWrite+0x100>)
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f888 	bl	8004d88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e000      	b.n	8004c84 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	00010008 	.word	0x00010008
 8004c90:	00010002 	.word	0x00010002

08004c94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	603b      	str	r3, [r7, #0]
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ca4:	e048      	b.n	8004d38 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cac:	d044      	beq.n	8004d38 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cae:	f7fd f8e7 	bl	8001e80 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	683a      	ldr	r2, [r7, #0]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d302      	bcc.n	8004cc4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d139      	bne.n	8004d38 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	0c1b      	lsrs	r3, r3, #16
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d10d      	bne.n	8004cea <I2C_WaitOnFlagUntilTimeout+0x56>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	43da      	mvns	r2, r3
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	bf0c      	ite	eq
 8004ce0:	2301      	moveq	r3, #1
 8004ce2:	2300      	movne	r3, #0
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	e00c      	b.n	8004d04 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	43da      	mvns	r2, r3
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	bf0c      	ite	eq
 8004cfc:	2301      	moveq	r3, #1
 8004cfe:	2300      	movne	r3, #0
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	461a      	mov	r2, r3
 8004d04:	79fb      	ldrb	r3, [r7, #7]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d116      	bne.n	8004d38 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2220      	movs	r2, #32
 8004d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d24:	f043 0220 	orr.w	r2, r3, #32
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e023      	b.n	8004d80 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	0c1b      	lsrs	r3, r3, #16
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d10d      	bne.n	8004d5e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	43da      	mvns	r2, r3
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	bf0c      	ite	eq
 8004d54:	2301      	moveq	r3, #1
 8004d56:	2300      	movne	r3, #0
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	e00c      	b.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	43da      	mvns	r2, r3
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	bf0c      	ite	eq
 8004d70:	2301      	moveq	r3, #1
 8004d72:	2300      	movne	r3, #0
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	461a      	mov	r2, r3
 8004d78:	79fb      	ldrb	r3, [r7, #7]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d093      	beq.n	8004ca6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d96:	e071      	b.n	8004e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da6:	d123      	bne.n	8004df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004db6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004dc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ddc:	f043 0204 	orr.w	r2, r3, #4
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e067      	b.n	8004ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004df6:	d041      	beq.n	8004e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df8:	f7fd f842 	bl	8001e80 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d302      	bcc.n	8004e0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d136      	bne.n	8004e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	0c1b      	lsrs	r3, r3, #16
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d10c      	bne.n	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	43da      	mvns	r2, r3
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4013      	ands	r3, r2
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	bf14      	ite	ne
 8004e2a:	2301      	movne	r3, #1
 8004e2c:	2300      	moveq	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	e00b      	b.n	8004e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	43da      	mvns	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	bf14      	ite	ne
 8004e44:	2301      	movne	r3, #1
 8004e46:	2300      	moveq	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d016      	beq.n	8004e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	f043 0220 	orr.w	r2, r3, #32
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e021      	b.n	8004ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	0c1b      	lsrs	r3, r3, #16
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d10c      	bne.n	8004ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	43da      	mvns	r2, r3
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	4013      	ands	r3, r2
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	bf14      	ite	ne
 8004e98:	2301      	movne	r3, #1
 8004e9a:	2300      	moveq	r3, #0
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	e00b      	b.n	8004eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	43da      	mvns	r2, r3
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	bf14      	ite	ne
 8004eb2:	2301      	movne	r3, #1
 8004eb4:	2300      	moveq	r3, #0
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f47f af6d 	bne.w	8004d98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ed4:	e034      	b.n	8004f40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 f886 	bl	8004fe8 <I2C_IsAcknowledgeFailed>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e034      	b.n	8004f50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eec:	d028      	beq.n	8004f40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eee:	f7fc ffc7 	bl	8001e80 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d302      	bcc.n	8004f04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d11d      	bne.n	8004f40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f0e:	2b80      	cmp	r3, #128	@ 0x80
 8004f10:	d016      	beq.n	8004f40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2c:	f043 0220 	orr.w	r2, r3, #32
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e007      	b.n	8004f50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f4a:	2b80      	cmp	r3, #128	@ 0x80
 8004f4c:	d1c3      	bne.n	8004ed6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f64:	e034      	b.n	8004fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 f83e 	bl	8004fe8 <I2C_IsAcknowledgeFailed>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e034      	b.n	8004fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f7c:	d028      	beq.n	8004fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7e:	f7fc ff7f 	bl	8001e80 <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d302      	bcc.n	8004f94 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d11d      	bne.n	8004fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	f003 0304 	and.w	r3, r3, #4
 8004f9e:	2b04      	cmp	r3, #4
 8004fa0:	d016      	beq.n	8004fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fbc:	f043 0220 	orr.w	r2, r3, #32
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e007      	b.n	8004fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d1c3      	bne.n	8004f66 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ffe:	d11b      	bne.n	8005038 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005008:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2220      	movs	r2, #32
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005024:	f043 0204 	orr.w	r2, r3, #4
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
	...

08005048 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b088      	sub	sp, #32
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e128      	b.n	80052ac <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d109      	bne.n	800507a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a90      	ldr	r2, [pc, #576]	@ (80052b4 <HAL_I2S_Init+0x26c>)
 8005072:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7fc f9df 	bl	8001438 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2202      	movs	r2, #2
 800507e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	69db      	ldr	r3, [r3, #28]
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	6812      	ldr	r2, [r2, #0]
 800508c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005090:	f023 030f 	bic.w	r3, r3, #15
 8005094:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2202      	movs	r2, #2
 800509c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d060      	beq.n	8005168 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d102      	bne.n	80050b4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80050ae:	2310      	movs	r3, #16
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	e001      	b.n	80050b8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80050b4:	2320      	movs	r3, #32
 80050b6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	2b20      	cmp	r3, #32
 80050be:	d802      	bhi.n	80050c6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80050c6:	2001      	movs	r0, #1
 80050c8:	f001 fa26 	bl	8006518 <HAL_RCCEx_GetPeriphCLKFreq>
 80050cc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050d6:	d125      	bne.n	8005124 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d010      	beq.n	8005102 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	461a      	mov	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050fc:	3305      	adds	r3, #5
 80050fe:	613b      	str	r3, [r7, #16]
 8005100:	e01f      	b.n	8005142 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	fbb2 f2f3 	udiv	r2, r2, r3
 800510c:	4613      	mov	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	4413      	add	r3, r2
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	461a      	mov	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	fbb2 f3f3 	udiv	r3, r2, r3
 800511e:	3305      	adds	r3, #5
 8005120:	613b      	str	r3, [r7, #16]
 8005122:	e00e      	b.n	8005142 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	fbb2 f2f3 	udiv	r2, r2, r3
 800512c:	4613      	mov	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4413      	add	r3, r2
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	461a      	mov	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	fbb2 f3f3 	udiv	r3, r2, r3
 800513e:	3305      	adds	r3, #5
 8005140:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	4a5c      	ldr	r2, [pc, #368]	@ (80052b8 <HAL_I2S_Init+0x270>)
 8005146:	fba2 2303 	umull	r2, r3, r2, r3
 800514a:	08db      	lsrs	r3, r3, #3
 800514c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	085b      	lsrs	r3, r3, #1
 800515e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	61bb      	str	r3, [r7, #24]
 8005166:	e003      	b.n	8005170 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005168:	2302      	movs	r3, #2
 800516a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d902      	bls.n	800517c <HAL_I2S_Init+0x134>
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	2bff      	cmp	r3, #255	@ 0xff
 800517a:	d907      	bls.n	800518c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005180:	f043 0210 	orr.w	r2, r3, #16
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e08f      	b.n	80052ac <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	691a      	ldr	r2, [r3, #16]
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	ea42 0103 	orr.w	r1, r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	69fa      	ldr	r2, [r7, #28]
 800519c:	430a      	orrs	r2, r1
 800519e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80051aa:	f023 030f 	bic.w	r3, r3, #15
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6851      	ldr	r1, [r2, #4]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6892      	ldr	r2, [r2, #8]
 80051b6:	4311      	orrs	r1, r2
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	68d2      	ldr	r2, [r2, #12]
 80051bc:	4311      	orrs	r1, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6992      	ldr	r2, [r2, #24]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	431a      	orrs	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ce:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a1b      	ldr	r3, [r3, #32]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d161      	bne.n	800529c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a38      	ldr	r2, [pc, #224]	@ (80052bc <HAL_I2S_Init+0x274>)
 80051dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a37      	ldr	r2, [pc, #220]	@ (80052c0 <HAL_I2S_Init+0x278>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d101      	bne.n	80051ec <HAL_I2S_Init+0x1a4>
 80051e8:	4b36      	ldr	r3, [pc, #216]	@ (80052c4 <HAL_I2S_Init+0x27c>)
 80051ea:	e001      	b.n	80051f0 <HAL_I2S_Init+0x1a8>
 80051ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6812      	ldr	r2, [r2, #0]
 80051f6:	4932      	ldr	r1, [pc, #200]	@ (80052c0 <HAL_I2S_Init+0x278>)
 80051f8:	428a      	cmp	r2, r1
 80051fa:	d101      	bne.n	8005200 <HAL_I2S_Init+0x1b8>
 80051fc:	4a31      	ldr	r2, [pc, #196]	@ (80052c4 <HAL_I2S_Init+0x27c>)
 80051fe:	e001      	b.n	8005204 <HAL_I2S_Init+0x1bc>
 8005200:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005204:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005208:	f023 030f 	bic.w	r3, r3, #15
 800520c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a2b      	ldr	r2, [pc, #172]	@ (80052c0 <HAL_I2S_Init+0x278>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d101      	bne.n	800521c <HAL_I2S_Init+0x1d4>
 8005218:	4b2a      	ldr	r3, [pc, #168]	@ (80052c4 <HAL_I2S_Init+0x27c>)
 800521a:	e001      	b.n	8005220 <HAL_I2S_Init+0x1d8>
 800521c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005220:	2202      	movs	r2, #2
 8005222:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a25      	ldr	r2, [pc, #148]	@ (80052c0 <HAL_I2S_Init+0x278>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d101      	bne.n	8005232 <HAL_I2S_Init+0x1ea>
 800522e:	4b25      	ldr	r3, [pc, #148]	@ (80052c4 <HAL_I2S_Init+0x27c>)
 8005230:	e001      	b.n	8005236 <HAL_I2S_Init+0x1ee>
 8005232:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005242:	d003      	beq.n	800524c <HAL_I2S_Init+0x204>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d103      	bne.n	8005254 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800524c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	e001      	b.n	8005258 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005254:	2300      	movs	r3, #0
 8005256:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005262:	4313      	orrs	r3, r2
 8005264:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800526c:	4313      	orrs	r3, r2
 800526e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005276:	4313      	orrs	r3, r2
 8005278:	b29a      	uxth	r2, r3
 800527a:	897b      	ldrh	r3, [r7, #10]
 800527c:	4313      	orrs	r3, r2
 800527e:	b29b      	uxth	r3, r3
 8005280:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005284:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a0d      	ldr	r2, [pc, #52]	@ (80052c0 <HAL_I2S_Init+0x278>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d101      	bne.n	8005294 <HAL_I2S_Init+0x24c>
 8005290:	4b0c      	ldr	r3, [pc, #48]	@ (80052c4 <HAL_I2S_Init+0x27c>)
 8005292:	e001      	b.n	8005298 <HAL_I2S_Init+0x250>
 8005294:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005298:	897a      	ldrh	r2, [r7, #10]
 800529a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3720      	adds	r7, #32
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	08005485 	.word	0x08005485
 80052b8:	cccccccd 	.word	0xcccccccd
 80052bc:	08005599 	.word	0x08005599
 80052c0:	40003800 	.word	0x40003800
 80052c4:	40003400 	.word	0x40003400

080052c8 <HAL_I2S_Transmit_IT>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	4613      	mov	r3, r2
 80052d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <HAL_I2S_Transmit_IT+0x1a>
 80052dc:	88fb      	ldrh	r3, [r7, #6]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_I2S_Transmit_IT+0x1e>
  {
    return  HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e057      	b.n	8005396 <HAL_I2S_Transmit_IT+0xce>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d001      	beq.n	80052f6 <HAL_I2S_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80052f2:	2302      	movs	r3, #2
 80052f4:	e04f      	b.n	8005396 <HAL_I2S_Transmit_IT+0xce>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d101      	bne.n	8005306 <HAL_I2S_Transmit_IT+0x3e>
 8005302:	2302      	movs	r3, #2
 8005304:	e047      	b.n	8005396 <HAL_I2S_Transmit_IT+0xce>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2203      	movs	r2, #3
 8005312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	69db      	ldr	r3, [r3, #28]
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b03      	cmp	r3, #3
 8005332:	d002      	beq.n	800533a <HAL_I2S_Transmit_IT+0x72>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2b05      	cmp	r3, #5
 8005338:	d10a      	bne.n	8005350 <HAL_I2S_Transmit_IT+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005344:	88fb      	ldrh	r3, [r7, #6]
 8005346:	005b      	lsls	r3, r3, #1
 8005348:	b29a      	uxth	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800534e:	e005      	b.n	800535c <HAL_I2S_Transmit_IT+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	88fa      	ldrh	r2, [r7, #6]
 8005354:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	88fa      	ldrh	r2, [r7, #6]
 800535a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  __HAL_UNLOCK(hi2s);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable TXE and ERR interrupt */
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	685a      	ldr	r2, [r3, #4]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8005372:	605a      	str	r2, [r3, #4]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800537e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005382:	d007      	beq.n	8005394 <HAL_I2S_Transmit_IT+0xcc>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69da      	ldr	r2, [r3, #28]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005392:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	371c      	adds	r7, #28
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b082      	sub	sp, #8
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d6:	881a      	ldrh	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	1c9a      	adds	r2, r3, #2
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	3b01      	subs	r3, #1
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10e      	bne.n	800541e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800540e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f7fc fa51 	bl	80018c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800541e:	bf00      	nop
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b082      	sub	sp, #8
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68da      	ldr	r2, [r3, #12]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005438:	b292      	uxth	r2, r2
 800543a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005440:	1c9a      	adds	r2, r3, #2
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800544a:	b29b      	uxth	r3, r3
 800544c:	3b01      	subs	r3, #1
 800544e:	b29a      	uxth	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10e      	bne.n	800547c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800546c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7ff ff93 	bl	80053a2 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800547c:	bf00      	nop
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b04      	cmp	r3, #4
 800549e:	d13a      	bne.n	8005516 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d109      	bne.n	80054be <I2S_IRQHandler+0x3a>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b4:	2b40      	cmp	r3, #64	@ 0x40
 80054b6:	d102      	bne.n	80054be <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f7ff ffb4 	bl	8005426 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c4:	2b40      	cmp	r3, #64	@ 0x40
 80054c6:	d126      	bne.n	8005516 <I2S_IRQHandler+0x92>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f003 0320 	and.w	r3, r3, #32
 80054d2:	2b20      	cmp	r3, #32
 80054d4:	d11f      	bne.n	8005516 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80054e4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80054e6:	2300      	movs	r3, #0
 80054e8:	613b      	str	r3, [r7, #16]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	613b      	str	r3, [r7, #16]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	613b      	str	r3, [r7, #16]
 80054fa:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005508:	f043 0202 	orr.w	r2, r3, #2
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff ff50 	bl	80053b6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b03      	cmp	r3, #3
 8005520:	d136      	bne.n	8005590 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f003 0302 	and.w	r3, r3, #2
 8005528:	2b02      	cmp	r3, #2
 800552a:	d109      	bne.n	8005540 <I2S_IRQHandler+0xbc>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005536:	2b80      	cmp	r3, #128	@ 0x80
 8005538:	d102      	bne.n	8005540 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7ff ff45 	bl	80053ca <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f003 0308 	and.w	r3, r3, #8
 8005546:	2b08      	cmp	r3, #8
 8005548:	d122      	bne.n	8005590 <I2S_IRQHandler+0x10c>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 0320 	and.w	r3, r3, #32
 8005554:	2b20      	cmp	r3, #32
 8005556:	d11b      	bne.n	8005590 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005566:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005568:	2300      	movs	r3, #0
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005582:	f043 0204 	orr.w	r2, r3, #4
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff ff13 	bl	80053b6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005590:	bf00      	nop
 8005592:	3718      	adds	r7, #24
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a92      	ldr	r2, [pc, #584]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d101      	bne.n	80055b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80055b2:	4b92      	ldr	r3, [pc, #584]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055b4:	e001      	b.n	80055ba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80055b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a8b      	ldr	r2, [pc, #556]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d101      	bne.n	80055d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80055d0:	4b8a      	ldr	r3, [pc, #552]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055d2:	e001      	b.n	80055d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80055d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055e4:	d004      	beq.n	80055f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f040 8099 	bne.w	8005722 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d107      	bne.n	800560a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005600:	2b00      	cmp	r3, #0
 8005602:	d002      	beq.n	800560a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 f925 	bl	8005854 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b01      	cmp	r3, #1
 8005612:	d107      	bne.n	8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561a:	2b00      	cmp	r3, #0
 800561c:	d002      	beq.n	8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f9c8 	bl	80059b4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562a:	2b40      	cmp	r3, #64	@ 0x40
 800562c:	d13a      	bne.n	80056a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f003 0320 	and.w	r3, r3, #32
 8005634:	2b00      	cmp	r3, #0
 8005636:	d035      	beq.n	80056a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a6e      	ldr	r2, [pc, #440]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d101      	bne.n	8005646 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005642:	4b6e      	ldr	r3, [pc, #440]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005644:	e001      	b.n	800564a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005646:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4969      	ldr	r1, [pc, #420]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005652:	428b      	cmp	r3, r1
 8005654:	d101      	bne.n	800565a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005656:	4b69      	ldr	r3, [pc, #420]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005658:	e001      	b.n	800565e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800565a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800565e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005662:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005672:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005674:	2300      	movs	r3, #0
 8005676:	60fb      	str	r3, [r7, #12]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	60fb      	str	r3, [r7, #12]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005696:	f043 0202 	orr.w	r2, r3, #2
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7ff fe89 	bl	80053b6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	f003 0308 	and.w	r3, r3, #8
 80056aa:	2b08      	cmp	r3, #8
 80056ac:	f040 80c3 	bne.w	8005836 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f000 80bd 	beq.w	8005836 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80056ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a49      	ldr	r2, [pc, #292]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d101      	bne.n	80056da <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80056d6:	4b49      	ldr	r3, [pc, #292]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056d8:	e001      	b.n	80056de <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80056da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4944      	ldr	r1, [pc, #272]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056e6:	428b      	cmp	r3, r1
 80056e8:	d101      	bne.n	80056ee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80056ea:	4b44      	ldr	r3, [pc, #272]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056ec:	e001      	b.n	80056f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80056ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80056f6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80056f8:	2300      	movs	r3, #0
 80056fa:	60bb      	str	r3, [r7, #8]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	60bb      	str	r3, [r7, #8]
 8005704:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005712:	f043 0204 	orr.w	r2, r3, #4
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7ff fe4b 	bl	80053b6 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005720:	e089      	b.n	8005836 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b02      	cmp	r3, #2
 800572a:	d107      	bne.n	800573c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005732:	2b00      	cmp	r3, #0
 8005734:	d002      	beq.n	800573c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f8be 	bl	80058b8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b01      	cmp	r3, #1
 8005744:	d107      	bne.n	8005756 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 f8fd 	bl	8005950 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575c:	2b40      	cmp	r3, #64	@ 0x40
 800575e:	d12f      	bne.n	80057c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	d02a      	beq.n	80057c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005778:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a1e      	ldr	r2, [pc, #120]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d101      	bne.n	8005788 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005784:	4b1d      	ldr	r3, [pc, #116]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005786:	e001      	b.n	800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005788:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4919      	ldr	r1, [pc, #100]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005794:	428b      	cmp	r3, r1
 8005796:	d101      	bne.n	800579c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005798:	4b18      	ldr	r3, [pc, #96]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800579a:	e001      	b.n	80057a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800579c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80057a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80057a4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b2:	f043 0202 	orr.w	r2, r3, #2
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7ff fdfb 	bl	80053b6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	f003 0308 	and.w	r3, r3, #8
 80057c6:	2b08      	cmp	r3, #8
 80057c8:	d136      	bne.n	8005838 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	f003 0320 	and.w	r3, r3, #32
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d031      	beq.n	8005838 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a07      	ldr	r2, [pc, #28]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d101      	bne.n	80057e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80057de:	4b07      	ldr	r3, [pc, #28]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80057e0:	e001      	b.n	80057e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80057e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4902      	ldr	r1, [pc, #8]	@ (80057f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057ee:	428b      	cmp	r3, r1
 80057f0:	d106      	bne.n	8005800 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80057f2:	4b02      	ldr	r3, [pc, #8]	@ (80057fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80057f4:	e006      	b.n	8005804 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80057f6:	bf00      	nop
 80057f8:	40003800 	.word	0x40003800
 80057fc:	40003400 	.word	0x40003400
 8005800:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005804:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005808:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005818:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005826:	f043 0204 	orr.w	r2, r3, #4
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7ff fdc1 	bl	80053b6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005834:	e000      	b.n	8005838 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005836:	bf00      	nop
}
 8005838:	bf00      	nop
 800583a:	3720      	adds	r7, #32
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005860:	1c99      	adds	r1, r3, #2
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	6251      	str	r1, [r2, #36]	@ 0x24
 8005866:	881a      	ldrh	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005880:	b29b      	uxth	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d113      	bne.n	80058ae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	685a      	ldr	r2, [r3, #4]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005894:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800589a:	b29b      	uxth	r3, r3
 800589c:	2b00      	cmp	r3, #0
 800589e:	d106      	bne.n	80058ae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff ffc9 	bl	8005840 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c4:	1c99      	adds	r1, r3, #2
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	6251      	str	r1, [r2, #36]	@ 0x24
 80058ca:	8819      	ldrh	r1, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005948 <I2SEx_TxISR_I2SExt+0x90>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d101      	bne.n	80058da <I2SEx_TxISR_I2SExt+0x22>
 80058d6:	4b1d      	ldr	r3, [pc, #116]	@ (800594c <I2SEx_TxISR_I2SExt+0x94>)
 80058d8:	e001      	b.n	80058de <I2SEx_TxISR_I2SExt+0x26>
 80058da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058de:	460a      	mov	r2, r1
 80058e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	3b01      	subs	r3, #1
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d121      	bne.n	800593e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a12      	ldr	r2, [pc, #72]	@ (8005948 <I2SEx_TxISR_I2SExt+0x90>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d101      	bne.n	8005908 <I2SEx_TxISR_I2SExt+0x50>
 8005904:	4b11      	ldr	r3, [pc, #68]	@ (800594c <I2SEx_TxISR_I2SExt+0x94>)
 8005906:	e001      	b.n	800590c <I2SEx_TxISR_I2SExt+0x54>
 8005908:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800590c:	685a      	ldr	r2, [r3, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	490d      	ldr	r1, [pc, #52]	@ (8005948 <I2SEx_TxISR_I2SExt+0x90>)
 8005914:	428b      	cmp	r3, r1
 8005916:	d101      	bne.n	800591c <I2SEx_TxISR_I2SExt+0x64>
 8005918:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <I2SEx_TxISR_I2SExt+0x94>)
 800591a:	e001      	b.n	8005920 <I2SEx_TxISR_I2SExt+0x68>
 800591c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005920:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005924:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800592a:	b29b      	uxth	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	d106      	bne.n	800593e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7ff ff81 	bl	8005840 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800593e:	bf00      	nop
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	40003800 	.word	0x40003800
 800594c:	40003400 	.word	0x40003400

08005950 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b082      	sub	sp, #8
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68d8      	ldr	r0, [r3, #12]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005962:	1c99      	adds	r1, r3, #2
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005968:	b282      	uxth	r2, r0
 800596a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005970:	b29b      	uxth	r3, r3
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800597e:	b29b      	uxth	r3, r3
 8005980:	2b00      	cmp	r3, #0
 8005982:	d113      	bne.n	80059ac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005992:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d106      	bne.n	80059ac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7ff ff4a 	bl	8005840 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80059ac:	bf00      	nop
 80059ae:	3708      	adds	r7, #8
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a20      	ldr	r2, [pc, #128]	@ (8005a44 <I2SEx_RxISR_I2SExt+0x90>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d101      	bne.n	80059ca <I2SEx_RxISR_I2SExt+0x16>
 80059c6:	4b20      	ldr	r3, [pc, #128]	@ (8005a48 <I2SEx_RxISR_I2SExt+0x94>)
 80059c8:	e001      	b.n	80059ce <I2SEx_RxISR_I2SExt+0x1a>
 80059ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059ce:	68d8      	ldr	r0, [r3, #12]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d4:	1c99      	adds	r1, r3, #2
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80059da:	b282      	uxth	r2, r0
 80059dc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d121      	bne.n	8005a3a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a12      	ldr	r2, [pc, #72]	@ (8005a44 <I2SEx_RxISR_I2SExt+0x90>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d101      	bne.n	8005a04 <I2SEx_RxISR_I2SExt+0x50>
 8005a00:	4b11      	ldr	r3, [pc, #68]	@ (8005a48 <I2SEx_RxISR_I2SExt+0x94>)
 8005a02:	e001      	b.n	8005a08 <I2SEx_RxISR_I2SExt+0x54>
 8005a04:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	490d      	ldr	r1, [pc, #52]	@ (8005a44 <I2SEx_RxISR_I2SExt+0x90>)
 8005a10:	428b      	cmp	r3, r1
 8005a12:	d101      	bne.n	8005a18 <I2SEx_RxISR_I2SExt+0x64>
 8005a14:	4b0c      	ldr	r3, [pc, #48]	@ (8005a48 <I2SEx_RxISR_I2SExt+0x94>)
 8005a16:	e001      	b.n	8005a1c <I2SEx_RxISR_I2SExt+0x68>
 8005a18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a1c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a20:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d106      	bne.n	8005a3a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f7ff ff03 	bl	8005840 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005a3a:	bf00      	nop
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	40003800 	.word	0x40003800
 8005a48:	40003400 	.word	0x40003400

08005a4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e267      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d075      	beq.n	8005b56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a6a:	4b88      	ldr	r3, [pc, #544]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f003 030c 	and.w	r3, r3, #12
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d00c      	beq.n	8005a90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a76:	4b85      	ldr	r3, [pc, #532]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a7e:	2b08      	cmp	r3, #8
 8005a80:	d112      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a82:	4b82      	ldr	r3, [pc, #520]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a8e:	d10b      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a90:	4b7e      	ldr	r3, [pc, #504]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d05b      	beq.n	8005b54 <HAL_RCC_OscConfig+0x108>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d157      	bne.n	8005b54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e242      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ab0:	d106      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x74>
 8005ab2:	4b76      	ldr	r3, [pc, #472]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a75      	ldr	r2, [pc, #468]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	e01d      	b.n	8005afc <HAL_RCC_OscConfig+0xb0>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ac8:	d10c      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x98>
 8005aca:	4b70      	ldr	r3, [pc, #448]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a6f      	ldr	r2, [pc, #444]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005ad0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ad4:	6013      	str	r3, [r2, #0]
 8005ad6:	4b6d      	ldr	r3, [pc, #436]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a6c      	ldr	r2, [pc, #432]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	e00b      	b.n	8005afc <HAL_RCC_OscConfig+0xb0>
 8005ae4:	4b69      	ldr	r3, [pc, #420]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a68      	ldr	r2, [pc, #416]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005aea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005aee:	6013      	str	r3, [r2, #0]
 8005af0:	4b66      	ldr	r3, [pc, #408]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a65      	ldr	r2, [pc, #404]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005af6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005afa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d013      	beq.n	8005b2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b04:	f7fc f9bc 	bl	8001e80 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b0c:	f7fc f9b8 	bl	8001e80 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b64      	cmp	r3, #100	@ 0x64
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e207      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b1e:	4b5b      	ldr	r3, [pc, #364]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0f0      	beq.n	8005b0c <HAL_RCC_OscConfig+0xc0>
 8005b2a:	e014      	b.n	8005b56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b2c:	f7fc f9a8 	bl	8001e80 <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b34:	f7fc f9a4 	bl	8001e80 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b64      	cmp	r3, #100	@ 0x64
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e1f3      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b46:	4b51      	ldr	r3, [pc, #324]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1f0      	bne.n	8005b34 <HAL_RCC_OscConfig+0xe8>
 8005b52:	e000      	b.n	8005b56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d063      	beq.n	8005c2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b62:	4b4a      	ldr	r3, [pc, #296]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 030c 	and.w	r3, r3, #12
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00b      	beq.n	8005b86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b6e:	4b47      	ldr	r3, [pc, #284]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d11c      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b7a:	4b44      	ldr	r3, [pc, #272]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d116      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b86:	4b41      	ldr	r3, [pc, #260]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d005      	beq.n	8005b9e <HAL_RCC_OscConfig+0x152>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d001      	beq.n	8005b9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e1c7      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b9e:	4b3b      	ldr	r3, [pc, #236]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	00db      	lsls	r3, r3, #3
 8005bac:	4937      	ldr	r1, [pc, #220]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bb2:	e03a      	b.n	8005c2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d020      	beq.n	8005bfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bbc:	4b34      	ldr	r3, [pc, #208]	@ (8005c90 <HAL_RCC_OscConfig+0x244>)
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bc2:	f7fc f95d 	bl	8001e80 <HAL_GetTick>
 8005bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bc8:	e008      	b.n	8005bdc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bca:	f7fc f959 	bl	8001e80 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d901      	bls.n	8005bdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e1a8      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d0f0      	beq.n	8005bca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005be8:	4b28      	ldr	r3, [pc, #160]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	00db      	lsls	r3, r3, #3
 8005bf6:	4925      	ldr	r1, [pc, #148]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	600b      	str	r3, [r1, #0]
 8005bfc:	e015      	b.n	8005c2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bfe:	4b24      	ldr	r3, [pc, #144]	@ (8005c90 <HAL_RCC_OscConfig+0x244>)
 8005c00:	2200      	movs	r2, #0
 8005c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c04:	f7fc f93c 	bl	8001e80 <HAL_GetTick>
 8005c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c0a:	e008      	b.n	8005c1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c0c:	f7fc f938 	bl	8001e80 <HAL_GetTick>
 8005c10:	4602      	mov	r2, r0
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d901      	bls.n	8005c1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e187      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1f0      	bne.n	8005c0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0308 	and.w	r3, r3, #8
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d036      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d016      	beq.n	8005c6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c3e:	4b15      	ldr	r3, [pc, #84]	@ (8005c94 <HAL_RCC_OscConfig+0x248>)
 8005c40:	2201      	movs	r2, #1
 8005c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c44:	f7fc f91c 	bl	8001e80 <HAL_GetTick>
 8005c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c4a:	e008      	b.n	8005c5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c4c:	f7fc f918 	bl	8001e80 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d901      	bls.n	8005c5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e167      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c8c <HAL_RCC_OscConfig+0x240>)
 8005c60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d0f0      	beq.n	8005c4c <HAL_RCC_OscConfig+0x200>
 8005c6a:	e01b      	b.n	8005ca4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c6c:	4b09      	ldr	r3, [pc, #36]	@ (8005c94 <HAL_RCC_OscConfig+0x248>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c72:	f7fc f905 	bl	8001e80 <HAL_GetTick>
 8005c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c78:	e00e      	b.n	8005c98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c7a:	f7fc f901 	bl	8001e80 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d907      	bls.n	8005c98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e150      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
 8005c8c:	40023800 	.word	0x40023800
 8005c90:	42470000 	.word	0x42470000
 8005c94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c98:	4b88      	ldr	r3, [pc, #544]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c9c:	f003 0302 	and.w	r3, r3, #2
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1ea      	bne.n	8005c7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f000 8097 	beq.w	8005de0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cb6:	4b81      	ldr	r3, [pc, #516]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10f      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	60bb      	str	r3, [r7, #8]
 8005cc6:	4b7d      	ldr	r3, [pc, #500]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	4a7c      	ldr	r2, [pc, #496]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005ccc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cd2:	4b7a      	ldr	r3, [pc, #488]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cda:	60bb      	str	r3, [r7, #8]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce2:	4b77      	ldr	r3, [pc, #476]	@ (8005ec0 <HAL_RCC_OscConfig+0x474>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d118      	bne.n	8005d20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cee:	4b74      	ldr	r3, [pc, #464]	@ (8005ec0 <HAL_RCC_OscConfig+0x474>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a73      	ldr	r2, [pc, #460]	@ (8005ec0 <HAL_RCC_OscConfig+0x474>)
 8005cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cfa:	f7fc f8c1 	bl	8001e80 <HAL_GetTick>
 8005cfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d00:	e008      	b.n	8005d14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d02:	f7fc f8bd 	bl	8001e80 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e10c      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d14:	4b6a      	ldr	r3, [pc, #424]	@ (8005ec0 <HAL_RCC_OscConfig+0x474>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d0f0      	beq.n	8005d02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d106      	bne.n	8005d36 <HAL_RCC_OscConfig+0x2ea>
 8005d28:	4b64      	ldr	r3, [pc, #400]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d2c:	4a63      	ldr	r2, [pc, #396]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d2e:	f043 0301 	orr.w	r3, r3, #1
 8005d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d34:	e01c      	b.n	8005d70 <HAL_RCC_OscConfig+0x324>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	2b05      	cmp	r3, #5
 8005d3c:	d10c      	bne.n	8005d58 <HAL_RCC_OscConfig+0x30c>
 8005d3e:	4b5f      	ldr	r3, [pc, #380]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d42:	4a5e      	ldr	r2, [pc, #376]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d44:	f043 0304 	orr.w	r3, r3, #4
 8005d48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d4a:	4b5c      	ldr	r3, [pc, #368]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d4e:	4a5b      	ldr	r2, [pc, #364]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d50:	f043 0301 	orr.w	r3, r3, #1
 8005d54:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d56:	e00b      	b.n	8005d70 <HAL_RCC_OscConfig+0x324>
 8005d58:	4b58      	ldr	r3, [pc, #352]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5c:	4a57      	ldr	r2, [pc, #348]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d5e:	f023 0301 	bic.w	r3, r3, #1
 8005d62:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d64:	4b55      	ldr	r3, [pc, #340]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d68:	4a54      	ldr	r2, [pc, #336]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d6a:	f023 0304 	bic.w	r3, r3, #4
 8005d6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d015      	beq.n	8005da4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d78:	f7fc f882 	bl	8001e80 <HAL_GetTick>
 8005d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d7e:	e00a      	b.n	8005d96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d80:	f7fc f87e 	bl	8001e80 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e0cb      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d96:	4b49      	ldr	r3, [pc, #292]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d0ee      	beq.n	8005d80 <HAL_RCC_OscConfig+0x334>
 8005da2:	e014      	b.n	8005dce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005da4:	f7fc f86c 	bl	8001e80 <HAL_GetTick>
 8005da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005daa:	e00a      	b.n	8005dc2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dac:	f7fc f868 	bl	8001e80 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e0b5      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1ee      	bne.n	8005dac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005dce:	7dfb      	ldrb	r3, [r7, #23]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d105      	bne.n	8005de0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dd4:	4b39      	ldr	r3, [pc, #228]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd8:	4a38      	ldr	r2, [pc, #224]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005dda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 80a1 	beq.w	8005f2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005dea:	4b34      	ldr	r3, [pc, #208]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 030c 	and.w	r3, r3, #12
 8005df2:	2b08      	cmp	r3, #8
 8005df4:	d05c      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d141      	bne.n	8005e82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dfe:	4b31      	ldr	r3, [pc, #196]	@ (8005ec4 <HAL_RCC_OscConfig+0x478>)
 8005e00:	2200      	movs	r2, #0
 8005e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e04:	f7fc f83c 	bl	8001e80 <HAL_GetTick>
 8005e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e0a:	e008      	b.n	8005e1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e0c:	f7fc f838 	bl	8001e80 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d901      	bls.n	8005e1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e087      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e1e:	4b27      	ldr	r3, [pc, #156]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1f0      	bne.n	8005e0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	69da      	ldr	r2, [r3, #28]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e38:	019b      	lsls	r3, r3, #6
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e40:	085b      	lsrs	r3, r3, #1
 8005e42:	3b01      	subs	r3, #1
 8005e44:	041b      	lsls	r3, r3, #16
 8005e46:	431a      	orrs	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4c:	061b      	lsls	r3, r3, #24
 8005e4e:	491b      	ldr	r1, [pc, #108]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005e50:	4313      	orrs	r3, r2
 8005e52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e54:	4b1b      	ldr	r3, [pc, #108]	@ (8005ec4 <HAL_RCC_OscConfig+0x478>)
 8005e56:	2201      	movs	r2, #1
 8005e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e5a:	f7fc f811 	bl	8001e80 <HAL_GetTick>
 8005e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e60:	e008      	b.n	8005e74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e62:	f7fc f80d 	bl	8001e80 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e05c      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e74:	4b11      	ldr	r3, [pc, #68]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d0f0      	beq.n	8005e62 <HAL_RCC_OscConfig+0x416>
 8005e80:	e054      	b.n	8005f2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e82:	4b10      	ldr	r3, [pc, #64]	@ (8005ec4 <HAL_RCC_OscConfig+0x478>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e88:	f7fb fffa 	bl	8001e80 <HAL_GetTick>
 8005e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e8e:	e008      	b.n	8005ea2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e90:	f7fb fff6 	bl	8001e80 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d901      	bls.n	8005ea2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e045      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ea2:	4b06      	ldr	r3, [pc, #24]	@ (8005ebc <HAL_RCC_OscConfig+0x470>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1f0      	bne.n	8005e90 <HAL_RCC_OscConfig+0x444>
 8005eae:	e03d      	b.n	8005f2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d107      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e038      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
 8005ebc:	40023800 	.word	0x40023800
 8005ec0:	40007000 	.word	0x40007000
 8005ec4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f38 <HAL_RCC_OscConfig+0x4ec>)
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	699b      	ldr	r3, [r3, #24]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d028      	beq.n	8005f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d121      	bne.n	8005f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d11a      	bne.n	8005f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ef8:	4013      	ands	r3, r2
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005efe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d111      	bne.n	8005f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0e:	085b      	lsrs	r3, r3, #1
 8005f10:	3b01      	subs	r3, #1
 8005f12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d107      	bne.n	8005f28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d001      	beq.n	8005f2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e000      	b.n	8005f2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3718      	adds	r7, #24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	40023800 	.word	0x40023800

08005f3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e0cc      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f50:	4b68      	ldr	r3, [pc, #416]	@ (80060f4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d90c      	bls.n	8005f78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f5e:	4b65      	ldr	r3, [pc, #404]	@ (80060f4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	b2d2      	uxtb	r2, r2
 8005f64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f66:	4b63      	ldr	r3, [pc, #396]	@ (80060f4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0307 	and.w	r3, r3, #7
 8005f6e:	683a      	ldr	r2, [r7, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d001      	beq.n	8005f78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e0b8      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d020      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f90:	4b59      	ldr	r3, [pc, #356]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	4a58      	ldr	r2, [pc, #352]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005f9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d005      	beq.n	8005fb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fa8:	4b53      	ldr	r3, [pc, #332]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	4a52      	ldr	r2, [pc, #328]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fb4:	4b50      	ldr	r3, [pc, #320]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	494d      	ldr	r1, [pc, #308]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d044      	beq.n	800605c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d107      	bne.n	8005fea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fda:	4b47      	ldr	r3, [pc, #284]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d119      	bne.n	800601a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e07f      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d003      	beq.n	8005ffa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	d107      	bne.n	800600a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ffa:	4b3f      	ldr	r3, [pc, #252]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d109      	bne.n	800601a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e06f      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800600a:	4b3b      	ldr	r3, [pc, #236]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e067      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800601a:	4b37      	ldr	r3, [pc, #220]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f023 0203 	bic.w	r2, r3, #3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	4934      	ldr	r1, [pc, #208]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006028:	4313      	orrs	r3, r2
 800602a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800602c:	f7fb ff28 	bl	8001e80 <HAL_GetTick>
 8006030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006032:	e00a      	b.n	800604a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006034:	f7fb ff24 	bl	8001e80 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006042:	4293      	cmp	r3, r2
 8006044:	d901      	bls.n	800604a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e04f      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800604a:	4b2b      	ldr	r3, [pc, #172]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 020c 	and.w	r2, r3, #12
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	429a      	cmp	r2, r3
 800605a:	d1eb      	bne.n	8006034 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800605c:	4b25      	ldr	r3, [pc, #148]	@ (80060f4 <HAL_RCC_ClockConfig+0x1b8>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0307 	and.w	r3, r3, #7
 8006064:	683a      	ldr	r2, [r7, #0]
 8006066:	429a      	cmp	r2, r3
 8006068:	d20c      	bcs.n	8006084 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800606a:	4b22      	ldr	r3, [pc, #136]	@ (80060f4 <HAL_RCC_ClockConfig+0x1b8>)
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	b2d2      	uxtb	r2, r2
 8006070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006072:	4b20      	ldr	r3, [pc, #128]	@ (80060f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0307 	and.w	r3, r3, #7
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d001      	beq.n	8006084 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e032      	b.n	80060ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d008      	beq.n	80060a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006090:	4b19      	ldr	r3, [pc, #100]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4916      	ldr	r1, [pc, #88]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d009      	beq.n	80060c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060ae:	4b12      	ldr	r3, [pc, #72]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	490e      	ldr	r1, [pc, #56]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060c2:	f000 f821 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 80060c6:	4602      	mov	r2, r0
 80060c8:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	091b      	lsrs	r3, r3, #4
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	490a      	ldr	r1, [pc, #40]	@ (80060fc <HAL_RCC_ClockConfig+0x1c0>)
 80060d4:	5ccb      	ldrb	r3, [r1, r3]
 80060d6:	fa22 f303 	lsr.w	r3, r2, r3
 80060da:	4a09      	ldr	r2, [pc, #36]	@ (8006100 <HAL_RCC_ClockConfig+0x1c4>)
 80060dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80060de:	4b09      	ldr	r3, [pc, #36]	@ (8006104 <HAL_RCC_ClockConfig+0x1c8>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fb fe88 	bl	8001df8 <HAL_InitTick>

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40023c00 	.word	0x40023c00
 80060f8:	40023800 	.word	0x40023800
 80060fc:	0800ca0c 	.word	0x0800ca0c
 8006100:	20000004 	.word	0x20000004
 8006104:	20000008 	.word	0x20000008

08006108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800610c:	b094      	sub	sp, #80	@ 0x50
 800610e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006110:	2300      	movs	r3, #0
 8006112:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006114:	2300      	movs	r3, #0
 8006116:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800611c:	2300      	movs	r3, #0
 800611e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006120:	4b79      	ldr	r3, [pc, #484]	@ (8006308 <HAL_RCC_GetSysClockFreq+0x200>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 030c 	and.w	r3, r3, #12
 8006128:	2b08      	cmp	r3, #8
 800612a:	d00d      	beq.n	8006148 <HAL_RCC_GetSysClockFreq+0x40>
 800612c:	2b08      	cmp	r3, #8
 800612e:	f200 80e1 	bhi.w	80062f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <HAL_RCC_GetSysClockFreq+0x34>
 8006136:	2b04      	cmp	r3, #4
 8006138:	d003      	beq.n	8006142 <HAL_RCC_GetSysClockFreq+0x3a>
 800613a:	e0db      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800613c:	4b73      	ldr	r3, [pc, #460]	@ (800630c <HAL_RCC_GetSysClockFreq+0x204>)
 800613e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006140:	e0db      	b.n	80062fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006142:	4b73      	ldr	r3, [pc, #460]	@ (8006310 <HAL_RCC_GetSysClockFreq+0x208>)
 8006144:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006146:	e0d8      	b.n	80062fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006148:	4b6f      	ldr	r3, [pc, #444]	@ (8006308 <HAL_RCC_GetSysClockFreq+0x200>)
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006150:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006152:	4b6d      	ldr	r3, [pc, #436]	@ (8006308 <HAL_RCC_GetSysClockFreq+0x200>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d063      	beq.n	8006226 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800615e:	4b6a      	ldr	r3, [pc, #424]	@ (8006308 <HAL_RCC_GetSysClockFreq+0x200>)
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	099b      	lsrs	r3, r3, #6
 8006164:	2200      	movs	r2, #0
 8006166:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006168:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800616a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006170:	633b      	str	r3, [r7, #48]	@ 0x30
 8006172:	2300      	movs	r3, #0
 8006174:	637b      	str	r3, [r7, #52]	@ 0x34
 8006176:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800617a:	4622      	mov	r2, r4
 800617c:	462b      	mov	r3, r5
 800617e:	f04f 0000 	mov.w	r0, #0
 8006182:	f04f 0100 	mov.w	r1, #0
 8006186:	0159      	lsls	r1, r3, #5
 8006188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800618c:	0150      	lsls	r0, r2, #5
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	4621      	mov	r1, r4
 8006194:	1a51      	subs	r1, r2, r1
 8006196:	6139      	str	r1, [r7, #16]
 8006198:	4629      	mov	r1, r5
 800619a:	eb63 0301 	sbc.w	r3, r3, r1
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	f04f 0200 	mov.w	r2, #0
 80061a4:	f04f 0300 	mov.w	r3, #0
 80061a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061ac:	4659      	mov	r1, fp
 80061ae:	018b      	lsls	r3, r1, #6
 80061b0:	4651      	mov	r1, sl
 80061b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061b6:	4651      	mov	r1, sl
 80061b8:	018a      	lsls	r2, r1, #6
 80061ba:	4651      	mov	r1, sl
 80061bc:	ebb2 0801 	subs.w	r8, r2, r1
 80061c0:	4659      	mov	r1, fp
 80061c2:	eb63 0901 	sbc.w	r9, r3, r1
 80061c6:	f04f 0200 	mov.w	r2, #0
 80061ca:	f04f 0300 	mov.w	r3, #0
 80061ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061da:	4690      	mov	r8, r2
 80061dc:	4699      	mov	r9, r3
 80061de:	4623      	mov	r3, r4
 80061e0:	eb18 0303 	adds.w	r3, r8, r3
 80061e4:	60bb      	str	r3, [r7, #8]
 80061e6:	462b      	mov	r3, r5
 80061e8:	eb49 0303 	adc.w	r3, r9, r3
 80061ec:	60fb      	str	r3, [r7, #12]
 80061ee:	f04f 0200 	mov.w	r2, #0
 80061f2:	f04f 0300 	mov.w	r3, #0
 80061f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80061fa:	4629      	mov	r1, r5
 80061fc:	024b      	lsls	r3, r1, #9
 80061fe:	4621      	mov	r1, r4
 8006200:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006204:	4621      	mov	r1, r4
 8006206:	024a      	lsls	r2, r1, #9
 8006208:	4610      	mov	r0, r2
 800620a:	4619      	mov	r1, r3
 800620c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800620e:	2200      	movs	r2, #0
 8006210:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006212:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006214:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006218:	f7fa fcf8 	bl	8000c0c <__aeabi_uldivmod>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	4613      	mov	r3, r2
 8006222:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006224:	e058      	b.n	80062d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006226:	4b38      	ldr	r3, [pc, #224]	@ (8006308 <HAL_RCC_GetSysClockFreq+0x200>)
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	099b      	lsrs	r3, r3, #6
 800622c:	2200      	movs	r2, #0
 800622e:	4618      	mov	r0, r3
 8006230:	4611      	mov	r1, r2
 8006232:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006236:	623b      	str	r3, [r7, #32]
 8006238:	2300      	movs	r3, #0
 800623a:	627b      	str	r3, [r7, #36]	@ 0x24
 800623c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006240:	4642      	mov	r2, r8
 8006242:	464b      	mov	r3, r9
 8006244:	f04f 0000 	mov.w	r0, #0
 8006248:	f04f 0100 	mov.w	r1, #0
 800624c:	0159      	lsls	r1, r3, #5
 800624e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006252:	0150      	lsls	r0, r2, #5
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4641      	mov	r1, r8
 800625a:	ebb2 0a01 	subs.w	sl, r2, r1
 800625e:	4649      	mov	r1, r9
 8006260:	eb63 0b01 	sbc.w	fp, r3, r1
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f04f 0300 	mov.w	r3, #0
 800626c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006270:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006274:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006278:	ebb2 040a 	subs.w	r4, r2, sl
 800627c:	eb63 050b 	sbc.w	r5, r3, fp
 8006280:	f04f 0200 	mov.w	r2, #0
 8006284:	f04f 0300 	mov.w	r3, #0
 8006288:	00eb      	lsls	r3, r5, #3
 800628a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800628e:	00e2      	lsls	r2, r4, #3
 8006290:	4614      	mov	r4, r2
 8006292:	461d      	mov	r5, r3
 8006294:	4643      	mov	r3, r8
 8006296:	18e3      	adds	r3, r4, r3
 8006298:	603b      	str	r3, [r7, #0]
 800629a:	464b      	mov	r3, r9
 800629c:	eb45 0303 	adc.w	r3, r5, r3
 80062a0:	607b      	str	r3, [r7, #4]
 80062a2:	f04f 0200 	mov.w	r2, #0
 80062a6:	f04f 0300 	mov.w	r3, #0
 80062aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062ae:	4629      	mov	r1, r5
 80062b0:	028b      	lsls	r3, r1, #10
 80062b2:	4621      	mov	r1, r4
 80062b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062b8:	4621      	mov	r1, r4
 80062ba:	028a      	lsls	r2, r1, #10
 80062bc:	4610      	mov	r0, r2
 80062be:	4619      	mov	r1, r3
 80062c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062c2:	2200      	movs	r2, #0
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	61fa      	str	r2, [r7, #28]
 80062c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062cc:	f7fa fc9e 	bl	8000c0c <__aeabi_uldivmod>
 80062d0:	4602      	mov	r2, r0
 80062d2:	460b      	mov	r3, r1
 80062d4:	4613      	mov	r3, r2
 80062d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80062d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006308 <HAL_RCC_GetSysClockFreq+0x200>)
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	0c1b      	lsrs	r3, r3, #16
 80062de:	f003 0303 	and.w	r3, r3, #3
 80062e2:	3301      	adds	r3, #1
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80062e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80062ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062f2:	e002      	b.n	80062fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062f4:	4b05      	ldr	r3, [pc, #20]	@ (800630c <HAL_RCC_GetSysClockFreq+0x204>)
 80062f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3750      	adds	r7, #80	@ 0x50
 8006300:	46bd      	mov	sp, r7
 8006302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006306:	bf00      	nop
 8006308:	40023800 	.word	0x40023800
 800630c:	00f42400 	.word	0x00f42400
 8006310:	007a1200 	.word	0x007a1200

08006314 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006314:	b480      	push	{r7}
 8006316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006318:	4b03      	ldr	r3, [pc, #12]	@ (8006328 <HAL_RCC_GetHCLKFreq+0x14>)
 800631a:	681b      	ldr	r3, [r3, #0]
}
 800631c:	4618      	mov	r0, r3
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	20000004 	.word	0x20000004

0800632c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006330:	f7ff fff0 	bl	8006314 <HAL_RCC_GetHCLKFreq>
 8006334:	4602      	mov	r2, r0
 8006336:	4b05      	ldr	r3, [pc, #20]	@ (800634c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	0a9b      	lsrs	r3, r3, #10
 800633c:	f003 0307 	and.w	r3, r3, #7
 8006340:	4903      	ldr	r1, [pc, #12]	@ (8006350 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006342:	5ccb      	ldrb	r3, [r1, r3]
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006348:	4618      	mov	r0, r3
 800634a:	bd80      	pop	{r7, pc}
 800634c:	40023800 	.word	0x40023800
 8006350:	0800ca1c 	.word	0x0800ca1c

08006354 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800635c:	2300      	movs	r3, #0
 800635e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006360:	2300      	movs	r3, #0
 8006362:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0301 	and.w	r3, r3, #1
 800636c:	2b00      	cmp	r3, #0
 800636e:	d105      	bne.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006378:	2b00      	cmp	r3, #0
 800637a:	d035      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800637c:	4b62      	ldr	r3, [pc, #392]	@ (8006508 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800637e:	2200      	movs	r2, #0
 8006380:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006382:	f7fb fd7d 	bl	8001e80 <HAL_GetTick>
 8006386:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006388:	e008      	b.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800638a:	f7fb fd79 	bl	8001e80 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d901      	bls.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e0b0      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800639c:	4b5b      	ldr	r3, [pc, #364]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1f0      	bne.n	800638a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	019a      	lsls	r2, r3, #6
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	071b      	lsls	r3, r3, #28
 80063b4:	4955      	ldr	r1, [pc, #340]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80063bc:	4b52      	ldr	r3, [pc, #328]	@ (8006508 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80063be:	2201      	movs	r2, #1
 80063c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80063c2:	f7fb fd5d 	bl	8001e80 <HAL_GetTick>
 80063c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063c8:	e008      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063ca:	f7fb fd59 	bl	8001e80 <HAL_GetTick>
 80063ce:	4602      	mov	r2, r0
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	1ad3      	subs	r3, r2, r3
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d901      	bls.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063d8:	2303      	movs	r3, #3
 80063da:	e090      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063dc:	4b4b      	ldr	r3, [pc, #300]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d0f0      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0302 	and.w	r3, r3, #2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 8083 	beq.w	80064fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
 80063fa:	4b44      	ldr	r3, [pc, #272]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	4a43      	ldr	r2, [pc, #268]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006400:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006404:	6413      	str	r3, [r2, #64]	@ 0x40
 8006406:	4b41      	ldr	r3, [pc, #260]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006412:	4b3f      	ldr	r3, [pc, #252]	@ (8006510 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a3e      	ldr	r2, [pc, #248]	@ (8006510 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006418:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800641c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800641e:	f7fb fd2f 	bl	8001e80 <HAL_GetTick>
 8006422:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006424:	e008      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006426:	f7fb fd2b 	bl	8001e80 <HAL_GetTick>
 800642a:	4602      	mov	r2, r0
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	2b02      	cmp	r3, #2
 8006432:	d901      	bls.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e062      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006438:	4b35      	ldr	r3, [pc, #212]	@ (8006510 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006440:	2b00      	cmp	r3, #0
 8006442:	d0f0      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006444:	4b31      	ldr	r3, [pc, #196]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006448:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800644c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d02f      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	429a      	cmp	r2, r3
 8006460:	d028      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006462:	4b2a      	ldr	r3, [pc, #168]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800646a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800646c:	4b29      	ldr	r3, [pc, #164]	@ (8006514 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800646e:	2201      	movs	r2, #1
 8006470:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006472:	4b28      	ldr	r3, [pc, #160]	@ (8006514 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006474:	2200      	movs	r2, #0
 8006476:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006478:	4a24      	ldr	r2, [pc, #144]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800647e:	4b23      	ldr	r3, [pc, #140]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	2b01      	cmp	r3, #1
 8006488:	d114      	bne.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800648a:	f7fb fcf9 	bl	8001e80 <HAL_GetTick>
 800648e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006490:	e00a      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006492:	f7fb fcf5 	bl	8001e80 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e02a      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064a8:	4b18      	ldr	r3, [pc, #96]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0ee      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064c0:	d10d      	bne.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80064c2:	4b12      	ldr	r3, [pc, #72]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80064d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064d6:	490d      	ldr	r1, [pc, #52]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064d8:	4313      	orrs	r3, r2
 80064da:	608b      	str	r3, [r1, #8]
 80064dc:	e005      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80064de:	4b0b      	ldr	r3, [pc, #44]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	4a0a      	ldr	r2, [pc, #40]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064e4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80064e8:	6093      	str	r3, [r2, #8]
 80064ea:	4b08      	ldr	r3, [pc, #32]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064f6:	4905      	ldr	r1, [pc, #20]	@ (800650c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3718      	adds	r7, #24
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	42470068 	.word	0x42470068
 800650c:	40023800 	.word	0x40023800
 8006510:	40007000 	.word	0x40007000
 8006514:	42470e40 	.word	0x42470e40

08006518 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006520:	2300      	movs	r3, #0
 8006522:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006524:	2300      	movs	r3, #0
 8006526:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006528:	2300      	movs	r3, #0
 800652a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800652c:	2300      	movs	r3, #0
 800652e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d13f      	bne.n	80065b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006536:	4b24      	ldr	r3, [pc, #144]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800653e:	60fb      	str	r3, [r7, #12]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d006      	beq.n	8006554 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800654c:	d12f      	bne.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800654e:	4b1f      	ldr	r3, [pc, #124]	@ (80065cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006550:	617b      	str	r3, [r7, #20]
          break;
 8006552:	e02f      	b.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006554:	4b1c      	ldr	r3, [pc, #112]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800655c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006560:	d108      	bne.n	8006574 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006562:	4b19      	ldr	r3, [pc, #100]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800656a:	4a19      	ldr	r2, [pc, #100]	@ (80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800656c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006570:	613b      	str	r3, [r7, #16]
 8006572:	e007      	b.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006574:	4b14      	ldr	r3, [pc, #80]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800657c:	4a15      	ldr	r2, [pc, #84]	@ (80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800657e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006582:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006584:	4b10      	ldr	r3, [pc, #64]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006586:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800658a:	099b      	lsrs	r3, r3, #6
 800658c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	fb02 f303 	mul.w	r3, r2, r3
 8006596:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006598:	4b0b      	ldr	r3, [pc, #44]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800659a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800659e:	0f1b      	lsrs	r3, r3, #28
 80065a0:	f003 0307 	and.w	r3, r3, #7
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065aa:	617b      	str	r3, [r7, #20]
          break;
 80065ac:	e002      	b.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80065ae:	2300      	movs	r3, #0
 80065b0:	617b      	str	r3, [r7, #20]
          break;
 80065b2:	bf00      	nop
        }
      }
      break;
 80065b4:	e000      	b.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80065b6:	bf00      	nop
    }
  }
  return frequency;
 80065b8:	697b      	ldr	r3, [r7, #20]
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	371c      	adds	r7, #28
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40023800 	.word	0x40023800
 80065cc:	00bb8000 	.word	0x00bb8000
 80065d0:	007a1200 	.word	0x007a1200
 80065d4:	00f42400 	.word	0x00f42400

080065d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e07b      	b.n	80066e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d108      	bne.n	8006604 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065fa:	d009      	beq.n	8006610 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	61da      	str	r2, [r3, #28]
 8006602:	e005      	b.n	8006610 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	d106      	bne.n	8006630 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7fb f99a 	bl	8001964 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006646:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006658:	431a      	orrs	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006662:	431a      	orrs	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	431a      	orrs	r2, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	431a      	orrs	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006680:	431a      	orrs	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800668a:	431a      	orrs	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6a1b      	ldr	r3, [r3, #32]
 8006690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006694:	ea42 0103 	orr.w	r1, r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	0c1b      	lsrs	r3, r3, #16
 80066ae:	f003 0104 	and.w	r1, r3, #4
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b6:	f003 0210 	and.w	r2, r3, #16
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	69da      	ldr	r2, [r3, #28]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b082      	sub	sp, #8
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e041      	b.n	8006780 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006702:	b2db      	uxtb	r3, r3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d106      	bne.n	8006716 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7fb faff 	bl	8001d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2202      	movs	r2, #2
 800671a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	3304      	adds	r3, #4
 8006726:	4619      	mov	r1, r3
 8006728:	4610      	mov	r0, r2
 800672a:	f000 fa7d 	bl	8006c28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	d001      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e04e      	b.n	800683e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0201 	orr.w	r2, r2, #1
 80067b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a23      	ldr	r2, [pc, #140]	@ (800684c <HAL_TIM_Base_Start_IT+0xc4>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d022      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ca:	d01d      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006850 <HAL_TIM_Base_Start_IT+0xc8>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d018      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a1e      	ldr	r2, [pc, #120]	@ (8006854 <HAL_TIM_Base_Start_IT+0xcc>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d013      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006858 <HAL_TIM_Base_Start_IT+0xd0>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00e      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a1b      	ldr	r2, [pc, #108]	@ (800685c <HAL_TIM_Base_Start_IT+0xd4>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d009      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a19      	ldr	r2, [pc, #100]	@ (8006860 <HAL_TIM_Base_Start_IT+0xd8>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d004      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x80>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a18      	ldr	r2, [pc, #96]	@ (8006864 <HAL_TIM_Base_Start_IT+0xdc>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d111      	bne.n	800682c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	f003 0307 	and.w	r3, r3, #7
 8006812:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b06      	cmp	r3, #6
 8006818:	d010      	beq.n	800683c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f042 0201 	orr.w	r2, r2, #1
 8006828:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800682a:	e007      	b.n	800683c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f042 0201 	orr.w	r2, r2, #1
 800683a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	40010000 	.word	0x40010000
 8006850:	40000400 	.word	0x40000400
 8006854:	40000800 	.word	0x40000800
 8006858:	40000c00 	.word	0x40000c00
 800685c:	40010400 	.word	0x40010400
 8006860:	40014000 	.word	0x40014000
 8006864:	40001800 	.word	0x40001800

08006868 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d020      	beq.n	80068cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f003 0302 	and.w	r3, r3, #2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d01b      	beq.n	80068cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f06f 0202 	mvn.w	r2, #2
 800689c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	f003 0303 	and.w	r3, r3, #3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f999 	bl	8006bea <HAL_TIM_IC_CaptureCallback>
 80068b8:	e005      	b.n	80068c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f98b 	bl	8006bd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 f99c 	bl	8006bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f003 0304 	and.w	r3, r3, #4
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d020      	beq.n	8006918 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f003 0304 	and.w	r3, r3, #4
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d01b      	beq.n	8006918 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f06f 0204 	mvn.w	r2, #4
 80068e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2202      	movs	r2, #2
 80068ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d003      	beq.n	8006906 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f973 	bl	8006bea <HAL_TIM_IC_CaptureCallback>
 8006904:	e005      	b.n	8006912 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f965 	bl	8006bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 f976 	bl	8006bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f003 0308 	and.w	r3, r3, #8
 800691e:	2b00      	cmp	r3, #0
 8006920:	d020      	beq.n	8006964 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f003 0308 	and.w	r3, r3, #8
 8006928:	2b00      	cmp	r3, #0
 800692a:	d01b      	beq.n	8006964 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f06f 0208 	mvn.w	r2, #8
 8006934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2204      	movs	r2, #4
 800693a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	69db      	ldr	r3, [r3, #28]
 8006942:	f003 0303 	and.w	r3, r3, #3
 8006946:	2b00      	cmp	r3, #0
 8006948:	d003      	beq.n	8006952 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f94d 	bl	8006bea <HAL_TIM_IC_CaptureCallback>
 8006950:	e005      	b.n	800695e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f93f 	bl	8006bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f950 	bl	8006bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f003 0310 	and.w	r3, r3, #16
 800696a:	2b00      	cmp	r3, #0
 800696c:	d020      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f003 0310 	and.w	r3, r3, #16
 8006974:	2b00      	cmp	r3, #0
 8006976:	d01b      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0210 	mvn.w	r2, #16
 8006980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2208      	movs	r2, #8
 8006986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006992:	2b00      	cmp	r3, #0
 8006994:	d003      	beq.n	800699e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f927 	bl	8006bea <HAL_TIM_IC_CaptureCallback>
 800699c:	e005      	b.n	80069aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f919 	bl	8006bd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f92a 	bl	8006bfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00c      	beq.n	80069d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d007      	beq.n	80069d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f06f 0201 	mvn.w	r2, #1
 80069cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7fa ff20 	bl	8001814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00c      	beq.n	80069f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d007      	beq.n	80069f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80069f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 fae4 	bl	8006fc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00c      	beq.n	8006a1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d007      	beq.n	8006a1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f8fb 	bl	8006c12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	f003 0320 	and.w	r3, r3, #32
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d00c      	beq.n	8006a40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	f003 0320 	and.w	r3, r3, #32
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d007      	beq.n	8006a40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f06f 0220 	mvn.w	r2, #32
 8006a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fab6 	bl	8006fac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a40:	bf00      	nop
 8006a42:	3710      	adds	r7, #16
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a52:	2300      	movs	r3, #0
 8006a54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d101      	bne.n	8006a64 <HAL_TIM_ConfigClockSource+0x1c>
 8006a60:	2302      	movs	r3, #2
 8006a62:	e0b4      	b.n	8006bce <HAL_TIM_ConfigClockSource+0x186>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a9c:	d03e      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0xd4>
 8006a9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aa2:	f200 8087 	bhi.w	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aaa:	f000 8086 	beq.w	8006bba <HAL_TIM_ConfigClockSource+0x172>
 8006aae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ab2:	d87f      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ab4:	2b70      	cmp	r3, #112	@ 0x70
 8006ab6:	d01a      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0xa6>
 8006ab8:	2b70      	cmp	r3, #112	@ 0x70
 8006aba:	d87b      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006abc:	2b60      	cmp	r3, #96	@ 0x60
 8006abe:	d050      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0x11a>
 8006ac0:	2b60      	cmp	r3, #96	@ 0x60
 8006ac2:	d877      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ac4:	2b50      	cmp	r3, #80	@ 0x50
 8006ac6:	d03c      	beq.n	8006b42 <HAL_TIM_ConfigClockSource+0xfa>
 8006ac8:	2b50      	cmp	r3, #80	@ 0x50
 8006aca:	d873      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006acc:	2b40      	cmp	r3, #64	@ 0x40
 8006ace:	d058      	beq.n	8006b82 <HAL_TIM_ConfigClockSource+0x13a>
 8006ad0:	2b40      	cmp	r3, #64	@ 0x40
 8006ad2:	d86f      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ad4:	2b30      	cmp	r3, #48	@ 0x30
 8006ad6:	d064      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ad8:	2b30      	cmp	r3, #48	@ 0x30
 8006ada:	d86b      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006adc:	2b20      	cmp	r3, #32
 8006ade:	d060      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ae0:	2b20      	cmp	r3, #32
 8006ae2:	d867      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d05c      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ae8:	2b10      	cmp	r3, #16
 8006aea:	d05a      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006aec:	e062      	b.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006afe:	f000 f9b9 	bl	8006e74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	609a      	str	r2, [r3, #8]
      break;
 8006b1a:	e04f      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b2c:	f000 f9a2 	bl	8006e74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689a      	ldr	r2, [r3, #8]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b3e:	609a      	str	r2, [r3, #8]
      break;
 8006b40:	e03c      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b4e:	461a      	mov	r2, r3
 8006b50:	f000 f916 	bl	8006d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2150      	movs	r1, #80	@ 0x50
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 f96f 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 8006b60:	e02c      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b6e:	461a      	mov	r2, r3
 8006b70:	f000 f935 	bl	8006dde <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2160      	movs	r1, #96	@ 0x60
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 f95f 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 8006b80:	e01c      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b8e:	461a      	mov	r2, r3
 8006b90:	f000 f8f6 	bl	8006d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2140      	movs	r1, #64	@ 0x40
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 f94f 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 8006ba0:	e00c      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4619      	mov	r1, r3
 8006bac:	4610      	mov	r0, r2
 8006bae:	f000 f946 	bl	8006e3e <TIM_ITRx_SetConfig>
      break;
 8006bb2:	e003      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8006bb8:	e000      	b.n	8006bbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006bba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bde:	bf00      	nop
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006bea:	b480      	push	{r7}
 8006bec:	b083      	sub	sp, #12
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006bf2:	bf00      	nop
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006bfe:	b480      	push	{r7}
 8006c00:	b083      	sub	sp, #12
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c06:	bf00      	nop
 8006c08:	370c      	adds	r7, #12
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c12:	b480      	push	{r7}
 8006c14:	b083      	sub	sp, #12
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c1a:	bf00      	nop
 8006c1c:	370c      	adds	r7, #12
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr
	...

08006c28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	4a46      	ldr	r2, [pc, #280]	@ (8006d54 <TIM_Base_SetConfig+0x12c>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d013      	beq.n	8006c68 <TIM_Base_SetConfig+0x40>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c46:	d00f      	beq.n	8006c68 <TIM_Base_SetConfig+0x40>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a43      	ldr	r2, [pc, #268]	@ (8006d58 <TIM_Base_SetConfig+0x130>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d00b      	beq.n	8006c68 <TIM_Base_SetConfig+0x40>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a42      	ldr	r2, [pc, #264]	@ (8006d5c <TIM_Base_SetConfig+0x134>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d007      	beq.n	8006c68 <TIM_Base_SetConfig+0x40>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4a41      	ldr	r2, [pc, #260]	@ (8006d60 <TIM_Base_SetConfig+0x138>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d003      	beq.n	8006c68 <TIM_Base_SetConfig+0x40>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	4a40      	ldr	r2, [pc, #256]	@ (8006d64 <TIM_Base_SetConfig+0x13c>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d108      	bne.n	8006c7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a35      	ldr	r2, [pc, #212]	@ (8006d54 <TIM_Base_SetConfig+0x12c>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d02b      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c88:	d027      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a32      	ldr	r2, [pc, #200]	@ (8006d58 <TIM_Base_SetConfig+0x130>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d023      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a31      	ldr	r2, [pc, #196]	@ (8006d5c <TIM_Base_SetConfig+0x134>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d01f      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a30      	ldr	r2, [pc, #192]	@ (8006d60 <TIM_Base_SetConfig+0x138>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d01b      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8006d64 <TIM_Base_SetConfig+0x13c>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d017      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a2e      	ldr	r2, [pc, #184]	@ (8006d68 <TIM_Base_SetConfig+0x140>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d013      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8006d6c <TIM_Base_SetConfig+0x144>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d00f      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	4a2c      	ldr	r2, [pc, #176]	@ (8006d70 <TIM_Base_SetConfig+0x148>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d00b      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8006d74 <TIM_Base_SetConfig+0x14c>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d007      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a2a      	ldr	r2, [pc, #168]	@ (8006d78 <TIM_Base_SetConfig+0x150>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d003      	beq.n	8006cda <TIM_Base_SetConfig+0xb2>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a29      	ldr	r2, [pc, #164]	@ (8006d7c <TIM_Base_SetConfig+0x154>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d108      	bne.n	8006cec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	689a      	ldr	r2, [r3, #8]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a10      	ldr	r2, [pc, #64]	@ (8006d54 <TIM_Base_SetConfig+0x12c>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d003      	beq.n	8006d20 <TIM_Base_SetConfig+0xf8>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a12      	ldr	r2, [pc, #72]	@ (8006d64 <TIM_Base_SetConfig+0x13c>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d103      	bne.n	8006d28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	691a      	ldr	r2, [r3, #16]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d105      	bne.n	8006d46 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	f023 0201 	bic.w	r2, r3, #1
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	611a      	str	r2, [r3, #16]
  }
}
 8006d46:	bf00      	nop
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40010000 	.word	0x40010000
 8006d58:	40000400 	.word	0x40000400
 8006d5c:	40000800 	.word	0x40000800
 8006d60:	40000c00 	.word	0x40000c00
 8006d64:	40010400 	.word	0x40010400
 8006d68:	40014000 	.word	0x40014000
 8006d6c:	40014400 	.word	0x40014400
 8006d70:	40014800 	.word	0x40014800
 8006d74:	40001800 	.word	0x40001800
 8006d78:	40001c00 	.word	0x40001c00
 8006d7c:	40002000 	.word	0x40002000

08006d80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	f023 0201 	bic.w	r2, r3, #1
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006daa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f023 030a 	bic.w	r3, r3, #10
 8006dbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	697a      	ldr	r2, [r7, #20]
 8006dd0:	621a      	str	r2, [r3, #32]
}
 8006dd2:	bf00      	nop
 8006dd4:	371c      	adds	r7, #28
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr

08006dde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dde:	b480      	push	{r7}
 8006de0:	b087      	sub	sp, #28
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	60f8      	str	r0, [r7, #12]
 8006de6:	60b9      	str	r1, [r7, #8]
 8006de8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6a1b      	ldr	r3, [r3, #32]
 8006dee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	f023 0210 	bic.w	r2, r3, #16
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	031b      	lsls	r3, r3, #12
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e1a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	011b      	lsls	r3, r3, #4
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	621a      	str	r2, [r3, #32]
}
 8006e32:	bf00      	nop
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr

08006e3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b085      	sub	sp, #20
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
 8006e46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e56:	683a      	ldr	r2, [r7, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	f043 0307 	orr.w	r3, r3, #7
 8006e60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	609a      	str	r2, [r3, #8]
}
 8006e68:	bf00      	nop
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b087      	sub	sp, #28
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
 8006e80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	021a      	lsls	r2, r3, #8
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	431a      	orrs	r2, r3
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	609a      	str	r2, [r3, #8]
}
 8006ea8:	bf00      	nop
 8006eaa:	371c      	adds	r7, #28
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b085      	sub	sp, #20
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d101      	bne.n	8006ecc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ec8:	2302      	movs	r3, #2
 8006eca:	e05a      	b.n	8006f82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ef2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a21      	ldr	r2, [pc, #132]	@ (8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d022      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f18:	d01d      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a1d      	ldr	r2, [pc, #116]	@ (8006f94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d018      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a1b      	ldr	r2, [pc, #108]	@ (8006f98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d013      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a1a      	ldr	r2, [pc, #104]	@ (8006f9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d00e      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a18      	ldr	r2, [pc, #96]	@ (8006fa0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d009      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a17      	ldr	r2, [pc, #92]	@ (8006fa4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d004      	beq.n	8006f56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a15      	ldr	r2, [pc, #84]	@ (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d10c      	bne.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3714      	adds	r7, #20
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	40010000 	.word	0x40010000
 8006f94:	40000400 	.word	0x40000400
 8006f98:	40000800 	.word	0x40000800
 8006f9c:	40000c00 	.word	0x40000c00
 8006fa0:	40010400 	.word	0x40010400
 8006fa4:	40014000 	.word	0x40014000
 8006fa8:	40001800 	.word	0x40001800

08006fac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fc8:	bf00      	nop
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b084      	sub	sp, #16
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
 8006fde:	f107 001c 	add.w	r0, r7, #28
 8006fe2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006fe6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d123      	bne.n	8007036 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007016:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800701a:	2b01      	cmp	r3, #1
 800701c:	d105      	bne.n	800702a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 f9dc 	bl	80073e8 <USB_CoreReset>
 8007030:	4603      	mov	r3, r0
 8007032:	73fb      	strb	r3, [r7, #15]
 8007034:	e01b      	b.n	800706e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f9d0 	bl	80073e8 <USB_CoreReset>
 8007048:	4603      	mov	r3, r0
 800704a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800704c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007050:	2b00      	cmp	r3, #0
 8007052:	d106      	bne.n	8007062 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007058:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007060:	e005      	b.n	800706e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007066:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800706e:	7fbb      	ldrb	r3, [r7, #30]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d10b      	bne.n	800708c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f043 0206 	orr.w	r2, r3, #6
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f043 0220 	orr.w	r2, r3, #32
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800708c:	7bfb      	ldrb	r3, [r7, #15]
}
 800708e:	4618      	mov	r0, r3
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007098:	b004      	add	sp, #16
 800709a:	4770      	bx	lr

0800709c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f043 0201 	orr.w	r2, r3, #1
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	370c      	adds	r7, #12
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr

080070be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070be:	b480      	push	{r7}
 80070c0:	b083      	sub	sp, #12
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f023 0201 	bic.w	r2, r3, #1
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	460b      	mov	r3, r1
 80070ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80070ec:	2300      	movs	r3, #0
 80070ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070fc:	78fb      	ldrb	r3, [r7, #3]
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d115      	bne.n	800712e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800710e:	200a      	movs	r0, #10
 8007110:	f7fa fec2 	bl	8001e98 <HAL_Delay>
      ms += 10U;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	330a      	adds	r3, #10
 8007118:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f956 	bl	80073cc <USB_GetMode>
 8007120:	4603      	mov	r3, r0
 8007122:	2b01      	cmp	r3, #1
 8007124:	d01e      	beq.n	8007164 <USB_SetCurrentMode+0x84>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2bc7      	cmp	r3, #199	@ 0xc7
 800712a:	d9f0      	bls.n	800710e <USB_SetCurrentMode+0x2e>
 800712c:	e01a      	b.n	8007164 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800712e:	78fb      	ldrb	r3, [r7, #3]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d115      	bne.n	8007160 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007140:	200a      	movs	r0, #10
 8007142:	f7fa fea9 	bl	8001e98 <HAL_Delay>
      ms += 10U;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	330a      	adds	r3, #10
 800714a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 f93d 	bl	80073cc <USB_GetMode>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d005      	beq.n	8007164 <USB_SetCurrentMode+0x84>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2bc7      	cmp	r3, #199	@ 0xc7
 800715c:	d9f0      	bls.n	8007140 <USB_SetCurrentMode+0x60>
 800715e:	e001      	b.n	8007164 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e005      	b.n	8007170 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2bc8      	cmp	r3, #200	@ 0xc8
 8007168:	d101      	bne.n	800716e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e000      	b.n	8007170 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007182:	2300      	movs	r3, #0
 8007184:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	3301      	adds	r3, #1
 800718a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007192:	d901      	bls.n	8007198 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007194:	2303      	movs	r3, #3
 8007196:	e01b      	b.n	80071d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691b      	ldr	r3, [r3, #16]
 800719c:	2b00      	cmp	r3, #0
 800719e:	daf2      	bge.n	8007186 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	019b      	lsls	r3, r3, #6
 80071a8:	f043 0220 	orr.w	r2, r3, #32
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	3301      	adds	r3, #1
 80071b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071bc:	d901      	bls.n	80071c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e006      	b.n	80071d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	f003 0320 	and.w	r3, r3, #32
 80071ca:	2b20      	cmp	r3, #32
 80071cc:	d0f0      	beq.n	80071b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	3301      	adds	r3, #1
 80071ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071f4:	d901      	bls.n	80071fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e018      	b.n	800722c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	daf2      	bge.n	80071e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007202:	2300      	movs	r3, #0
 8007204:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2210      	movs	r2, #16
 800720a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	3301      	adds	r3, #1
 8007210:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007218:	d901      	bls.n	800721e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e006      	b.n	800722c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	f003 0310 	and.w	r3, r3, #16
 8007226:	2b10      	cmp	r3, #16
 8007228:	d0f0      	beq.n	800720c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3714      	adds	r7, #20
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007238:	b480      	push	{r7}
 800723a:	b089      	sub	sp, #36	@ 0x24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	4611      	mov	r1, r2
 8007244:	461a      	mov	r2, r3
 8007246:	460b      	mov	r3, r1
 8007248:	71fb      	strb	r3, [r7, #7]
 800724a:	4613      	mov	r3, r2
 800724c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007256:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800725a:	2b00      	cmp	r3, #0
 800725c:	d123      	bne.n	80072a6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800725e:	88bb      	ldrh	r3, [r7, #4]
 8007260:	3303      	adds	r3, #3
 8007262:	089b      	lsrs	r3, r3, #2
 8007264:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007266:	2300      	movs	r3, #0
 8007268:	61bb      	str	r3, [r7, #24]
 800726a:	e018      	b.n	800729e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	031a      	lsls	r2, r3, #12
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	4413      	add	r3, r2
 8007274:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007278:	461a      	mov	r2, r3
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	3301      	adds	r3, #1
 8007284:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007286:	69fb      	ldr	r3, [r7, #28]
 8007288:	3301      	adds	r3, #1
 800728a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	3301      	adds	r3, #1
 8007290:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	3301      	adds	r3, #1
 8007296:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	3301      	adds	r3, #1
 800729c:	61bb      	str	r3, [r7, #24]
 800729e:	69ba      	ldr	r2, [r7, #24]
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d3e2      	bcc.n	800726c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3724      	adds	r7, #36	@ 0x24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b08b      	sub	sp, #44	@ 0x2c
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	4613      	mov	r3, r2
 80072c0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80072ca:	88fb      	ldrh	r3, [r7, #6]
 80072cc:	089b      	lsrs	r3, r3, #2
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80072d2:	88fb      	ldrh	r3, [r7, #6]
 80072d4:	f003 0303 	and.w	r3, r3, #3
 80072d8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80072da:	2300      	movs	r3, #0
 80072dc:	623b      	str	r3, [r7, #32]
 80072de:	e014      	b.n	800730a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ea:	601a      	str	r2, [r3, #0]
    pDest++;
 80072ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ee:	3301      	adds	r3, #1
 80072f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	3301      	adds	r3, #1
 80072f6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80072f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fa:	3301      	adds	r3, #1
 80072fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	3301      	adds	r3, #1
 8007302:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	3301      	adds	r3, #1
 8007308:	623b      	str	r3, [r7, #32]
 800730a:	6a3a      	ldr	r2, [r7, #32]
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	429a      	cmp	r2, r3
 8007310:	d3e6      	bcc.n	80072e0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007312:	8bfb      	ldrh	r3, [r7, #30]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d01e      	beq.n	8007356 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007318:	2300      	movs	r3, #0
 800731a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007322:	461a      	mov	r2, r3
 8007324:	f107 0310 	add.w	r3, r7, #16
 8007328:	6812      	ldr	r2, [r2, #0]
 800732a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	6a3b      	ldr	r3, [r7, #32]
 8007330:	b2db      	uxtb	r3, r3
 8007332:	00db      	lsls	r3, r3, #3
 8007334:	fa22 f303 	lsr.w	r3, r2, r3
 8007338:	b2da      	uxtb	r2, r3
 800733a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733c:	701a      	strb	r2, [r3, #0]
      i++;
 800733e:	6a3b      	ldr	r3, [r7, #32]
 8007340:	3301      	adds	r3, #1
 8007342:	623b      	str	r3, [r7, #32]
      pDest++;
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	3301      	adds	r3, #1
 8007348:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800734a:	8bfb      	ldrh	r3, [r7, #30]
 800734c:	3b01      	subs	r3, #1
 800734e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007350:	8bfb      	ldrh	r3, [r7, #30]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1ea      	bne.n	800732c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007358:	4618      	mov	r0, r3
 800735a:	372c      	adds	r7, #44	@ 0x2c
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	695b      	ldr	r3, [r3, #20]
 8007370:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	4013      	ands	r3, r2
 800737a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800737c:	68fb      	ldr	r3, [r7, #12]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3714      	adds	r7, #20
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr

0800738a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800738a:	b480      	push	{r7}
 800738c:	b085      	sub	sp, #20
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
 8007392:	460b      	mov	r3, r1
 8007394:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800739a:	78fb      	ldrb	r3, [r7, #3]
 800739c:	015a      	lsls	r2, r3, #5
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	4413      	add	r3, r2
 80073a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80073aa:	78fb      	ldrb	r3, [r7, #3]
 80073ac:	015a      	lsls	r2, r3, #5
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4413      	add	r3, r2
 80073b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	4013      	ands	r3, r2
 80073bc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80073be:	68bb      	ldr	r3, [r7, #8]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	f003 0301 	and.w	r3, r3, #1
}
 80073dc:	4618      	mov	r0, r3
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b085      	sub	sp, #20
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073f0:	2300      	movs	r3, #0
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	3301      	adds	r3, #1
 80073f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007400:	d901      	bls.n	8007406 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007402:	2303      	movs	r3, #3
 8007404:	e01b      	b.n	800743e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	2b00      	cmp	r3, #0
 800740c:	daf2      	bge.n	80073f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800740e:	2300      	movs	r3, #0
 8007410:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	f043 0201 	orr.w	r2, r3, #1
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	3301      	adds	r3, #1
 8007422:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800742a:	d901      	bls.n	8007430 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e006      	b.n	800743e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	f003 0301 	and.w	r3, r3, #1
 8007438:	2b01      	cmp	r3, #1
 800743a:	d0f0      	beq.n	800741e <USB_CoreReset+0x36>

  return HAL_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	3714      	adds	r7, #20
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr
	...

0800744c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800744c:	b084      	sub	sp, #16
 800744e:	b580      	push	{r7, lr}
 8007450:	b086      	sub	sp, #24
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
 8007456:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800745a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800745e:	2300      	movs	r3, #0
 8007460:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800746c:	461a      	mov	r2, r3
 800746e:	2300      	movs	r3, #0
 8007470:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007482:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800748e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d119      	bne.n	80074d6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80074a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d10a      	bne.n	80074c0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074b8:	f043 0304 	orr.w	r3, r3, #4
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	e014      	b.n	80074ea <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074ce:	f023 0304 	bic.w	r3, r3, #4
 80074d2:	6013      	str	r3, [r2, #0]
 80074d4:	e009      	b.n	80074ea <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074e4:	f023 0304 	bic.w	r3, r3, #4
 80074e8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80074ea:	2110      	movs	r1, #16
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f7ff fe43 	bl	8007178 <USB_FlushTxFifo>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f7ff fe6d 	bl	80071dc <USB_FlushRxFifo>
 8007502:	4603      	mov	r3, r0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800750c:	2300      	movs	r3, #0
 800750e:	613b      	str	r3, [r7, #16]
 8007510:	e015      	b.n	800753e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	4413      	add	r3, r2
 800751a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800751e:	461a      	mov	r2, r3
 8007520:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007524:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	015a      	lsls	r2, r3, #5
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	4413      	add	r3, r2
 800752e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007532:	461a      	mov	r2, r3
 8007534:	2300      	movs	r3, #0
 8007536:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	3301      	adds	r3, #1
 800753c:	613b      	str	r3, [r7, #16]
 800753e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007542:	461a      	mov	r2, r3
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	4293      	cmp	r3, r2
 8007548:	d3e3      	bcc.n	8007512 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007556:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a18      	ldr	r2, [pc, #96]	@ (80075bc <USB_HostInit+0x170>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d10b      	bne.n	8007578 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007566:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a15      	ldr	r2, [pc, #84]	@ (80075c0 <USB_HostInit+0x174>)
 800756c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a14      	ldr	r2, [pc, #80]	@ (80075c4 <USB_HostInit+0x178>)
 8007572:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007576:	e009      	b.n	800758c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2280      	movs	r2, #128	@ 0x80
 800757c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a11      	ldr	r2, [pc, #68]	@ (80075c8 <USB_HostInit+0x17c>)
 8007582:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a11      	ldr	r2, [pc, #68]	@ (80075cc <USB_HostInit+0x180>)
 8007588:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800758c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007590:	2b00      	cmp	r3, #0
 8007592:	d105      	bne.n	80075a0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	f043 0210 	orr.w	r2, r3, #16
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	699a      	ldr	r2, [r3, #24]
 80075a4:	4b0a      	ldr	r3, [pc, #40]	@ (80075d0 <USB_HostInit+0x184>)
 80075a6:	4313      	orrs	r3, r2
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80075ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3718      	adds	r7, #24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075b8:	b004      	add	sp, #16
 80075ba:	4770      	bx	lr
 80075bc:	40040000 	.word	0x40040000
 80075c0:	01000200 	.word	0x01000200
 80075c4:	00e00300 	.word	0x00e00300
 80075c8:	00600080 	.word	0x00600080
 80075cc:	004000e0 	.word	0x004000e0
 80075d0:	a3200008 	.word	0xa3200008

080075d4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	460b      	mov	r3, r1
 80075de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80075f2:	f023 0303 	bic.w	r3, r3, #3
 80075f6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	78fb      	ldrb	r3, [r7, #3]
 8007602:	f003 0303 	and.w	r3, r3, #3
 8007606:	68f9      	ldr	r1, [r7, #12]
 8007608:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800760c:	4313      	orrs	r3, r2
 800760e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007610:	78fb      	ldrb	r3, [r7, #3]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d107      	bne.n	8007626 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800761c:	461a      	mov	r2, r3
 800761e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007622:	6053      	str	r3, [r2, #4]
 8007624:	e00c      	b.n	8007640 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007626:	78fb      	ldrb	r3, [r7, #3]
 8007628:	2b02      	cmp	r3, #2
 800762a:	d107      	bne.n	800763c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007632:	461a      	mov	r2, r3
 8007634:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007638:	6053      	str	r3, [r2, #4]
 800763a:	e001      	b.n	8007640 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e000      	b.n	8007642 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3714      	adds	r7, #20
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800764e:	b580      	push	{r7, lr}
 8007650:	b084      	sub	sp, #16
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800765a:	2300      	movs	r3, #0
 800765c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800766e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800767c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800767e:	2064      	movs	r0, #100	@ 0x64
 8007680:	f7fa fc0a 	bl	8001e98 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800768c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007690:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007692:	200a      	movs	r0, #10
 8007694:	f7fa fc00 	bl	8001e98 <HAL_Delay>

  return HAL_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80076a2:	b480      	push	{r7}
 80076a4:	b085      	sub	sp, #20
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	460b      	mov	r3, r1
 80076ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80076c6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d109      	bne.n	80076e6 <USB_DriveVbus+0x44>
 80076d2:	78fb      	ldrb	r3, [r7, #3]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d106      	bne.n	80076e6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80076e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80076e4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f0:	d109      	bne.n	8007706 <USB_DriveVbus+0x64>
 80076f2:	78fb      	ldrb	r3, [r7, #3]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d106      	bne.n	8007706 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007700:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007704:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007706:	2300      	movs	r3, #0
}
 8007708:	4618      	mov	r0, r3
 800770a:	3714      	adds	r7, #20
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	0c5b      	lsrs	r3, r3, #17
 8007732:	f003 0303 	and.w	r3, r3, #3
}
 8007736:	4618      	mov	r0, r3
 8007738:	3714      	adds	r7, #20
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007742:	b480      	push	{r7}
 8007744:	b085      	sub	sp, #20
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	b29b      	uxth	r3, r3
}
 8007758:	4618      	mov	r0, r3
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr

08007764 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b088      	sub	sp, #32
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	4608      	mov	r0, r1
 800776e:	4611      	mov	r1, r2
 8007770:	461a      	mov	r2, r3
 8007772:	4603      	mov	r3, r0
 8007774:	70fb      	strb	r3, [r7, #3]
 8007776:	460b      	mov	r3, r1
 8007778:	70bb      	strb	r3, [r7, #2]
 800777a:	4613      	mov	r3, r2
 800777c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007786:	78fb      	ldrb	r3, [r7, #3]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	4413      	add	r3, r2
 800778e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007792:	461a      	mov	r2, r3
 8007794:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007798:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800779a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d87c      	bhi.n	800789c <USB_HC_Init+0x138>
 80077a2:	a201      	add	r2, pc, #4	@ (adr r2, 80077a8 <USB_HC_Init+0x44>)
 80077a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a8:	080077b9 	.word	0x080077b9
 80077ac:	0800785f 	.word	0x0800785f
 80077b0:	080077b9 	.word	0x080077b9
 80077b4:	08007821 	.word	0x08007821
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80077b8:	78fb      	ldrb	r3, [r7, #3]
 80077ba:	015a      	lsls	r2, r3, #5
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	4413      	add	r3, r2
 80077c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077c4:	461a      	mov	r2, r3
 80077c6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80077ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80077cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	da10      	bge.n	80077f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80077d4:	78fb      	ldrb	r3, [r7, #3]
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	78fa      	ldrb	r2, [r7, #3]
 80077e4:	0151      	lsls	r1, r2, #5
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	440a      	add	r2, r1
 80077ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077f2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80077f4:	e055      	b.n	80078a2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a6f      	ldr	r2, [pc, #444]	@ (80079b8 <USB_HC_Init+0x254>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d151      	bne.n	80078a2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80077fe:	78fb      	ldrb	r3, [r7, #3]
 8007800:	015a      	lsls	r2, r3, #5
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	4413      	add	r3, r2
 8007806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	78fa      	ldrb	r2, [r7, #3]
 800780e:	0151      	lsls	r1, r2, #5
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	440a      	add	r2, r1
 8007814:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007818:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800781c:	60d3      	str	r3, [r2, #12]
      break;
 800781e:	e040      	b.n	80078a2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007820:	78fb      	ldrb	r3, [r7, #3]
 8007822:	015a      	lsls	r2, r3, #5
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	4413      	add	r3, r2
 8007828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800782c:	461a      	mov	r2, r3
 800782e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007832:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007834:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007838:	2b00      	cmp	r3, #0
 800783a:	da34      	bge.n	80078a6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800783c:	78fb      	ldrb	r3, [r7, #3]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	4413      	add	r3, r2
 8007844:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	78fa      	ldrb	r2, [r7, #3]
 800784c:	0151      	lsls	r1, r2, #5
 800784e:	693a      	ldr	r2, [r7, #16]
 8007850:	440a      	add	r2, r1
 8007852:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800785a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800785c:	e023      	b.n	80078a6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800785e:	78fb      	ldrb	r3, [r7, #3]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	4413      	add	r3, r2
 8007866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800786a:	461a      	mov	r2, r3
 800786c:	f240 2325 	movw	r3, #549	@ 0x225
 8007870:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007872:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007876:	2b00      	cmp	r3, #0
 8007878:	da17      	bge.n	80078aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800787a:	78fb      	ldrb	r3, [r7, #3]
 800787c:	015a      	lsls	r2, r3, #5
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	4413      	add	r3, r2
 8007882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	78fa      	ldrb	r2, [r7, #3]
 800788a:	0151      	lsls	r1, r2, #5
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	440a      	add	r2, r1
 8007890:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007894:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007898:	60d3      	str	r3, [r2, #12]
      }
      break;
 800789a:	e006      	b.n	80078aa <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	77fb      	strb	r3, [r7, #31]
      break;
 80078a0:	e004      	b.n	80078ac <USB_HC_Init+0x148>
      break;
 80078a2:	bf00      	nop
 80078a4:	e002      	b.n	80078ac <USB_HC_Init+0x148>
      break;
 80078a6:	bf00      	nop
 80078a8:	e000      	b.n	80078ac <USB_HC_Init+0x148>
      break;
 80078aa:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80078ac:	78fb      	ldrb	r3, [r7, #3]
 80078ae:	015a      	lsls	r2, r3, #5
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	4413      	add	r3, r2
 80078b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078b8:	461a      	mov	r2, r3
 80078ba:	2300      	movs	r3, #0
 80078bc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80078be:	78fb      	ldrb	r3, [r7, #3]
 80078c0:	015a      	lsls	r2, r3, #5
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	4413      	add	r3, r2
 80078c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	78fa      	ldrb	r2, [r7, #3]
 80078ce:	0151      	lsls	r1, r2, #5
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	440a      	add	r2, r1
 80078d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078d8:	f043 0302 	orr.w	r3, r3, #2
 80078dc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078e4:	699a      	ldr	r2, [r3, #24]
 80078e6:	78fb      	ldrb	r3, [r7, #3]
 80078e8:	f003 030f 	and.w	r3, r3, #15
 80078ec:	2101      	movs	r1, #1
 80078ee:	fa01 f303 	lsl.w	r3, r1, r3
 80078f2:	6939      	ldr	r1, [r7, #16]
 80078f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80078f8:	4313      	orrs	r3, r2
 80078fa:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	699b      	ldr	r3, [r3, #24]
 8007900:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007908:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800790c:	2b00      	cmp	r3, #0
 800790e:	da03      	bge.n	8007918 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007910:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007914:	61bb      	str	r3, [r7, #24]
 8007916:	e001      	b.n	800791c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f7ff fef9 	bl	8007714 <USB_GetHostSpeed>
 8007922:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007924:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007928:	2b02      	cmp	r3, #2
 800792a:	d106      	bne.n	800793a <USB_HC_Init+0x1d6>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2b02      	cmp	r3, #2
 8007930:	d003      	beq.n	800793a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007932:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007936:	617b      	str	r3, [r7, #20]
 8007938:	e001      	b.n	800793e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800793e:	787b      	ldrb	r3, [r7, #1]
 8007940:	059b      	lsls	r3, r3, #22
 8007942:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007946:	78bb      	ldrb	r3, [r7, #2]
 8007948:	02db      	lsls	r3, r3, #11
 800794a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800794e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007950:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007954:	049b      	lsls	r3, r3, #18
 8007956:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800795a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800795c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800795e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007962:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	431a      	orrs	r2, r3
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800796c:	78fa      	ldrb	r2, [r7, #3]
 800796e:	0151      	lsls	r1, r2, #5
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	440a      	add	r2, r1
 8007974:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007978:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800797c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800797e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007982:	2b03      	cmp	r3, #3
 8007984:	d003      	beq.n	800798e <USB_HC_Init+0x22a>
 8007986:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800798a:	2b01      	cmp	r3, #1
 800798c:	d10f      	bne.n	80079ae <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800798e:	78fb      	ldrb	r3, [r7, #3]
 8007990:	015a      	lsls	r2, r3, #5
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	4413      	add	r3, r2
 8007996:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	78fa      	ldrb	r2, [r7, #3]
 800799e:	0151      	lsls	r1, r2, #5
 80079a0:	693a      	ldr	r2, [r7, #16]
 80079a2:	440a      	add	r2, r1
 80079a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079ac:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80079ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3720      	adds	r7, #32
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	40040000 	.word	0x40040000

080079bc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b08c      	sub	sp, #48	@ 0x30
 80079c0:	af02      	add	r7, sp, #8
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	4613      	mov	r3, r2
 80079c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	785b      	ldrb	r3, [r3, #1]
 80079d2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80079d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80079d8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	4a5d      	ldr	r2, [pc, #372]	@ (8007b54 <USB_HC_StartXfer+0x198>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d12f      	bne.n	8007a42 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d11c      	bne.n	8007a22 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	7c9b      	ldrb	r3, [r3, #18]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d003      	beq.n	80079f8 <USB_HC_StartXfer+0x3c>
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	7c9b      	ldrb	r3, [r3, #18]
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d124      	bne.n	8007a42 <USB_HC_StartXfer+0x86>
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	799b      	ldrb	r3, [r3, #6]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d120      	bne.n	8007a42 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	015a      	lsls	r2, r3, #5
 8007a04:	6a3b      	ldr	r3, [r7, #32]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	69fa      	ldr	r2, [r7, #28]
 8007a10:	0151      	lsls	r1, r2, #5
 8007a12:	6a3a      	ldr	r2, [r7, #32]
 8007a14:	440a      	add	r2, r1
 8007a16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a1e:	60d3      	str	r3, [r2, #12]
 8007a20:	e00f      	b.n	8007a42 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	791b      	ldrb	r3, [r3, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d10b      	bne.n	8007a42 <USB_HC_StartXfer+0x86>
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	795b      	ldrb	r3, [r3, #5]
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d107      	bne.n	8007a42 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	785b      	ldrb	r3, [r3, #1]
 8007a36:	4619      	mov	r1, r3
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f000 fb6b 	bl	8008114 <USB_DoPing>
        return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e232      	b.n	8007ea8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	799b      	ldrb	r3, [r3, #6]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d158      	bne.n	8007afc <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	78db      	ldrb	r3, [r3, #3]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d007      	beq.n	8007a66 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007a56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	8a92      	ldrh	r2, [r2, #20]
 8007a5c:	fb03 f202 	mul.w	r2, r3, r2
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	61da      	str	r2, [r3, #28]
 8007a64:	e07c      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	7c9b      	ldrb	r3, [r3, #18]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d130      	bne.n	8007ad0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	6a1b      	ldr	r3, [r3, #32]
 8007a72:	2bbc      	cmp	r3, #188	@ 0xbc
 8007a74:	d918      	bls.n	8007aa8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	8a9b      	ldrh	r3, [r3, #20]
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	69da      	ldr	r2, [r3, #28]
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d003      	beq.n	8007a98 <USB_HC_StartXfer+0xdc>
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d103      	bne.n	8007aa0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2202      	movs	r2, #2
 8007a9c:	60da      	str	r2, [r3, #12]
 8007a9e:	e05f      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	60da      	str	r2, [r3, #12]
 8007aa6:	e05b      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	6a1a      	ldr	r2, [r3, #32]
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d007      	beq.n	8007ac8 <USB_HC_StartXfer+0x10c>
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d003      	beq.n	8007ac8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	2204      	movs	r2, #4
 8007ac4:	60da      	str	r2, [r3, #12]
 8007ac6:	e04b      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	2203      	movs	r2, #3
 8007acc:	60da      	str	r2, [r3, #12]
 8007ace:	e047      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007ad0:	79fb      	ldrb	r3, [r7, #7]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d10d      	bne.n	8007af2 <USB_HC_StartXfer+0x136>
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	6a1b      	ldr	r3, [r3, #32]
 8007ada:	68ba      	ldr	r2, [r7, #8]
 8007adc:	8a92      	ldrh	r2, [r2, #20]
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d907      	bls.n	8007af2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007ae2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	8a92      	ldrh	r2, [r2, #20]
 8007ae8:	fb03 f202 	mul.w	r2, r3, r2
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	61da      	str	r2, [r3, #28]
 8007af0:	e036      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	6a1a      	ldr	r2, [r3, #32]
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	61da      	str	r2, [r3, #28]
 8007afa:	e031      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	6a1b      	ldr	r3, [r3, #32]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d018      	beq.n	8007b36 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	8a92      	ldrh	r2, [r2, #20]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	8a92      	ldrh	r2, [r2, #20]
 8007b14:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b18:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007b1a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007b1c:	8b7b      	ldrh	r3, [r7, #26]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d90b      	bls.n	8007b3a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007b22:	8b7b      	ldrh	r3, [r7, #26]
 8007b24:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b28:	68ba      	ldr	r2, [r7, #8]
 8007b2a:	8a92      	ldrh	r2, [r2, #20]
 8007b2c:	fb03 f202 	mul.w	r2, r3, r2
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	61da      	str	r2, [r3, #28]
 8007b34:	e001      	b.n	8007b3a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007b36:	2301      	movs	r3, #1
 8007b38:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	78db      	ldrb	r3, [r3, #3]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00a      	beq.n	8007b58 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	8a92      	ldrh	r2, [r2, #20]
 8007b48:	fb03 f202 	mul.w	r2, r3, r2
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	61da      	str	r2, [r3, #28]
 8007b50:	e006      	b.n	8007b60 <USB_HC_StartXfer+0x1a4>
 8007b52:	bf00      	nop
 8007b54:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	6a1a      	ldr	r2, [r3, #32]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b6a:	04d9      	lsls	r1, r3, #19
 8007b6c:	4ba3      	ldr	r3, [pc, #652]	@ (8007dfc <USB_HC_StartXfer+0x440>)
 8007b6e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b70:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	7d9b      	ldrb	r3, [r3, #22]
 8007b76:	075b      	lsls	r3, r3, #29
 8007b78:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b7c:	69f9      	ldr	r1, [r7, #28]
 8007b7e:	0148      	lsls	r0, r1, #5
 8007b80:	6a39      	ldr	r1, [r7, #32]
 8007b82:	4401      	add	r1, r0
 8007b84:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b88:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b8a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007b8c:	79fb      	ldrb	r3, [r7, #7]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d009      	beq.n	8007ba6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	6999      	ldr	r1, [r3, #24]
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	015a      	lsls	r2, r3, #5
 8007b9a:	6a3b      	ldr	r3, [r7, #32]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ba2:	460a      	mov	r2, r1
 8007ba4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007ba6:	6a3b      	ldr	r3, [r7, #32]
 8007ba8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	bf0c      	ite	eq
 8007bb6:	2301      	moveq	r3, #1
 8007bb8:	2300      	movne	r3, #0
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	015a      	lsls	r2, r3, #5
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	69fa      	ldr	r2, [r7, #28]
 8007bce:	0151      	lsls	r1, r2, #5
 8007bd0:	6a3a      	ldr	r2, [r7, #32]
 8007bd2:	440a      	add	r2, r1
 8007bd4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bd8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007bdc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	015a      	lsls	r2, r3, #5
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	4413      	add	r3, r2
 8007be6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	7e7b      	ldrb	r3, [r7, #25]
 8007bee:	075b      	lsls	r3, r3, #29
 8007bf0:	69f9      	ldr	r1, [r7, #28]
 8007bf2:	0148      	lsls	r0, r1, #5
 8007bf4:	6a39      	ldr	r1, [r7, #32]
 8007bf6:	4401      	add	r1, r0
 8007bf8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	799b      	ldrb	r3, [r3, #6]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	f040 80c3 	bne.w	8007d90 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	7c5b      	ldrb	r3, [r3, #17]
 8007c0e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007c10:	68ba      	ldr	r2, [r7, #8]
 8007c12:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c14:	4313      	orrs	r3, r2
 8007c16:	69fa      	ldr	r2, [r7, #28]
 8007c18:	0151      	lsls	r1, r2, #5
 8007c1a:	6a3a      	ldr	r2, [r7, #32]
 8007c1c:	440a      	add	r2, r1
 8007c1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c26:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	015a      	lsls	r2, r3, #5
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	69fa      	ldr	r2, [r7, #28]
 8007c38:	0151      	lsls	r1, r2, #5
 8007c3a:	6a3a      	ldr	r2, [r7, #32]
 8007c3c:	440a      	add	r2, r1
 8007c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c42:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007c46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	79db      	ldrb	r3, [r3, #7]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d123      	bne.n	8007c98 <USB_HC_StartXfer+0x2dc>
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	78db      	ldrb	r3, [r3, #3]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d11f      	bne.n	8007c98 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	015a      	lsls	r2, r3, #5
 8007c5c:	6a3b      	ldr	r3, [r7, #32]
 8007c5e:	4413      	add	r3, r2
 8007c60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	69fa      	ldr	r2, [r7, #28]
 8007c68:	0151      	lsls	r1, r2, #5
 8007c6a:	6a3a      	ldr	r2, [r7, #32]
 8007c6c:	440a      	add	r2, r1
 8007c6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c76:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	69fa      	ldr	r2, [r7, #28]
 8007c88:	0151      	lsls	r1, r2, #5
 8007c8a:	6a3a      	ldr	r2, [r7, #32]
 8007c8c:	440a      	add	r2, r1
 8007c8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c96:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	7c9b      	ldrb	r3, [r3, #18]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d003      	beq.n	8007ca8 <USB_HC_StartXfer+0x2ec>
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	7c9b      	ldrb	r3, [r3, #18]
 8007ca4:	2b03      	cmp	r3, #3
 8007ca6:	d117      	bne.n	8007cd8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d113      	bne.n	8007cd8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	78db      	ldrb	r3, [r3, #3]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d10f      	bne.n	8007cd8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007cb8:	69fb      	ldr	r3, [r7, #28]
 8007cba:	015a      	lsls	r2, r3, #5
 8007cbc:	6a3b      	ldr	r3, [r7, #32]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	69fa      	ldr	r2, [r7, #28]
 8007cc8:	0151      	lsls	r1, r2, #5
 8007cca:	6a3a      	ldr	r2, [r7, #32]
 8007ccc:	440a      	add	r2, r1
 8007cce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cd6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	7c9b      	ldrb	r3, [r3, #18]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d162      	bne.n	8007da6 <USB_HC_StartXfer+0x3ea>
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	78db      	ldrb	r3, [r3, #3]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d15e      	bne.n	8007da6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	3b01      	subs	r3, #1
 8007cee:	2b03      	cmp	r3, #3
 8007cf0:	d858      	bhi.n	8007da4 <USB_HC_StartXfer+0x3e8>
 8007cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8007cf8 <USB_HC_StartXfer+0x33c>)
 8007cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cf8:	08007d09 	.word	0x08007d09
 8007cfc:	08007d2b 	.word	0x08007d2b
 8007d00:	08007d4d 	.word	0x08007d4d
 8007d04:	08007d6f 	.word	0x08007d6f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	6a3b      	ldr	r3, [r7, #32]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	69fa      	ldr	r2, [r7, #28]
 8007d18:	0151      	lsls	r1, r2, #5
 8007d1a:	6a3a      	ldr	r2, [r7, #32]
 8007d1c:	440a      	add	r2, r1
 8007d1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d26:	6053      	str	r3, [r2, #4]
          break;
 8007d28:	e03d      	b.n	8007da6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	015a      	lsls	r2, r3, #5
 8007d2e:	6a3b      	ldr	r3, [r7, #32]
 8007d30:	4413      	add	r3, r2
 8007d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	69fa      	ldr	r2, [r7, #28]
 8007d3a:	0151      	lsls	r1, r2, #5
 8007d3c:	6a3a      	ldr	r2, [r7, #32]
 8007d3e:	440a      	add	r2, r1
 8007d40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d44:	f043 030e 	orr.w	r3, r3, #14
 8007d48:	6053      	str	r3, [r2, #4]
          break;
 8007d4a:	e02c      	b.n	8007da6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	015a      	lsls	r2, r3, #5
 8007d50:	6a3b      	ldr	r3, [r7, #32]
 8007d52:	4413      	add	r3, r2
 8007d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	69fa      	ldr	r2, [r7, #28]
 8007d5c:	0151      	lsls	r1, r2, #5
 8007d5e:	6a3a      	ldr	r2, [r7, #32]
 8007d60:	440a      	add	r2, r1
 8007d62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007d6a:	6053      	str	r3, [r2, #4]
          break;
 8007d6c:	e01b      	b.n	8007da6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	015a      	lsls	r2, r3, #5
 8007d72:	6a3b      	ldr	r3, [r7, #32]
 8007d74:	4413      	add	r3, r2
 8007d76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	69fa      	ldr	r2, [r7, #28]
 8007d7e:	0151      	lsls	r1, r2, #5
 8007d80:	6a3a      	ldr	r2, [r7, #32]
 8007d82:	440a      	add	r2, r1
 8007d84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d8c:	6053      	str	r3, [r2, #4]
          break;
 8007d8e:	e00a      	b.n	8007da6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	2300      	movs	r3, #0
 8007da0:	6053      	str	r3, [r2, #4]
 8007da2:	e000      	b.n	8007da6 <USB_HC_StartXfer+0x3ea>
          break;
 8007da4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	6a3b      	ldr	r3, [r7, #32]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007dbc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	78db      	ldrb	r3, [r3, #3]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d004      	beq.n	8007dd0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dcc:	613b      	str	r3, [r7, #16]
 8007dce:	e003      	b.n	8007dd8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007dd6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007dde:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dec:	461a      	mov	r2, r3
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007df2:	79fb      	ldrb	r3, [r7, #7]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	e055      	b.n	8007ea8 <USB_HC_StartXfer+0x4ec>
 8007dfc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	78db      	ldrb	r3, [r3, #3]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d14e      	bne.n	8007ea6 <USB_HC_StartXfer+0x4ea>
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	6a1b      	ldr	r3, [r3, #32]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d04a      	beq.n	8007ea6 <USB_HC_StartXfer+0x4ea>
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	79db      	ldrb	r3, [r3, #7]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d146      	bne.n	8007ea6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	7c9b      	ldrb	r3, [r3, #18]
 8007e1c:	2b03      	cmp	r3, #3
 8007e1e:	d831      	bhi.n	8007e84 <USB_HC_StartXfer+0x4c8>
 8007e20:	a201      	add	r2, pc, #4	@ (adr r2, 8007e28 <USB_HC_StartXfer+0x46c>)
 8007e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e26:	bf00      	nop
 8007e28:	08007e39 	.word	0x08007e39
 8007e2c:	08007e5d 	.word	0x08007e5d
 8007e30:	08007e39 	.word	0x08007e39
 8007e34:	08007e5d 	.word	0x08007e5d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	6a1b      	ldr	r3, [r3, #32]
 8007e3c:	3303      	adds	r3, #3
 8007e3e:	089b      	lsrs	r3, r3, #2
 8007e40:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007e42:	8afa      	ldrh	r2, [r7, #22]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d91c      	bls.n	8007e88 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	f043 0220 	orr.w	r2, r3, #32
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	619a      	str	r2, [r3, #24]
        }
        break;
 8007e5a:	e015      	b.n	8007e88 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	6a1b      	ldr	r3, [r3, #32]
 8007e60:	3303      	adds	r3, #3
 8007e62:	089b      	lsrs	r3, r3, #2
 8007e64:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007e66:	8afa      	ldrh	r2, [r7, #22]
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d90a      	bls.n	8007e8c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	619a      	str	r2, [r3, #24]
        }
        break;
 8007e82:	e003      	b.n	8007e8c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007e84:	bf00      	nop
 8007e86:	e002      	b.n	8007e8e <USB_HC_StartXfer+0x4d2>
        break;
 8007e88:	bf00      	nop
 8007e8a:	e000      	b.n	8007e8e <USB_HC_StartXfer+0x4d2>
        break;
 8007e8c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	6999      	ldr	r1, [r3, #24]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	785a      	ldrb	r2, [r3, #1]
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	6a1b      	ldr	r3, [r3, #32]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	9000      	str	r0, [sp, #0]
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f7ff f9c9 	bl	8007238 <USB_WritePacket>
  }

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3728      	adds	r7, #40	@ 0x28
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ec2:	695b      	ldr	r3, [r3, #20]
 8007ec4:	b29b      	uxth	r3, r3
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3714      	adds	r7, #20
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b089      	sub	sp, #36	@ 0x24
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
 8007eda:	460b      	mov	r3, r1
 8007edc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007ee2:	78fb      	ldrb	r3, [r7, #3]
 8007ee4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	015a      	lsls	r2, r3, #5
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	0c9b      	lsrs	r3, r3, #18
 8007efa:	f003 0303 	and.w	r3, r3, #3
 8007efe:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	0fdb      	lsrs	r3, r3, #31
 8007f10:	f003 0301 	and.w	r3, r3, #1
 8007f14:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	0fdb      	lsrs	r3, r3, #31
 8007f26:	f003 0301 	and.w	r3, r3, #1
 8007f2a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f003 0320 	and.w	r3, r3, #32
 8007f34:	2b20      	cmp	r3, #32
 8007f36:	d10d      	bne.n	8007f54 <USB_HC_Halt+0x82>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d10a      	bne.n	8007f54 <USB_HC_Halt+0x82>
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d005      	beq.n	8007f50 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d002      	beq.n	8007f50 <USB_HC_Halt+0x7e>
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2b03      	cmp	r3, #3
 8007f4e:	d101      	bne.n	8007f54 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	e0d8      	b.n	8008106 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d002      	beq.n	8007f60 <USB_HC_Halt+0x8e>
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d173      	bne.n	8008048 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	015a      	lsls	r2, r3, #5
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	4413      	add	r3, r2
 8007f68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	69ba      	ldr	r2, [r7, #24]
 8007f70:	0151      	lsls	r1, r2, #5
 8007f72:	69fa      	ldr	r2, [r7, #28]
 8007f74:	440a      	add	r2, r1
 8007f76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f7a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f7e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f003 0320 	and.w	r3, r3, #32
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d14a      	bne.n	8008022 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d133      	bne.n	8008000 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	015a      	lsls	r2, r3, #5
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	69ba      	ldr	r2, [r7, #24]
 8007fa8:	0151      	lsls	r1, r2, #5
 8007faa:	69fa      	ldr	r2, [r7, #28]
 8007fac:	440a      	add	r2, r1
 8007fae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fb6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	015a      	lsls	r2, r3, #5
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	4413      	add	r3, r2
 8007fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	0151      	lsls	r1, r2, #5
 8007fca:	69fa      	ldr	r2, [r7, #28]
 8007fcc:	440a      	add	r2, r1
 8007fce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007fd6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	3301      	adds	r3, #1
 8007fdc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007fe4:	d82e      	bhi.n	8008044 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ff8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ffc:	d0ec      	beq.n	8007fd8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ffe:	e081      	b.n	8008104 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	015a      	lsls	r2, r3, #5
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	4413      	add	r3, r2
 8008008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	69ba      	ldr	r2, [r7, #24]
 8008010:	0151      	lsls	r1, r2, #5
 8008012:	69fa      	ldr	r2, [r7, #28]
 8008014:	440a      	add	r2, r1
 8008016:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800801a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800801e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008020:	e070      	b.n	8008104 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	4413      	add	r3, r2
 800802a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	69ba      	ldr	r2, [r7, #24]
 8008032:	0151      	lsls	r1, r2, #5
 8008034:	69fa      	ldr	r2, [r7, #28]
 8008036:	440a      	add	r2, r1
 8008038:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800803c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008040:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008042:	e05f      	b.n	8008104 <USB_HC_Halt+0x232>
            break;
 8008044:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008046:	e05d      	b.n	8008104 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	4413      	add	r3, r2
 8008050:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	69ba      	ldr	r2, [r7, #24]
 8008058:	0151      	lsls	r1, r2, #5
 800805a:	69fa      	ldr	r2, [r7, #28]
 800805c:	440a      	add	r2, r1
 800805e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008062:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008066:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d133      	bne.n	80080e0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	015a      	lsls	r2, r3, #5
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	4413      	add	r3, r2
 8008080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	69ba      	ldr	r2, [r7, #24]
 8008088:	0151      	lsls	r1, r2, #5
 800808a:	69fa      	ldr	r2, [r7, #28]
 800808c:	440a      	add	r2, r1
 800808e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008092:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008096:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	015a      	lsls	r2, r3, #5
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	4413      	add	r3, r2
 80080a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	69ba      	ldr	r2, [r7, #24]
 80080a8:	0151      	lsls	r1, r2, #5
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	440a      	add	r2, r1
 80080ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080b6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	3301      	adds	r3, #1
 80080bc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80080c4:	d81d      	bhi.n	8008102 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080dc:	d0ec      	beq.n	80080b8 <USB_HC_Halt+0x1e6>
 80080de:	e011      	b.n	8008104 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	015a      	lsls	r2, r3, #5
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	4413      	add	r3, r2
 80080e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	69ba      	ldr	r2, [r7, #24]
 80080f0:	0151      	lsls	r1, r2, #5
 80080f2:	69fa      	ldr	r2, [r7, #28]
 80080f4:	440a      	add	r2, r1
 80080f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080fe:	6013      	str	r3, [r2, #0]
 8008100:	e000      	b.n	8008104 <USB_HC_Halt+0x232>
          break;
 8008102:	bf00      	nop
    }
  }

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3724      	adds	r7, #36	@ 0x24
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
	...

08008114 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008114:	b480      	push	{r7}
 8008116:	b087      	sub	sp, #28
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008124:	78fb      	ldrb	r3, [r7, #3]
 8008126:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008128:	2301      	movs	r3, #1
 800812a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	04da      	lsls	r2, r3, #19
 8008130:	4b15      	ldr	r3, [pc, #84]	@ (8008188 <USB_DoPing+0x74>)
 8008132:	4013      	ands	r3, r2
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	0151      	lsls	r1, r2, #5
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	440a      	add	r2, r1
 800813c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008140:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008144:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	015a      	lsls	r2, r3, #5
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	4413      	add	r3, r2
 800814e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800815c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008164:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	015a      	lsls	r2, r3, #5
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	4413      	add	r3, r2
 800816e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008172:	461a      	mov	r2, r3
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	371c      	adds	r7, #28
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
 8008186:	bf00      	nop
 8008188:	1ff80000 	.word	0x1ff80000

0800818c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b088      	sub	sp, #32
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008194:	2300      	movs	r3, #0
 8008196:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800819c:	2300      	movs	r3, #0
 800819e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f7fe ff8c 	bl	80070be <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081a6:	2110      	movs	r1, #16
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f7fe ffe5 	bl	8007178 <USB_FlushTxFifo>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7ff f80f 	bl	80071dc <USB_FlushRxFifo>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d001      	beq.n	80081c8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80081c8:	2300      	movs	r3, #0
 80081ca:	61bb      	str	r3, [r7, #24]
 80081cc:	e01f      	b.n	800820e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	015a      	lsls	r2, r3, #5
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	4413      	add	r3, r2
 80081d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081e4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081ec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80081f4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	015a      	lsls	r2, r3, #5
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	4413      	add	r3, r2
 80081fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008202:	461a      	mov	r2, r3
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	3301      	adds	r3, #1
 800820c:	61bb      	str	r3, [r7, #24]
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	2b0f      	cmp	r3, #15
 8008212:	d9dc      	bls.n	80081ce <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008214:	2300      	movs	r3, #0
 8008216:	61bb      	str	r3, [r7, #24]
 8008218:	e034      	b.n	8008284 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	4413      	add	r3, r2
 8008222:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008230:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008238:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008240:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	4413      	add	r3, r2
 800824a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800824e:	461a      	mov	r2, r3
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	3301      	adds	r3, #1
 8008258:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008260:	d80c      	bhi.n	800827c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	015a      	lsls	r2, r3, #5
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	4413      	add	r3, r2
 800826a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008274:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008278:	d0ec      	beq.n	8008254 <USB_StopHost+0xc8>
 800827a:	e000      	b.n	800827e <USB_StopHost+0xf2>
        break;
 800827c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	3301      	adds	r3, #1
 8008282:	61bb      	str	r3, [r7, #24]
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	2b0f      	cmp	r3, #15
 8008288:	d9c7      	bls.n	800821a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008290:	461a      	mov	r2, r3
 8008292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008296:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800829e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f7fe fefb 	bl	800709c <USB_EnableGlobalInt>

  return ret;
 80082a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3720      	adds	r7, #32
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80082b0:	b590      	push	{r4, r7, lr}
 80082b2:	b089      	sub	sp, #36	@ 0x24
 80082b4:	af04      	add	r7, sp, #16
 80082b6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80082b8:	2301      	movs	r3, #1
 80082ba:	2202      	movs	r2, #2
 80082bc:	2102      	movs	r1, #2
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fc85 	bl	8008bce <USBH_FindInterface>
 80082c4:	4603      	mov	r3, r0
 80082c6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	2bff      	cmp	r3, #255	@ 0xff
 80082cc:	d002      	beq.n	80082d4 <USBH_CDC_InterfaceInit+0x24>
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d901      	bls.n	80082d8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80082d4:	2302      	movs	r3, #2
 80082d6:	e13d      	b.n	8008554 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80082d8:	7bfb      	ldrb	r3, [r7, #15]
 80082da:	4619      	mov	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 fc5a 	bl	8008b96 <USBH_SelectInterface>
 80082e2:	4603      	mov	r3, r0
 80082e4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80082e6:	7bbb      	ldrb	r3, [r7, #14]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80082ec:	2302      	movs	r3, #2
 80082ee:	e131      	b.n	8008554 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80082f6:	2050      	movs	r0, #80	@ 0x50
 80082f8:	f002 fb64 	bl	800a9c4 <malloc>
 80082fc:	4603      	mov	r3, r0
 80082fe:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008306:	69db      	ldr	r3, [r3, #28]
 8008308:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d101      	bne.n	8008314 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008310:	2302      	movs	r3, #2
 8008312:	e11f      	b.n	8008554 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008314:	2250      	movs	r2, #80	@ 0x50
 8008316:	2100      	movs	r1, #0
 8008318:	68b8      	ldr	r0, [r7, #8]
 800831a:	f002 fd54 	bl	800adc6 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	211a      	movs	r1, #26
 8008324:	fb01 f303 	mul.w	r3, r1, r3
 8008328:	4413      	add	r3, r2
 800832a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	b25b      	sxtb	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	da15      	bge.n	8008362 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008336:	7bfb      	ldrb	r3, [r7, #15]
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	211a      	movs	r1, #26
 800833c:	fb01 f303 	mul.w	r3, r1, r3
 8008340:	4413      	add	r3, r2
 8008342:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008346:	781a      	ldrb	r2, [r3, #0]
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800834c:	7bfb      	ldrb	r3, [r7, #15]
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	211a      	movs	r1, #26
 8008352:	fb01 f303 	mul.w	r3, r1, r3
 8008356:	4413      	add	r3, r2
 8008358:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800835c:	881a      	ldrh	r2, [r3, #0]
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	785b      	ldrb	r3, [r3, #1]
 8008366:	4619      	mov	r1, r3
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f001 ffbe 	bl	800a2ea <USBH_AllocPipe>
 800836e:	4603      	mov	r3, r0
 8008370:	461a      	mov	r2, r3
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	7819      	ldrb	r1, [r3, #0]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	7858      	ldrb	r0, [r3, #1]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800838a:	68ba      	ldr	r2, [r7, #8]
 800838c:	8952      	ldrh	r2, [r2, #10]
 800838e:	9202      	str	r2, [sp, #8]
 8008390:	2203      	movs	r2, #3
 8008392:	9201      	str	r2, [sp, #4]
 8008394:	9300      	str	r3, [sp, #0]
 8008396:	4623      	mov	r3, r4
 8008398:	4602      	mov	r2, r0
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f001 ff76 	bl	800a28c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	781b      	ldrb	r3, [r3, #0]
 80083a4:	2200      	movs	r2, #0
 80083a6:	4619      	mov	r1, r3
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f002 fa85 	bl	800a8b8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80083ae:	2300      	movs	r3, #0
 80083b0:	2200      	movs	r2, #0
 80083b2:	210a      	movs	r1, #10
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fc0a 	bl	8008bce <USBH_FindInterface>
 80083ba:	4603      	mov	r3, r0
 80083bc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80083be:	7bfb      	ldrb	r3, [r7, #15]
 80083c0:	2bff      	cmp	r3, #255	@ 0xff
 80083c2:	d002      	beq.n	80083ca <USBH_CDC_InterfaceInit+0x11a>
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d901      	bls.n	80083ce <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80083ca:	2302      	movs	r3, #2
 80083cc:	e0c2      	b.n	8008554 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80083ce:	7bfb      	ldrb	r3, [r7, #15]
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	211a      	movs	r1, #26
 80083d4:	fb01 f303 	mul.w	r3, r1, r3
 80083d8:	4413      	add	r3, r2
 80083da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	b25b      	sxtb	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	da16      	bge.n	8008414 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	211a      	movs	r1, #26
 80083ec:	fb01 f303 	mul.w	r3, r1, r3
 80083f0:	4413      	add	r3, r2
 80083f2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80083f6:	781a      	ldrb	r2, [r3, #0]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	211a      	movs	r1, #26
 8008402:	fb01 f303 	mul.w	r3, r1, r3
 8008406:	4413      	add	r3, r2
 8008408:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800840c:	881a      	ldrh	r2, [r3, #0]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	835a      	strh	r2, [r3, #26]
 8008412:	e015      	b.n	8008440 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008414:	7bfb      	ldrb	r3, [r7, #15]
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	211a      	movs	r1, #26
 800841a:	fb01 f303 	mul.w	r3, r1, r3
 800841e:	4413      	add	r3, r2
 8008420:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008424:	781a      	ldrb	r2, [r3, #0]
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800842a:	7bfb      	ldrb	r3, [r7, #15]
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	211a      	movs	r1, #26
 8008430:	fb01 f303 	mul.w	r3, r1, r3
 8008434:	4413      	add	r3, r2
 8008436:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800843a:	881a      	ldrh	r2, [r3, #0]
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008440:	7bfb      	ldrb	r3, [r7, #15]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	211a      	movs	r1, #26
 8008446:	fb01 f303 	mul.w	r3, r1, r3
 800844a:	4413      	add	r3, r2
 800844c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	b25b      	sxtb	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	da16      	bge.n	8008486 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008458:	7bfb      	ldrb	r3, [r7, #15]
 800845a:	687a      	ldr	r2, [r7, #4]
 800845c:	211a      	movs	r1, #26
 800845e:	fb01 f303 	mul.w	r3, r1, r3
 8008462:	4413      	add	r3, r2
 8008464:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008468:	781a      	ldrb	r2, [r3, #0]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800846e:	7bfb      	ldrb	r3, [r7, #15]
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	211a      	movs	r1, #26
 8008474:	fb01 f303 	mul.w	r3, r1, r3
 8008478:	4413      	add	r3, r2
 800847a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800847e:	881a      	ldrh	r2, [r3, #0]
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	835a      	strh	r2, [r3, #26]
 8008484:	e015      	b.n	80084b2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008486:	7bfb      	ldrb	r3, [r7, #15]
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	211a      	movs	r1, #26
 800848c:	fb01 f303 	mul.w	r3, r1, r3
 8008490:	4413      	add	r3, r2
 8008492:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008496:	781a      	ldrb	r2, [r3, #0]
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	211a      	movs	r1, #26
 80084a2:	fb01 f303 	mul.w	r3, r1, r3
 80084a6:	4413      	add	r3, r2
 80084a8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80084ac:	881a      	ldrh	r2, [r3, #0]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	7b9b      	ldrb	r3, [r3, #14]
 80084b6:	4619      	mov	r1, r3
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f001 ff16 	bl	800a2ea <USBH_AllocPipe>
 80084be:	4603      	mov	r3, r0
 80084c0:	461a      	mov	r2, r3
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	7bdb      	ldrb	r3, [r3, #15]
 80084ca:	4619      	mov	r1, r3
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f001 ff0c 	bl	800a2ea <USBH_AllocPipe>
 80084d2:	4603      	mov	r3, r0
 80084d4:	461a      	mov	r2, r3
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	7b59      	ldrb	r1, [r3, #13]
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	7b98      	ldrb	r0, [r3, #14]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	8b12      	ldrh	r2, [r2, #24]
 80084f2:	9202      	str	r2, [sp, #8]
 80084f4:	2202      	movs	r2, #2
 80084f6:	9201      	str	r2, [sp, #4]
 80084f8:	9300      	str	r3, [sp, #0]
 80084fa:	4623      	mov	r3, r4
 80084fc:	4602      	mov	r2, r0
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f001 fec4 	bl	800a28c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	7b19      	ldrb	r1, [r3, #12]
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	7bd8      	ldrb	r0, [r3, #15]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008518:	68ba      	ldr	r2, [r7, #8]
 800851a:	8b52      	ldrh	r2, [r2, #26]
 800851c:	9202      	str	r2, [sp, #8]
 800851e:	2202      	movs	r2, #2
 8008520:	9201      	str	r2, [sp, #4]
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	4623      	mov	r3, r4
 8008526:	4602      	mov	r2, r0
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f001 feaf 	bl	800a28c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	2200      	movs	r2, #0
 8008532:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	7b5b      	ldrb	r3, [r3, #13]
 800853a:	2200      	movs	r2, #0
 800853c:	4619      	mov	r1, r3
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f002 f9ba 	bl	800a8b8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	7b1b      	ldrb	r3, [r3, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	4619      	mov	r1, r3
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f002 f9b3 	bl	800a8b8 <USBH_LL_SetToggle>

  return USBH_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3714      	adds	r7, #20
 8008558:	46bd      	mov	sp, r7
 800855a:	bd90      	pop	{r4, r7, pc}

0800855c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800856a:	69db      	ldr	r3, [r3, #28]
 800856c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d00e      	beq.n	8008594 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	4619      	mov	r1, r3
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f001 fea4 	bl	800a2ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	4619      	mov	r1, r3
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f001 fecf 	bl	800a32c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	7b1b      	ldrb	r3, [r3, #12]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d00e      	beq.n	80085ba <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	7b1b      	ldrb	r3, [r3, #12]
 80085a0:	4619      	mov	r1, r3
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f001 fe91 	bl	800a2ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	7b1b      	ldrb	r3, [r3, #12]
 80085ac:	4619      	mov	r1, r3
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f001 febc 	bl	800a32c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	7b5b      	ldrb	r3, [r3, #13]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00e      	beq.n	80085e0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	7b5b      	ldrb	r3, [r3, #13]
 80085c6:	4619      	mov	r1, r3
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f001 fe7e 	bl	800a2ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	7b5b      	ldrb	r3, [r3, #13]
 80085d2:	4619      	mov	r1, r3
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f001 fea9 	bl	800a32c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085e6:	69db      	ldr	r3, [r3, #28]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d00b      	beq.n	8008604 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085f2:	69db      	ldr	r3, [r3, #28]
 80085f4:	4618      	mov	r0, r3
 80085f6:	f002 f9ed 	bl	800a9d4 <free>
    phost->pActiveClass->pData = 0U;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008600:	2200      	movs	r2, #0
 8008602:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800861c:	69db      	ldr	r3, [r3, #28]
 800861e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	3340      	adds	r3, #64	@ 0x40
 8008624:	4619      	mov	r1, r3
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 f8b1 	bl	800878e <GetLineCoding>
 800862c:	4603      	mov	r3, r0
 800862e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008630:	7afb      	ldrb	r3, [r7, #11]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d105      	bne.n	8008642 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800863c:	2102      	movs	r1, #2
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008642:	7afb      	ldrb	r3, [r7, #11]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008654:	2301      	movs	r3, #1
 8008656:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008658:	2300      	movs	r3, #0
 800865a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008662:	69db      	ldr	r3, [r3, #28]
 8008664:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800866c:	2b04      	cmp	r3, #4
 800866e:	d877      	bhi.n	8008760 <USBH_CDC_Process+0x114>
 8008670:	a201      	add	r2, pc, #4	@ (adr r2, 8008678 <USBH_CDC_Process+0x2c>)
 8008672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008676:	bf00      	nop
 8008678:	0800868d 	.word	0x0800868d
 800867c:	08008693 	.word	0x08008693
 8008680:	080086c3 	.word	0x080086c3
 8008684:	08008737 	.word	0x08008737
 8008688:	08008745 	.word	0x08008745
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800868c:	2300      	movs	r3, #0
 800868e:	73fb      	strb	r3, [r7, #15]
      break;
 8008690:	e06d      	b.n	800876e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008696:	4619      	mov	r1, r3
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f000 f897 	bl	80087cc <SetLineCoding>
 800869e:	4603      	mov	r3, r0
 80086a0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80086a2:	7bbb      	ldrb	r3, [r7, #14]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d104      	bne.n	80086b2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2202      	movs	r2, #2
 80086ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80086b0:	e058      	b.n	8008764 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d055      	beq.n	8008764 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	2204      	movs	r2, #4
 80086bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80086c0:	e050      	b.n	8008764 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	3340      	adds	r3, #64	@ 0x40
 80086c6:	4619      	mov	r1, r3
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 f860 	bl	800878e <GetLineCoding>
 80086ce:	4603      	mov	r3, r0
 80086d0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80086d2:	7bbb      	ldrb	r3, [r7, #14]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d126      	bne.n	8008726 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086ea:	791b      	ldrb	r3, [r3, #4]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d13b      	bne.n	8008768 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086fa:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d133      	bne.n	8008768 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800870a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800870c:	429a      	cmp	r2, r3
 800870e:	d12b      	bne.n	8008768 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008718:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800871a:	429a      	cmp	r2, r3
 800871c:	d124      	bne.n	8008768 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f958 	bl	80089d4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008724:	e020      	b.n	8008768 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008726:	7bbb      	ldrb	r3, [r7, #14]
 8008728:	2b01      	cmp	r3, #1
 800872a:	d01d      	beq.n	8008768 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	2204      	movs	r2, #4
 8008730:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008734:	e018      	b.n	8008768 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f867 	bl	800880a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f000 f8da 	bl	80088f6 <CDC_ProcessReception>
      break;
 8008742:	e014      	b.n	800876e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008744:	2100      	movs	r1, #0
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 f81a 	bl	8009780 <USBH_ClrFeature>
 800874c:	4603      	mov	r3, r0
 800874e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008750:	7bbb      	ldrb	r3, [r7, #14]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d10a      	bne.n	800876c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	2200      	movs	r2, #0
 800875a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800875e:	e005      	b.n	800876c <USBH_CDC_Process+0x120>

    default:
      break;
 8008760:	bf00      	nop
 8008762:	e004      	b.n	800876e <USBH_CDC_Process+0x122>
      break;
 8008764:	bf00      	nop
 8008766:	e002      	b.n	800876e <USBH_CDC_Process+0x122>
      break;
 8008768:	bf00      	nop
 800876a:	e000      	b.n	800876e <USBH_CDC_Process+0x122>
      break;
 800876c:	bf00      	nop

  }

  return status;
 800876e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008770:	4618      	mov	r0, r3
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008780:	2300      	movs	r3, #0
}
 8008782:	4618      	mov	r0, r3
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr

0800878e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b082      	sub	sp, #8
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
 8008796:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	22a1      	movs	r2, #161	@ 0xa1
 800879c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2221      	movs	r2, #33	@ 0x21
 80087a2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2207      	movs	r2, #7
 80087b4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	2207      	movs	r2, #7
 80087ba:	4619      	mov	r1, r3
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f001 fb14 	bl	8009dea <USBH_CtlReq>
 80087c2:	4603      	mov	r3, r0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3708      	adds	r7, #8
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2221      	movs	r2, #33	@ 0x21
 80087da:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2220      	movs	r2, #32
 80087e0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2207      	movs	r2, #7
 80087f2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2207      	movs	r2, #7
 80087f8:	4619      	mov	r1, r3
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f001 faf5 	bl	8009dea <USBH_CtlReq>
 8008800:	4603      	mov	r3, r0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b086      	sub	sp, #24
 800880e:	af02      	add	r7, sp, #8
 8008810:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008818:	69db      	ldr	r3, [r3, #28]
 800881a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800881c:	2300      	movs	r3, #0
 800881e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008826:	2b01      	cmp	r3, #1
 8008828:	d002      	beq.n	8008830 <CDC_ProcessTransmission+0x26>
 800882a:	2b02      	cmp	r3, #2
 800882c:	d023      	beq.n	8008876 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800882e:	e05e      	b.n	80088ee <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	8b12      	ldrh	r2, [r2, #24]
 8008838:	4293      	cmp	r3, r2
 800883a:	d90b      	bls.n	8008854 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	69d9      	ldr	r1, [r3, #28]
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	8b1a      	ldrh	r2, [r3, #24]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	7b5b      	ldrb	r3, [r3, #13]
 8008848:	2001      	movs	r0, #1
 800884a:	9000      	str	r0, [sp, #0]
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f001 fcda 	bl	800a206 <USBH_BulkSendData>
 8008852:	e00b      	b.n	800886c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800885c:	b29a      	uxth	r2, r3
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	7b5b      	ldrb	r3, [r3, #13]
 8008862:	2001      	movs	r0, #1
 8008864:	9000      	str	r0, [sp, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f001 fccd 	bl	800a206 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2202      	movs	r2, #2
 8008870:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008874:	e03b      	b.n	80088ee <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	7b5b      	ldrb	r3, [r3, #13]
 800887a:	4619      	mov	r1, r3
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f001 fff1 	bl	800a864 <USBH_LL_GetURBState>
 8008882:	4603      	mov	r3, r0
 8008884:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008886:	7afb      	ldrb	r3, [r7, #11]
 8008888:	2b01      	cmp	r3, #1
 800888a:	d128      	bne.n	80088de <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	8b12      	ldrh	r2, [r2, #24]
 8008894:	4293      	cmp	r3, r2
 8008896:	d90e      	bls.n	80088b6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	8b12      	ldrh	r2, [r2, #24]
 80088a0:	1a9a      	subs	r2, r3, r2
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	69db      	ldr	r3, [r3, #28]
 80088aa:	68fa      	ldr	r2, [r7, #12]
 80088ac:	8b12      	ldrh	r2, [r2, #24]
 80088ae:	441a      	add	r2, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	61da      	str	r2, [r3, #28]
 80088b4:	e002      	b.n	80088bc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d004      	beq.n	80088ce <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80088cc:	e00e      	b.n	80088ec <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f868 	bl	80089ac <USBH_CDC_TransmitCallback>
      break;
 80088dc:	e006      	b.n	80088ec <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80088de:	7afb      	ldrb	r3, [r7, #11]
 80088e0:	2b02      	cmp	r3, #2
 80088e2:	d103      	bne.n	80088ec <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80088ec:	bf00      	nop
  }
}
 80088ee:	bf00      	nop
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b086      	sub	sp, #24
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008904:	69db      	ldr	r3, [r3, #28]
 8008906:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008908:	2300      	movs	r3, #0
 800890a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008912:	2b03      	cmp	r3, #3
 8008914:	d002      	beq.n	800891c <CDC_ProcessReception+0x26>
 8008916:	2b04      	cmp	r3, #4
 8008918:	d00e      	beq.n	8008938 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800891a:	e043      	b.n	80089a4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	6a19      	ldr	r1, [r3, #32]
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	8b5a      	ldrh	r2, [r3, #26]
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	7b1b      	ldrb	r3, [r3, #12]
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f001 fc91 	bl	800a250 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	2204      	movs	r2, #4
 8008932:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008936:	e035      	b.n	80089a4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	7b1b      	ldrb	r3, [r3, #12]
 800893c:	4619      	mov	r1, r3
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f001 ff90 	bl	800a864 <USBH_LL_GetURBState>
 8008944:	4603      	mov	r3, r0
 8008946:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008948:	7cfb      	ldrb	r3, [r7, #19]
 800894a:	2b01      	cmp	r3, #1
 800894c:	d129      	bne.n	80089a2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	7b1b      	ldrb	r3, [r3, #12]
 8008952:	4619      	mov	r1, r3
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f001 fef3 	bl	800a740 <USBH_LL_GetLastXferSize>
 800895a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	429a      	cmp	r2, r3
 8008964:	d016      	beq.n	8008994 <CDC_ProcessReception+0x9e>
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	8b5b      	ldrh	r3, [r3, #26]
 800896a:	461a      	mov	r2, r3
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	4293      	cmp	r3, r2
 8008970:	d110      	bne.n	8008994 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	1ad2      	subs	r2, r2, r3
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	6a1a      	ldr	r2, [r3, #32]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	441a      	add	r2, r3
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	2203      	movs	r2, #3
 800898e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008992:	e006      	b.n	80089a2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f80f 	bl	80089c0 <USBH_CDC_ReceiveCallback>
      break;
 80089a2:	bf00      	nop
  }
}
 80089a4:	bf00      	nop
 80089a6:	3718      	adds	r7, #24
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80089c8:	bf00      	nop
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b084      	sub	sp, #16
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	60b9      	str	r1, [r7, #8]
 80089f2:	4613      	mov	r3, r2
 80089f4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d101      	bne.n	8008a00 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80089fc:	2302      	movs	r3, #2
 80089fe:	e029      	b.n	8008a54 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	79fa      	ldrb	r2, [r7, #7]
 8008a04:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2200      	movs	r2, #0
 8008a14:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f000 f81f 	bl	8008a5c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d003      	beq.n	8008a4c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f001 fdc3 	bl	800a5d8 <USBH_LL_Init>

  return USBH_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3710      	adds	r7, #16
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008a64:	2300      	movs	r3, #0
 8008a66:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008a68:	2300      	movs	r3, #0
 8008a6a:	60fb      	str	r3, [r7, #12]
 8008a6c:	e009      	b.n	8008a82 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	33e0      	adds	r3, #224	@ 0xe0
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	4413      	add	r3, r2
 8008a78:	2200      	movs	r2, #0
 8008a7a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	3301      	adds	r3, #1
 8008a80:	60fb      	str	r3, [r7, #12]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2b0f      	cmp	r3, #15
 8008a86:	d9f2      	bls.n	8008a6e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008a88:	2300      	movs	r3, #0
 8008a8a:	60fb      	str	r3, [r7, #12]
 8008a8c:	e009      	b.n	8008aa2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	4413      	add	r3, r2
 8008a94:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008a98:	2200      	movs	r2, #0
 8008a9a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	60fb      	str	r3, [r7, #12]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008aa8:	d3f1      	bcc.n	8008a8e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2200      	movs	r2, #0
 8008aae:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2240      	movs	r2, #64	@ 0x40
 8008ace:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	331c      	adds	r3, #28
 8008afa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008afe:	2100      	movs	r1, #0
 8008b00:	4618      	mov	r0, r3
 8008b02:	f002 f960 	bl	800adc6 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b10:	2100      	movs	r1, #0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f002 f957 	bl	800adc6 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008b1e:	2212      	movs	r2, #18
 8008b20:	2100      	movs	r1, #0
 8008b22:	4618      	mov	r0, r3
 8008b24:	f002 f94f 	bl	800adc6 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008b2e:	223e      	movs	r2, #62	@ 0x3e
 8008b30:	2100      	movs	r1, #0
 8008b32:	4618      	mov	r0, r3
 8008b34:	f002 f947 	bl	800adc6 <memset>

  return USBH_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3710      	adds	r7, #16
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b085      	sub	sp, #20
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
 8008b4a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d016      	beq.n	8008b84 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d10e      	bne.n	8008b7e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008b66:	1c59      	adds	r1, r3, #1
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	33de      	adds	r3, #222	@ 0xde
 8008b72:	6839      	ldr	r1, [r7, #0]
 8008b74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	73fb      	strb	r3, [r7, #15]
 8008b7c:	e004      	b.n	8008b88 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008b7e:	2302      	movs	r3, #2
 8008b80:	73fb      	strb	r3, [r7, #15]
 8008b82:	e001      	b.n	8008b88 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008b84:	2302      	movs	r3, #2
 8008b86:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3714      	adds	r7, #20
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008b96:	b480      	push	{r7}
 8008b98:	b085      	sub	sp, #20
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008bac:	78fa      	ldrb	r2, [r7, #3]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d204      	bcs.n	8008bbc <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	78fa      	ldrb	r2, [r7, #3]
 8008bb6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008bba:	e001      	b.n	8008bc0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3714      	adds	r7, #20
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr

08008bce <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b087      	sub	sp, #28
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
 8008bd6:	4608      	mov	r0, r1
 8008bd8:	4611      	mov	r1, r2
 8008bda:	461a      	mov	r2, r3
 8008bdc:	4603      	mov	r3, r0
 8008bde:	70fb      	strb	r3, [r7, #3]
 8008be0:	460b      	mov	r3, r1
 8008be2:	70bb      	strb	r3, [r7, #2]
 8008be4:	4613      	mov	r3, r2
 8008be6:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008be8:	2300      	movs	r3, #0
 8008bea:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008bec:	2300      	movs	r3, #0
 8008bee:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008bf6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008bf8:	e025      	b.n	8008c46 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008bfa:	7dfb      	ldrb	r3, [r7, #23]
 8008bfc:	221a      	movs	r2, #26
 8008bfe:	fb02 f303 	mul.w	r3, r2, r3
 8008c02:	3308      	adds	r3, #8
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	4413      	add	r3, r2
 8008c08:	3302      	adds	r3, #2
 8008c0a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	795b      	ldrb	r3, [r3, #5]
 8008c10:	78fa      	ldrb	r2, [r7, #3]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d002      	beq.n	8008c1c <USBH_FindInterface+0x4e>
 8008c16:	78fb      	ldrb	r3, [r7, #3]
 8008c18:	2bff      	cmp	r3, #255	@ 0xff
 8008c1a:	d111      	bne.n	8008c40 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c20:	78ba      	ldrb	r2, [r7, #2]
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d002      	beq.n	8008c2c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c26:	78bb      	ldrb	r3, [r7, #2]
 8008c28:	2bff      	cmp	r3, #255	@ 0xff
 8008c2a:	d109      	bne.n	8008c40 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c30:	787a      	ldrb	r2, [r7, #1]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d002      	beq.n	8008c3c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c36:	787b      	ldrb	r3, [r7, #1]
 8008c38:	2bff      	cmp	r3, #255	@ 0xff
 8008c3a:	d101      	bne.n	8008c40 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008c3c:	7dfb      	ldrb	r3, [r7, #23]
 8008c3e:	e006      	b.n	8008c4e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008c40:	7dfb      	ldrb	r3, [r7, #23]
 8008c42:	3301      	adds	r3, #1
 8008c44:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c46:	7dfb      	ldrb	r3, [r7, #23]
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d9d6      	bls.n	8008bfa <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008c4c:	23ff      	movs	r3, #255	@ 0xff
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	371c      	adds	r7, #28
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b082      	sub	sp, #8
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f001 fcf4 	bl	800a650 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008c68:	2101      	movs	r1, #1
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f001 fe0d 	bl	800a88a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3708      	adds	r7, #8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
	...

08008c7c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b088      	sub	sp, #32
 8008c80:	af04      	add	r7, sp, #16
 8008c82:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008c84:	2302      	movs	r3, #2
 8008c86:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d102      	bne.n	8008c9e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2203      	movs	r2, #3
 8008c9c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	2b0b      	cmp	r3, #11
 8008ca6:	f200 81bb 	bhi.w	8009020 <USBH_Process+0x3a4>
 8008caa:	a201      	add	r2, pc, #4	@ (adr r2, 8008cb0 <USBH_Process+0x34>)
 8008cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb0:	08008ce1 	.word	0x08008ce1
 8008cb4:	08008d13 	.word	0x08008d13
 8008cb8:	08008d7b 	.word	0x08008d7b
 8008cbc:	08008fbb 	.word	0x08008fbb
 8008cc0:	08009021 	.word	0x08009021
 8008cc4:	08008e1b 	.word	0x08008e1b
 8008cc8:	08008f61 	.word	0x08008f61
 8008ccc:	08008e51 	.word	0x08008e51
 8008cd0:	08008e71 	.word	0x08008e71
 8008cd4:	08008e8f 	.word	0x08008e8f
 8008cd8:	08008ed3 	.word	0x08008ed3
 8008cdc:	08008fa3 	.word	0x08008fa3
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 819b 	beq.w	8009024 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008cf4:	20c8      	movs	r0, #200	@ 0xc8
 8008cf6:	f001 fe12 	bl	800a91e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f001 fd05 	bl	800a70a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d10:	e188      	b.n	8009024 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d107      	bne.n	8008d2c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2202      	movs	r2, #2
 8008d28:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008d2a:	e18a      	b.n	8009042 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008d32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d36:	d914      	bls.n	8008d62 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d3e:	3301      	adds	r3, #1
 8008d40:	b2da      	uxtb	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d4e:	2b03      	cmp	r3, #3
 8008d50:	d903      	bls.n	8008d5a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	220d      	movs	r2, #13
 8008d56:	701a      	strb	r2, [r3, #0]
      break;
 8008d58:	e173      	b.n	8009042 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	701a      	strb	r2, [r3, #0]
      break;
 8008d60:	e16f      	b.n	8009042 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008d68:	f103 020a 	add.w	r2, r3, #10
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008d72:	200a      	movs	r0, #10
 8008d74:	f001 fdd3 	bl	800a91e <USBH_Delay>
      break;
 8008d78:	e163      	b.n	8009042 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d005      	beq.n	8008d90 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008d8a:	2104      	movs	r1, #4
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008d90:	2064      	movs	r0, #100	@ 0x64
 8008d92:	f001 fdc4 	bl	800a91e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f001 fc90 	bl	800a6bc <USBH_LL_GetSpeed>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	461a      	mov	r2, r3
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2205      	movs	r2, #5
 8008daa:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008dac:	2100      	movs	r1, #0
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f001 fa9b 	bl	800a2ea <USBH_AllocPipe>
 8008db4:	4603      	mov	r3, r0
 8008db6:	461a      	mov	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008dbc:	2180      	movs	r1, #128	@ 0x80
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f001 fa93 	bl	800a2ea <USBH_AllocPipe>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	7919      	ldrb	r1, [r3, #4]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008de0:	9202      	str	r2, [sp, #8]
 8008de2:	2200      	movs	r2, #0
 8008de4:	9201      	str	r2, [sp, #4]
 8008de6:	9300      	str	r3, [sp, #0]
 8008de8:	4603      	mov	r3, r0
 8008dea:	2280      	movs	r2, #128	@ 0x80
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f001 fa4d 	bl	800a28c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	7959      	ldrb	r1, [r3, #5]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e06:	9202      	str	r2, [sp, #8]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	9201      	str	r2, [sp, #4]
 8008e0c:	9300      	str	r3, [sp, #0]
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2200      	movs	r2, #0
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f001 fa3a 	bl	800a28c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e18:	e113      	b.n	8009042 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 f916 	bl	800904c <USBH_HandleEnum>
 8008e20:	4603      	mov	r3, r0
 8008e22:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008e24:	7bbb      	ldrb	r3, [r7, #14]
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f040 80fd 	bne.w	8009028 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d103      	bne.n	8008e48 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2208      	movs	r2, #8
 8008e44:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e46:	e0ef      	b.n	8009028 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2207      	movs	r2, #7
 8008e4c:	701a      	strb	r2, [r3, #0]
      break;
 8008e4e:	e0eb      	b.n	8009028 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	f000 80e8 	beq.w	800902c <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e62:	2101      	movs	r1, #1
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2208      	movs	r2, #8
 8008e6c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008e6e:	e0dd      	b.n	800902c <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 fc3a 	bl	80096f2 <USBH_SetCfg>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	f040 80d5 	bne.w	8009030 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2209      	movs	r2, #9
 8008e8a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e8c:	e0d0      	b.n	8009030 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008e94:	f003 0320 	and.w	r3, r3, #32
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d016      	beq.n	8008eca <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008e9c:	2101      	movs	r1, #1
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fc4a 	bl	8009738 <USBH_SetFeature>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008ea8:	7bbb      	ldrb	r3, [r7, #14]
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d103      	bne.n	8008eb8 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	220a      	movs	r2, #10
 8008eb4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008eb6:	e0bd      	b.n	8009034 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8008eb8:	7bbb      	ldrb	r3, [r7, #14]
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	2b03      	cmp	r3, #3
 8008ebe:	f040 80b9 	bne.w	8009034 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	220a      	movs	r2, #10
 8008ec6:	701a      	strb	r2, [r3, #0]
      break;
 8008ec8:	e0b4      	b.n	8009034 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	220a      	movs	r2, #10
 8008ece:	701a      	strb	r2, [r3, #0]
      break;
 8008ed0:	e0b0      	b.n	8009034 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f000 80ad 	beq.w	8009038 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	73fb      	strb	r3, [r7, #15]
 8008eea:	e016      	b.n	8008f1a <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008eec:	7bfa      	ldrb	r2, [r7, #15]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	32de      	adds	r2, #222	@ 0xde
 8008ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ef6:	791a      	ldrb	r2, [r3, #4]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d108      	bne.n	8008f14 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008f02:	7bfa      	ldrb	r2, [r7, #15]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	32de      	adds	r2, #222	@ 0xde
 8008f08:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008f12:	e005      	b.n	8008f20 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
 8008f16:	3301      	adds	r3, #1
 8008f18:	73fb      	strb	r3, [r7, #15]
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d0e5      	beq.n	8008eec <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d016      	beq.n	8008f58 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	4798      	blx	r3
 8008f36:	4603      	mov	r3, r0
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d109      	bne.n	8008f50 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2206      	movs	r2, #6
 8008f40:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f48:	2103      	movs	r1, #3
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f4e:	e073      	b.n	8009038 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	220d      	movs	r2, #13
 8008f54:	701a      	strb	r2, [r3, #0]
      break;
 8008f56:	e06f      	b.n	8009038 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	220d      	movs	r2, #13
 8008f5c:	701a      	strb	r2, [r3, #0]
      break;
 8008f5e:	e06b      	b.n	8009038 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d017      	beq.n	8008f9a <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	4798      	blx	r3
 8008f76:	4603      	mov	r3, r0
 8008f78:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008f7a:	7bbb      	ldrb	r3, [r7, #14]
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d103      	bne.n	8008f8a <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	220b      	movs	r2, #11
 8008f86:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f88:	e058      	b.n	800903c <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8008f8a:	7bbb      	ldrb	r3, [r7, #14]
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	2b02      	cmp	r3, #2
 8008f90:	d154      	bne.n	800903c <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	220d      	movs	r2, #13
 8008f96:	701a      	strb	r2, [r3, #0]
      break;
 8008f98:	e050      	b.n	800903c <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	220d      	movs	r2, #13
 8008f9e:	701a      	strb	r2, [r3, #0]
      break;
 8008fa0:	e04c      	b.n	800903c <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d049      	beq.n	8009040 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	4798      	blx	r3
      }
      break;
 8008fb8:	e042      	b.n	8009040 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f7ff fd4a 	bl	8008a5c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d009      	beq.n	8008fe6 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d005      	beq.n	8008ffc <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ff6:	2105      	movs	r1, #5
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b01      	cmp	r3, #1
 8009006:	d107      	bne.n	8009018 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f7ff fe22 	bl	8008c5a <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009016:	e014      	b.n	8009042 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f001 fb19 	bl	800a650 <USBH_LL_Start>
      break;
 800901e:	e010      	b.n	8009042 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009020:	bf00      	nop
 8009022:	e00e      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 8009024:	bf00      	nop
 8009026:	e00c      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 8009028:	bf00      	nop
 800902a:	e00a      	b.n	8009042 <USBH_Process+0x3c6>
    break;
 800902c:	bf00      	nop
 800902e:	e008      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 8009030:	bf00      	nop
 8009032:	e006      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 8009034:	bf00      	nop
 8009036:	e004      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 8009038:	bf00      	nop
 800903a:	e002      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 800903c:	bf00      	nop
 800903e:	e000      	b.n	8009042 <USBH_Process+0x3c6>
      break;
 8009040:	bf00      	nop
  }
  return USBH_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b088      	sub	sp, #32
 8009050:	af04      	add	r7, sp, #16
 8009052:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009054:	2301      	movs	r3, #1
 8009056:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009058:	2301      	movs	r3, #1
 800905a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	785b      	ldrb	r3, [r3, #1]
 8009060:	2b07      	cmp	r3, #7
 8009062:	f200 81bd 	bhi.w	80093e0 <USBH_HandleEnum+0x394>
 8009066:	a201      	add	r2, pc, #4	@ (adr r2, 800906c <USBH_HandleEnum+0x20>)
 8009068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800906c:	0800908d 	.word	0x0800908d
 8009070:	08009147 	.word	0x08009147
 8009074:	080091b1 	.word	0x080091b1
 8009078:	0800923b 	.word	0x0800923b
 800907c:	080092a5 	.word	0x080092a5
 8009080:	08009315 	.word	0x08009315
 8009084:	0800935b 	.word	0x0800935b
 8009088:	080093a1 	.word	0x080093a1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800908c:	2108      	movs	r1, #8
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fa4c 	bl	800952c <USBH_Get_DevDesc>
 8009094:	4603      	mov	r3, r0
 8009096:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009098:	7bbb      	ldrb	r3, [r7, #14]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d12e      	bne.n	80090fc <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2201      	movs	r2, #1
 80090ac:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	7919      	ldrb	r1, [r3, #4]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80090c2:	9202      	str	r2, [sp, #8]
 80090c4:	2200      	movs	r2, #0
 80090c6:	9201      	str	r2, [sp, #4]
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	4603      	mov	r3, r0
 80090cc:	2280      	movs	r2, #128	@ 0x80
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f001 f8dc 	bl	800a28c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	7959      	ldrb	r1, [r3, #5]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80090e4:	687a      	ldr	r2, [r7, #4]
 80090e6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80090e8:	9202      	str	r2, [sp, #8]
 80090ea:	2200      	movs	r2, #0
 80090ec:	9201      	str	r2, [sp, #4]
 80090ee:	9300      	str	r3, [sp, #0]
 80090f0:	4603      	mov	r3, r0
 80090f2:	2200      	movs	r2, #0
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f001 f8c9 	bl	800a28c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80090fa:	e173      	b.n	80093e4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80090fc:	7bbb      	ldrb	r3, [r7, #14]
 80090fe:	2b03      	cmp	r3, #3
 8009100:	f040 8170 	bne.w	80093e4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800910a:	3301      	adds	r3, #1
 800910c:	b2da      	uxtb	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800911a:	2b03      	cmp	r3, #3
 800911c:	d903      	bls.n	8009126 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	220d      	movs	r2, #13
 8009122:	701a      	strb	r2, [r3, #0]
      break;
 8009124:	e15e      	b.n	80093e4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	795b      	ldrb	r3, [r3, #5]
 800912a:	4619      	mov	r1, r3
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f001 f8fd 	bl	800a32c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	791b      	ldrb	r3, [r3, #4]
 8009136:	4619      	mov	r1, r3
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f001 f8f7 	bl	800a32c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	701a      	strb	r2, [r3, #0]
      break;
 8009144:	e14e      	b.n	80093e4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009146:	2112      	movs	r1, #18
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 f9ef 	bl	800952c <USBH_Get_DevDesc>
 800914e:	4603      	mov	r3, r0
 8009150:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009152:	7bbb      	ldrb	r3, [r7, #14]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d103      	bne.n	8009160 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2202      	movs	r2, #2
 800915c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800915e:	e143      	b.n	80093e8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009160:	7bbb      	ldrb	r3, [r7, #14]
 8009162:	2b03      	cmp	r3, #3
 8009164:	f040 8140 	bne.w	80093e8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800916e:	3301      	adds	r3, #1
 8009170:	b2da      	uxtb	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800917e:	2b03      	cmp	r3, #3
 8009180:	d903      	bls.n	800918a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	220d      	movs	r2, #13
 8009186:	701a      	strb	r2, [r3, #0]
      break;
 8009188:	e12e      	b.n	80093e8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	795b      	ldrb	r3, [r3, #5]
 800918e:	4619      	mov	r1, r3
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f001 f8cb 	bl	800a32c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	791b      	ldrb	r3, [r3, #4]
 800919a:	4619      	mov	r1, r3
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f001 f8c5 	bl	800a32c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	701a      	strb	r2, [r3, #0]
      break;
 80091ae:	e11b      	b.n	80093e8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80091b0:	2101      	movs	r1, #1
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fa79 	bl	80096aa <USBH_SetAddress>
 80091b8:	4603      	mov	r3, r0
 80091ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091bc:	7bbb      	ldrb	r3, [r7, #14]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d130      	bne.n	8009224 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80091c2:	2002      	movs	r0, #2
 80091c4:	f001 fbab 	bl	800a91e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2203      	movs	r2, #3
 80091d4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	7919      	ldrb	r1, [r3, #4]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80091ea:	9202      	str	r2, [sp, #8]
 80091ec:	2200      	movs	r2, #0
 80091ee:	9201      	str	r2, [sp, #4]
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	4603      	mov	r3, r0
 80091f4:	2280      	movs	r2, #128	@ 0x80
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f001 f848 	bl	800a28c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	7959      	ldrb	r1, [r3, #5]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009210:	9202      	str	r2, [sp, #8]
 8009212:	2200      	movs	r2, #0
 8009214:	9201      	str	r2, [sp, #4]
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	4603      	mov	r3, r0
 800921a:	2200      	movs	r2, #0
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f001 f835 	bl	800a28c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009222:	e0e3      	b.n	80093ec <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009224:	7bbb      	ldrb	r3, [r7, #14]
 8009226:	2b03      	cmp	r3, #3
 8009228:	f040 80e0 	bne.w	80093ec <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	220d      	movs	r2, #13
 8009230:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	705a      	strb	r2, [r3, #1]
      break;
 8009238:	e0d8      	b.n	80093ec <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800923a:	2109      	movs	r1, #9
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 f9a1 	bl	8009584 <USBH_Get_CfgDesc>
 8009242:	4603      	mov	r3, r0
 8009244:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009246:	7bbb      	ldrb	r3, [r7, #14]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d103      	bne.n	8009254 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2204      	movs	r2, #4
 8009250:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009252:	e0cd      	b.n	80093f0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009254:	7bbb      	ldrb	r3, [r7, #14]
 8009256:	2b03      	cmp	r3, #3
 8009258:	f040 80ca 	bne.w	80093f0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009262:	3301      	adds	r3, #1
 8009264:	b2da      	uxtb	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009272:	2b03      	cmp	r3, #3
 8009274:	d903      	bls.n	800927e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	220d      	movs	r2, #13
 800927a:	701a      	strb	r2, [r3, #0]
      break;
 800927c:	e0b8      	b.n	80093f0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	795b      	ldrb	r3, [r3, #5]
 8009282:	4619      	mov	r1, r3
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f001 f851 	bl	800a32c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	791b      	ldrb	r3, [r3, #4]
 800928e:	4619      	mov	r1, r3
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f001 f84b 	bl	800a32c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2200      	movs	r2, #0
 80092a0:	701a      	strb	r2, [r3, #0]
      break;
 80092a2:	e0a5      	b.n	80093f0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80092aa:	4619      	mov	r1, r3
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f000 f969 	bl	8009584 <USBH_Get_CfgDesc>
 80092b2:	4603      	mov	r3, r0
 80092b4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092b6:	7bbb      	ldrb	r3, [r7, #14]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d103      	bne.n	80092c4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2205      	movs	r2, #5
 80092c0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80092c2:	e097      	b.n	80093f4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80092c4:	7bbb      	ldrb	r3, [r7, #14]
 80092c6:	2b03      	cmp	r3, #3
 80092c8:	f040 8094 	bne.w	80093f4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092d2:	3301      	adds	r3, #1
 80092d4:	b2da      	uxtb	r2, r3
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d903      	bls.n	80092ee <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	220d      	movs	r2, #13
 80092ea:	701a      	strb	r2, [r3, #0]
      break;
 80092ec:	e082      	b.n	80093f4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	795b      	ldrb	r3, [r3, #5]
 80092f2:	4619      	mov	r1, r3
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f001 f819 	bl	800a32c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	791b      	ldrb	r3, [r3, #4]
 80092fe:	4619      	mov	r1, r3
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f001 f813 	bl	800a32c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	701a      	strb	r2, [r3, #0]
      break;
 8009312:	e06f      	b.n	80093f4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800931a:	2b00      	cmp	r3, #0
 800931c:	d019      	beq.n	8009352 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800932a:	23ff      	movs	r3, #255	@ 0xff
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 f953 	bl	80095d8 <USBH_Get_StringDesc>
 8009332:	4603      	mov	r3, r0
 8009334:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009336:	7bbb      	ldrb	r3, [r7, #14]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d103      	bne.n	8009344 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2206      	movs	r2, #6
 8009340:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009342:	e059      	b.n	80093f8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009344:	7bbb      	ldrb	r3, [r7, #14]
 8009346:	2b03      	cmp	r3, #3
 8009348:	d156      	bne.n	80093f8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2206      	movs	r2, #6
 800934e:	705a      	strb	r2, [r3, #1]
      break;
 8009350:	e052      	b.n	80093f8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2206      	movs	r2, #6
 8009356:	705a      	strb	r2, [r3, #1]
      break;
 8009358:	e04e      	b.n	80093f8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009360:	2b00      	cmp	r3, #0
 8009362:	d019      	beq.n	8009398 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009370:	23ff      	movs	r3, #255	@ 0xff
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 f930 	bl	80095d8 <USBH_Get_StringDesc>
 8009378:	4603      	mov	r3, r0
 800937a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800937c:	7bbb      	ldrb	r3, [r7, #14]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d103      	bne.n	800938a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2207      	movs	r2, #7
 8009386:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009388:	e038      	b.n	80093fc <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800938a:	7bbb      	ldrb	r3, [r7, #14]
 800938c:	2b03      	cmp	r3, #3
 800938e:	d135      	bne.n	80093fc <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2207      	movs	r2, #7
 8009394:	705a      	strb	r2, [r3, #1]
      break;
 8009396:	e031      	b.n	80093fc <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2207      	movs	r2, #7
 800939c:	705a      	strb	r2, [r3, #1]
      break;
 800939e:	e02d      	b.n	80093fc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d017      	beq.n	80093da <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80093b6:	23ff      	movs	r3, #255	@ 0xff
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 f90d 	bl	80095d8 <USBH_Get_StringDesc>
 80093be:	4603      	mov	r3, r0
 80093c0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80093c2:	7bbb      	ldrb	r3, [r7, #14]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d102      	bne.n	80093ce <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80093c8:	2300      	movs	r3, #0
 80093ca:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80093cc:	e018      	b.n	8009400 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093ce:	7bbb      	ldrb	r3, [r7, #14]
 80093d0:	2b03      	cmp	r3, #3
 80093d2:	d115      	bne.n	8009400 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80093d4:	2300      	movs	r3, #0
 80093d6:	73fb      	strb	r3, [r7, #15]
      break;
 80093d8:	e012      	b.n	8009400 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	73fb      	strb	r3, [r7, #15]
      break;
 80093de:	e00f      	b.n	8009400 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80093e0:	bf00      	nop
 80093e2:	e00e      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093e4:	bf00      	nop
 80093e6:	e00c      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093e8:	bf00      	nop
 80093ea:	e00a      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093ec:	bf00      	nop
 80093ee:	e008      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093f0:	bf00      	nop
 80093f2:	e006      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093f4:	bf00      	nop
 80093f6:	e004      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093f8:	bf00      	nop
 80093fa:	e002      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 80093fc:	bf00      	nop
 80093fe:	e000      	b.n	8009402 <USBH_HandleEnum+0x3b6>
      break;
 8009400:	bf00      	nop
  }
  return Status;
 8009402:	7bfb      	ldrb	r3, [r7, #15]
}
 8009404:	4618      	mov	r0, r3
 8009406:	3710      	adds	r7, #16
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	683a      	ldr	r2, [r7, #0]
 800941a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800941e:	bf00      	nop
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b082      	sub	sp, #8
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009438:	1c5a      	adds	r2, r3, #1
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 f804 	bl	800944e <USBH_HandleSof>
}
 8009446:	bf00      	nop
 8009448:	3708      	adds	r7, #8
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}

0800944e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800944e:	b580      	push	{r7, lr}
 8009450:	b082      	sub	sp, #8
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	b2db      	uxtb	r3, r3
 800945c:	2b0b      	cmp	r3, #11
 800945e:	d10a      	bne.n	8009476 <USBH_HandleSof+0x28>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009466:	2b00      	cmp	r3, #0
 8009468:	d005      	beq.n	8009476 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	4798      	blx	r3
  }
}
 8009476:	bf00      	nop
 8009478:	3708      	adds	r7, #8
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800947e:	b480      	push	{r7}
 8009480:	b083      	sub	sp, #12
 8009482:	af00      	add	r7, sp, #0
 8009484:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2201      	movs	r2, #1
 800948a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800948e:	bf00      	nop
}
 8009490:	370c      	adds	r7, #12
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr

0800949a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800949a:	b480      	push	{r7}
 800949c:	b083      	sub	sp, #12
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2200      	movs	r2, #0
 80094a6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80094aa:	bf00      	nop
}
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b083      	sub	sp, #12
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2201      	movs	r2, #1
 80094c2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80094d6:	2300      	movs	r3, #0
}
 80094d8:	4618      	mov	r0, r3
 80094da:	370c      	adds	r7, #12
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr

080094e4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f001 f8be 	bl	800a686 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	791b      	ldrb	r3, [r3, #4]
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 ff0b 	bl	800a32c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	795b      	ldrb	r3, [r3, #5]
 800951a:	4619      	mov	r1, r3
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 ff05 	bl	800a32c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b086      	sub	sp, #24
 8009530:	af02      	add	r7, sp, #8
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	460b      	mov	r3, r1
 8009536:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009538:	887b      	ldrh	r3, [r7, #2]
 800953a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800953e:	d901      	bls.n	8009544 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009540:	2303      	movs	r3, #3
 8009542:	e01b      	b.n	800957c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800954a:	887b      	ldrh	r3, [r7, #2]
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	4613      	mov	r3, r2
 8009550:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009554:	2100      	movs	r1, #0
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 f872 	bl	8009640 <USBH_GetDescriptor>
 800955c:	4603      	mov	r3, r0
 800955e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009560:	7bfb      	ldrb	r3, [r7, #15]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d109      	bne.n	800957a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800956c:	887a      	ldrh	r2, [r7, #2]
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f929 	bl	80097c8 <USBH_ParseDevDesc>
 8009576:	4603      	mov	r3, r0
 8009578:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800957a:	7bfb      	ldrb	r3, [r7, #15]
}
 800957c:	4618      	mov	r0, r3
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b086      	sub	sp, #24
 8009588:	af02      	add	r7, sp, #8
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	460b      	mov	r3, r1
 800958e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	331c      	adds	r3, #28
 8009594:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009596:	887b      	ldrh	r3, [r7, #2]
 8009598:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800959c:	d901      	bls.n	80095a2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800959e:	2303      	movs	r3, #3
 80095a0:	e016      	b.n	80095d0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80095a2:	887b      	ldrh	r3, [r7, #2]
 80095a4:	9300      	str	r3, [sp, #0]
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095ac:	2100      	movs	r1, #0
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f000 f846 	bl	8009640 <USBH_GetDescriptor>
 80095b4:	4603      	mov	r3, r0
 80095b6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80095b8:	7bfb      	ldrb	r3, [r7, #15]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d107      	bne.n	80095ce <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80095be:	887b      	ldrh	r3, [r7, #2]
 80095c0:	461a      	mov	r2, r3
 80095c2:	68b9      	ldr	r1, [r7, #8]
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f9af 	bl	8009928 <USBH_ParseCfgDesc>
 80095ca:	4603      	mov	r3, r0
 80095cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80095ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b088      	sub	sp, #32
 80095dc:	af02      	add	r7, sp, #8
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	607a      	str	r2, [r7, #4]
 80095e2:	461a      	mov	r2, r3
 80095e4:	460b      	mov	r3, r1
 80095e6:	72fb      	strb	r3, [r7, #11]
 80095e8:	4613      	mov	r3, r2
 80095ea:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80095ec:	893b      	ldrh	r3, [r7, #8]
 80095ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095f2:	d802      	bhi.n	80095fa <USBH_Get_StringDesc+0x22>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80095fa:	2303      	movs	r3, #3
 80095fc:	e01c      	b.n	8009638 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80095fe:	7afb      	ldrb	r3, [r7, #11]
 8009600:	b29b      	uxth	r3, r3
 8009602:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009606:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800960e:	893b      	ldrh	r3, [r7, #8]
 8009610:	9300      	str	r3, [sp, #0]
 8009612:	460b      	mov	r3, r1
 8009614:	2100      	movs	r1, #0
 8009616:	68f8      	ldr	r0, [r7, #12]
 8009618:	f000 f812 	bl	8009640 <USBH_GetDescriptor>
 800961c:	4603      	mov	r3, r0
 800961e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009620:	7dfb      	ldrb	r3, [r7, #23]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d107      	bne.n	8009636 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800962c:	893a      	ldrh	r2, [r7, #8]
 800962e:	6879      	ldr	r1, [r7, #4]
 8009630:	4618      	mov	r0, r3
 8009632:	f000 fb8d 	bl	8009d50 <USBH_ParseStringDesc>
  }

  return status;
 8009636:	7dfb      	ldrb	r3, [r7, #23]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3718      	adds	r7, #24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	607b      	str	r3, [r7, #4]
 800964a:	460b      	mov	r3, r1
 800964c:	72fb      	strb	r3, [r7, #11]
 800964e:	4613      	mov	r3, r2
 8009650:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	789b      	ldrb	r3, [r3, #2]
 8009656:	2b01      	cmp	r3, #1
 8009658:	d11c      	bne.n	8009694 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800965a:	7afb      	ldrb	r3, [r7, #11]
 800965c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009660:	b2da      	uxtb	r2, r3
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2206      	movs	r2, #6
 800966a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	893a      	ldrh	r2, [r7, #8]
 8009670:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009672:	893b      	ldrh	r3, [r7, #8]
 8009674:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009678:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800967c:	d104      	bne.n	8009688 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f240 4209 	movw	r2, #1033	@ 0x409
 8009684:	829a      	strh	r2, [r3, #20]
 8009686:	e002      	b.n	800968e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2200      	movs	r2, #0
 800968c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	8b3a      	ldrh	r2, [r7, #24]
 8009692:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009694:	8b3b      	ldrh	r3, [r7, #24]
 8009696:	461a      	mov	r2, r3
 8009698:	6879      	ldr	r1, [r7, #4]
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f000 fba5 	bl	8009dea <USBH_CtlReq>
 80096a0:	4603      	mov	r3, r0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3710      	adds	r7, #16
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b082      	sub	sp, #8
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	460b      	mov	r3, r1
 80096b4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	789b      	ldrb	r3, [r3, #2]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d10f      	bne.n	80096de <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2205      	movs	r2, #5
 80096c8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80096ca:	78fb      	ldrb	r3, [r7, #3]
 80096cc:	b29a      	uxth	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80096de:	2200      	movs	r2, #0
 80096e0:	2100      	movs	r1, #0
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 fb81 	bl	8009dea <USBH_CtlReq>
 80096e8:	4603      	mov	r3, r0
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3708      	adds	r7, #8
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}

080096f2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80096f2:	b580      	push	{r7, lr}
 80096f4:	b082      	sub	sp, #8
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	6078      	str	r0, [r7, #4]
 80096fa:	460b      	mov	r3, r1
 80096fc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	789b      	ldrb	r3, [r3, #2]
 8009702:	2b01      	cmp	r3, #1
 8009704:	d10e      	bne.n	8009724 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2209      	movs	r2, #9
 8009710:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	887a      	ldrh	r2, [r7, #2]
 8009716:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2200      	movs	r2, #0
 800971c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2200      	movs	r2, #0
 8009722:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009724:	2200      	movs	r2, #0
 8009726:	2100      	movs	r1, #0
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fb5e 	bl	8009dea <USBH_CtlReq>
 800972e:	4603      	mov	r3, r0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	789b      	ldrb	r3, [r3, #2]
 8009748:	2b01      	cmp	r3, #1
 800974a:	d10f      	bne.n	800976c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2203      	movs	r2, #3
 8009756:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009758:	78fb      	ldrb	r3, [r7, #3]
 800975a:	b29a      	uxth	r2, r3
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2200      	movs	r2, #0
 800976a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800976c:	2200      	movs	r2, #0
 800976e:	2100      	movs	r1, #0
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 fb3a 	bl	8009dea <USBH_CtlReq>
 8009776:	4603      	mov	r3, r0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3708      	adds	r7, #8
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	460b      	mov	r3, r1
 800978a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	789b      	ldrb	r3, [r3, #2]
 8009790:	2b01      	cmp	r3, #1
 8009792:	d10f      	bne.n	80097b4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2202      	movs	r2, #2
 8009798:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2201      	movs	r2, #1
 800979e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80097a6:	78fb      	ldrb	r3, [r7, #3]
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097b4:	2200      	movs	r2, #0
 80097b6:	2100      	movs	r1, #0
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 fb16 	bl	8009dea <USBH_CtlReq>
 80097be:	4603      	mov	r3, r0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b087      	sub	sp, #28
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	4613      	mov	r3, r2
 80097d4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80097dc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80097de:	2300      	movs	r3, #0
 80097e0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d101      	bne.n	80097ec <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80097e8:	2302      	movs	r3, #2
 80097ea:	e094      	b.n	8009916 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	781a      	ldrb	r2, [r3, #0]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	785a      	ldrb	r2, [r3, #1]
 80097f8:	693b      	ldr	r3, [r7, #16]
 80097fa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	3302      	adds	r3, #2
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	461a      	mov	r2, r3
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	3303      	adds	r3, #3
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	021b      	lsls	r3, r3, #8
 800980c:	b29b      	uxth	r3, r3
 800980e:	4313      	orrs	r3, r2
 8009810:	b29a      	uxth	r2, r3
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	791a      	ldrb	r2, [r3, #4]
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	795a      	ldrb	r2, [r3, #5]
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	799a      	ldrb	r2, [r3, #6]
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	79da      	ldrb	r2, [r3, #7]
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800983c:	2b00      	cmp	r3, #0
 800983e:	d004      	beq.n	800984a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009846:	2b01      	cmp	r3, #1
 8009848:	d11b      	bne.n	8009882 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	79db      	ldrb	r3, [r3, #7]
 800984e:	2b20      	cmp	r3, #32
 8009850:	dc0f      	bgt.n	8009872 <USBH_ParseDevDesc+0xaa>
 8009852:	2b08      	cmp	r3, #8
 8009854:	db0f      	blt.n	8009876 <USBH_ParseDevDesc+0xae>
 8009856:	3b08      	subs	r3, #8
 8009858:	4a32      	ldr	r2, [pc, #200]	@ (8009924 <USBH_ParseDevDesc+0x15c>)
 800985a:	fa22 f303 	lsr.w	r3, r2, r3
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	bf14      	ite	ne
 8009866:	2301      	movne	r3, #1
 8009868:	2300      	moveq	r3, #0
 800986a:	b2db      	uxtb	r3, r3
 800986c:	2b00      	cmp	r3, #0
 800986e:	d106      	bne.n	800987e <USBH_ParseDevDesc+0xb6>
 8009870:	e001      	b.n	8009876 <USBH_ParseDevDesc+0xae>
 8009872:	2b40      	cmp	r3, #64	@ 0x40
 8009874:	d003      	beq.n	800987e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	2208      	movs	r2, #8
 800987a:	71da      	strb	r2, [r3, #7]
        break;
 800987c:	e000      	b.n	8009880 <USBH_ParseDevDesc+0xb8>
        break;
 800987e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009880:	e00e      	b.n	80098a0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009888:	2b02      	cmp	r3, #2
 800988a:	d107      	bne.n	800989c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	79db      	ldrb	r3, [r3, #7]
 8009890:	2b08      	cmp	r3, #8
 8009892:	d005      	beq.n	80098a0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	2208      	movs	r2, #8
 8009898:	71da      	strb	r2, [r3, #7]
 800989a:	e001      	b.n	80098a0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800989c:	2303      	movs	r3, #3
 800989e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80098a0:	88fb      	ldrh	r3, [r7, #6]
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	d936      	bls.n	8009914 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	3308      	adds	r3, #8
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	461a      	mov	r2, r3
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	3309      	adds	r3, #9
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	021b      	lsls	r3, r3, #8
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	4313      	orrs	r3, r2
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	330a      	adds	r3, #10
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	461a      	mov	r2, r3
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	330b      	adds	r3, #11
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	021b      	lsls	r3, r3, #8
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	4313      	orrs	r3, r2
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	330c      	adds	r3, #12
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	461a      	mov	r2, r3
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	330d      	adds	r3, #13
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	021b      	lsls	r3, r3, #8
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	4313      	orrs	r3, r2
 80098ee:	b29a      	uxth	r2, r3
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	7b9a      	ldrb	r2, [r3, #14]
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	7bda      	ldrb	r2, [r3, #15]
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	7c1a      	ldrb	r2, [r3, #16]
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	7c5a      	ldrb	r2, [r3, #17]
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009914:	7dfb      	ldrb	r3, [r7, #23]
}
 8009916:	4618      	mov	r0, r3
 8009918:	371c      	adds	r7, #28
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop
 8009924:	01000101 	.word	0x01000101

08009928 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b08c      	sub	sp, #48	@ 0x30
 800992c:	af00      	add	r7, sp, #0
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	4613      	mov	r3, r2
 8009934:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800993c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800993e:	2300      	movs	r3, #0
 8009940:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009944:	2300      	movs	r3, #0
 8009946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800994a:	2300      	movs	r3, #0
 800994c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d101      	bne.n	800995a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009956:	2302      	movs	r3, #2
 8009958:	e0da      	b.n	8009b10 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800995e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	2b09      	cmp	r3, #9
 8009964:	d002      	beq.n	800996c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009968:	2209      	movs	r2, #9
 800996a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	781a      	ldrb	r2, [r3, #0]
 8009970:	6a3b      	ldr	r3, [r7, #32]
 8009972:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	785a      	ldrb	r2, [r3, #1]
 8009978:	6a3b      	ldr	r3, [r7, #32]
 800997a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	3302      	adds	r3, #2
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	461a      	mov	r2, r3
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	3303      	adds	r3, #3
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	021b      	lsls	r3, r3, #8
 800998c:	b29b      	uxth	r3, r3
 800998e:	4313      	orrs	r3, r2
 8009990:	b29b      	uxth	r3, r3
 8009992:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009996:	bf28      	it	cs
 8009998:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800999c:	b29a      	uxth	r2, r3
 800999e:	6a3b      	ldr	r3, [r7, #32]
 80099a0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	791a      	ldrb	r2, [r3, #4]
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	795a      	ldrb	r2, [r3, #5]
 80099ae:	6a3b      	ldr	r3, [r7, #32]
 80099b0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	799a      	ldrb	r2, [r3, #6]
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	79da      	ldrb	r2, [r3, #7]
 80099be:	6a3b      	ldr	r3, [r7, #32]
 80099c0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	7a1a      	ldrb	r2, [r3, #8]
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80099ca:	88fb      	ldrh	r3, [r7, #6]
 80099cc:	2b09      	cmp	r3, #9
 80099ce:	f240 809d 	bls.w	8009b0c <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 80099d2:	2309      	movs	r3, #9
 80099d4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80099d6:	2300      	movs	r3, #0
 80099d8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80099da:	e081      	b.n	8009ae0 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80099dc:	f107 0316 	add.w	r3, r7, #22
 80099e0:	4619      	mov	r1, r3
 80099e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099e4:	f000 f9e7 	bl	8009db6 <USBH_GetNextDesc>
 80099e8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80099ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ec:	785b      	ldrb	r3, [r3, #1]
 80099ee:	2b04      	cmp	r3, #4
 80099f0:	d176      	bne.n	8009ae0 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80099f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	2b09      	cmp	r3, #9
 80099f8:	d002      	beq.n	8009a00 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80099fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fc:	2209      	movs	r2, #9
 80099fe:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009a00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a04:	221a      	movs	r2, #26
 8009a06:	fb02 f303 	mul.w	r3, r2, r3
 8009a0a:	3308      	adds	r3, #8
 8009a0c:	6a3a      	ldr	r2, [r7, #32]
 8009a0e:	4413      	add	r3, r2
 8009a10:	3302      	adds	r3, #2
 8009a12:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009a14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a16:	69f8      	ldr	r0, [r7, #28]
 8009a18:	f000 f87e 	bl	8009b18 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009a22:	2300      	movs	r3, #0
 8009a24:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009a26:	e043      	b.n	8009ab0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a28:	f107 0316 	add.w	r3, r7, #22
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a30:	f000 f9c1 	bl	8009db6 <USBH_GetNextDesc>
 8009a34:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a38:	785b      	ldrb	r3, [r3, #1]
 8009a3a:	2b05      	cmp	r3, #5
 8009a3c:	d138      	bne.n	8009ab0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	795b      	ldrb	r3, [r3, #5]
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d113      	bne.n	8009a6e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d003      	beq.n	8009a56 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	799b      	ldrb	r3, [r3, #6]
 8009a52:	2b03      	cmp	r3, #3
 8009a54:	d10b      	bne.n	8009a6e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	79db      	ldrb	r3, [r3, #7]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d10b      	bne.n	8009a76 <USBH_ParseCfgDesc+0x14e>
 8009a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	2b09      	cmp	r3, #9
 8009a64:	d007      	beq.n	8009a76 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a68:	2209      	movs	r2, #9
 8009a6a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a6c:	e003      	b.n	8009a76 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a70:	2207      	movs	r2, #7
 8009a72:	701a      	strb	r2, [r3, #0]
 8009a74:	e000      	b.n	8009a78 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a76:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a7c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009a80:	3201      	adds	r2, #1
 8009a82:	00d2      	lsls	r2, r2, #3
 8009a84:	211a      	movs	r1, #26
 8009a86:	fb01 f303 	mul.w	r3, r1, r3
 8009a8a:	4413      	add	r3, r2
 8009a8c:	3308      	adds	r3, #8
 8009a8e:	6a3a      	ldr	r2, [r7, #32]
 8009a90:	4413      	add	r3, r2
 8009a92:	3304      	adds	r3, #4
 8009a94:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009a96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a98:	69b9      	ldr	r1, [r7, #24]
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	f000 f870 	bl	8009b80 <USBH_ParseEPDesc>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009aa6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009aaa:	3301      	adds	r3, #1
 8009aac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	791b      	ldrb	r3, [r3, #4]
 8009ab4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d204      	bcs.n	8009ac6 <USBH_ParseCfgDesc+0x19e>
 8009abc:	6a3b      	ldr	r3, [r7, #32]
 8009abe:	885a      	ldrh	r2, [r3, #2]
 8009ac0:	8afb      	ldrh	r3, [r7, #22]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d8b0      	bhi.n	8009a28 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	791b      	ldrb	r3, [r3, #4]
 8009aca:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ace:	429a      	cmp	r2, r3
 8009ad0:	d201      	bcs.n	8009ad6 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009ad2:	2303      	movs	r3, #3
 8009ad4:	e01c      	b.n	8009b10 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009ad6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ada:	3301      	adds	r3, #1
 8009adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d805      	bhi.n	8009af4 <USBH_ParseCfgDesc+0x1cc>
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	885a      	ldrh	r2, [r3, #2]
 8009aec:	8afb      	ldrh	r3, [r7, #22]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	f63f af74 	bhi.w	80099dc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	791b      	ldrb	r3, [r3, #4]
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	bf28      	it	cs
 8009afc:	2302      	movcs	r3, #2
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d201      	bcs.n	8009b0c <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009b08:	2303      	movs	r3, #3
 8009b0a:	e001      	b.n	8009b10 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009b0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3730      	adds	r7, #48	@ 0x30
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	781a      	ldrb	r2, [r3, #0]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	785a      	ldrb	r2, [r3, #1]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	789a      	ldrb	r2, [r3, #2]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	78da      	ldrb	r2, [r3, #3]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	3304      	adds	r3, #4
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	bf28      	it	cs
 8009b4c:	2302      	movcs	r3, #2
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	795a      	ldrb	r2, [r3, #5]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	799a      	ldrb	r2, [r3, #6]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	79da      	ldrb	r2, [r3, #7]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	7a1a      	ldrb	r2, [r3, #8]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	721a      	strb	r2, [r3, #8]
}
 8009b74:	bf00      	nop
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b087      	sub	sp, #28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	781a      	ldrb	r2, [r3, #0]
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	785a      	ldrb	r2, [r3, #1]
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	789a      	ldrb	r2, [r3, #2]
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	78da      	ldrb	r2, [r3, #3]
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	3305      	adds	r3, #5
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	021b      	lsls	r3, r3, #8
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	b29a      	uxth	r2, r3
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	799a      	ldrb	r2, [r3, #6]
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	889b      	ldrh	r3, [r3, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d009      	beq.n	8009bee <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009be2:	d804      	bhi.n	8009bee <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bec:	d901      	bls.n	8009bf2 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009bee:	2303      	movs	r3, #3
 8009bf0:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d136      	bne.n	8009c6a <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	78db      	ldrb	r3, [r3, #3]
 8009c00:	f003 0303 	and.w	r3, r3, #3
 8009c04:	2b02      	cmp	r3, #2
 8009c06:	d108      	bne.n	8009c1a <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	889b      	ldrh	r3, [r3, #4]
 8009c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c10:	f240 8097 	bls.w	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c14:	2303      	movs	r3, #3
 8009c16:	75fb      	strb	r3, [r7, #23]
 8009c18:	e093      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	78db      	ldrb	r3, [r3, #3]
 8009c1e:	f003 0303 	and.w	r3, r3, #3
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d107      	bne.n	8009c36 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	889b      	ldrh	r3, [r3, #4]
 8009c2a:	2b40      	cmp	r3, #64	@ 0x40
 8009c2c:	f240 8089 	bls.w	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c30:	2303      	movs	r3, #3
 8009c32:	75fb      	strb	r3, [r7, #23]
 8009c34:	e085      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	78db      	ldrb	r3, [r3, #3]
 8009c3a:	f003 0303 	and.w	r3, r3, #3
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d005      	beq.n	8009c4e <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	78db      	ldrb	r3, [r3, #3]
 8009c46:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c4a:	2b03      	cmp	r3, #3
 8009c4c:	d10a      	bne.n	8009c64 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	799b      	ldrb	r3, [r3, #6]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d003      	beq.n	8009c5e <USBH_ParseEPDesc+0xde>
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	799b      	ldrb	r3, [r3, #6]
 8009c5a:	2b10      	cmp	r3, #16
 8009c5c:	d970      	bls.n	8009d40 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c62:	e06d      	b.n	8009d40 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009c64:	2303      	movs	r3, #3
 8009c66:	75fb      	strb	r3, [r7, #23]
 8009c68:	e06b      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d13c      	bne.n	8009cee <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	78db      	ldrb	r3, [r3, #3]
 8009c78:	f003 0303 	and.w	r3, r3, #3
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d005      	beq.n	8009c8c <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	78db      	ldrb	r3, [r3, #3]
 8009c84:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d106      	bne.n	8009c9a <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	889b      	ldrh	r3, [r3, #4]
 8009c90:	2b40      	cmp	r3, #64	@ 0x40
 8009c92:	d956      	bls.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c94:	2303      	movs	r3, #3
 8009c96:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c98:	e053      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	78db      	ldrb	r3, [r3, #3]
 8009c9e:	f003 0303 	and.w	r3, r3, #3
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d10e      	bne.n	8009cc4 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	799b      	ldrb	r3, [r3, #6]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d007      	beq.n	8009cbe <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009cb2:	2b10      	cmp	r3, #16
 8009cb4:	d803      	bhi.n	8009cbe <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009cba:	2b40      	cmp	r3, #64	@ 0x40
 8009cbc:	d941      	bls.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009cbe:	2303      	movs	r3, #3
 8009cc0:	75fb      	strb	r3, [r7, #23]
 8009cc2:	e03e      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	78db      	ldrb	r3, [r3, #3]
 8009cc8:	f003 0303 	and.w	r3, r3, #3
 8009ccc:	2b03      	cmp	r3, #3
 8009cce:	d10b      	bne.n	8009ce8 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	799b      	ldrb	r3, [r3, #6]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d004      	beq.n	8009ce2 <USBH_ParseEPDesc+0x162>
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	889b      	ldrh	r3, [r3, #4]
 8009cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ce0:	d32f      	bcc.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ce2:	2303      	movs	r3, #3
 8009ce4:	75fb      	strb	r3, [r7, #23]
 8009ce6:	e02c      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009ce8:	2303      	movs	r3, #3
 8009cea:	75fb      	strb	r3, [r7, #23]
 8009cec:	e029      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cf4:	2b02      	cmp	r3, #2
 8009cf6:	d120      	bne.n	8009d3a <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	78db      	ldrb	r3, [r3, #3]
 8009cfc:	f003 0303 	and.w	r3, r3, #3
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d106      	bne.n	8009d12 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	889b      	ldrh	r3, [r3, #4]
 8009d08:	2b08      	cmp	r3, #8
 8009d0a:	d01a      	beq.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	75fb      	strb	r3, [r7, #23]
 8009d10:	e017      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	78db      	ldrb	r3, [r3, #3]
 8009d16:	f003 0303 	and.w	r3, r3, #3
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	d10a      	bne.n	8009d34 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	799b      	ldrb	r3, [r3, #6]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d003      	beq.n	8009d2e <USBH_ParseEPDesc+0x1ae>
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	889b      	ldrh	r3, [r3, #4]
 8009d2a:	2b08      	cmp	r3, #8
 8009d2c:	d909      	bls.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	75fb      	strb	r3, [r7, #23]
 8009d32:	e006      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d34:	2303      	movs	r3, #3
 8009d36:	75fb      	strb	r3, [r7, #23]
 8009d38:	e003      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009d3a:	2303      	movs	r3, #3
 8009d3c:	75fb      	strb	r3, [r7, #23]
 8009d3e:	e000      	b.n	8009d42 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d40:	bf00      	nop
  }

  return status;
 8009d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	371c      	adds	r7, #28
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b087      	sub	sp, #28
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	3301      	adds	r3, #1
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	2b03      	cmp	r3, #3
 8009d66:	d120      	bne.n	8009daa <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	1e9a      	subs	r2, r3, #2
 8009d6e:	88fb      	ldrh	r3, [r7, #6]
 8009d70:	4293      	cmp	r3, r2
 8009d72:	bf28      	it	cs
 8009d74:	4613      	movcs	r3, r2
 8009d76:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	3302      	adds	r3, #2
 8009d7c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009d7e:	2300      	movs	r3, #0
 8009d80:	82fb      	strh	r3, [r7, #22]
 8009d82:	e00b      	b.n	8009d9c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009d84:	8afb      	ldrh	r3, [r7, #22]
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	4413      	add	r3, r2
 8009d8a:	781a      	ldrb	r2, [r3, #0]
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	3301      	adds	r3, #1
 8009d94:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009d96:	8afb      	ldrh	r3, [r7, #22]
 8009d98:	3302      	adds	r3, #2
 8009d9a:	82fb      	strh	r3, [r7, #22]
 8009d9c:	8afa      	ldrh	r2, [r7, #22]
 8009d9e:	8abb      	ldrh	r3, [r7, #20]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d3ef      	bcc.n	8009d84 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2200      	movs	r2, #0
 8009da8:	701a      	strb	r2, [r3, #0]
  }
}
 8009daa:	bf00      	nop
 8009dac:	371c      	adds	r7, #28
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009db6:	b480      	push	{r7}
 8009db8:	b085      	sub	sp, #20
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
 8009dbe:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	881b      	ldrh	r3, [r3, #0]
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	7812      	ldrb	r2, [r2, #0]
 8009dc8:	4413      	add	r3, r2
 8009dca:	b29a      	uxth	r2, r3
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	4413      	add	r3, r2
 8009dda:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3714      	adds	r7, #20
 8009de2:	46bd      	mov	sp, r7
 8009de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de8:	4770      	bx	lr

08009dea <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b086      	sub	sp, #24
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	60f8      	str	r0, [r7, #12]
 8009df2:	60b9      	str	r1, [r7, #8]
 8009df4:	4613      	mov	r3, r2
 8009df6:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	789b      	ldrb	r3, [r3, #2]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d002      	beq.n	8009e0a <USBH_CtlReq+0x20>
 8009e04:	2b02      	cmp	r3, #2
 8009e06:	d00f      	beq.n	8009e28 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009e08:	e027      	b.n	8009e5a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	88fa      	ldrh	r2, [r7, #6]
 8009e14:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2202      	movs	r2, #2
 8009e20:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009e22:	2301      	movs	r3, #1
 8009e24:	75fb      	strb	r3, [r7, #23]
      break;
 8009e26:	e018      	b.n	8009e5a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f000 f81b 	bl	8009e64 <USBH_HandleControl>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009e32:	7dfb      	ldrb	r3, [r7, #23]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d002      	beq.n	8009e3e <USBH_CtlReq+0x54>
 8009e38:	7dfb      	ldrb	r3, [r7, #23]
 8009e3a:	2b03      	cmp	r3, #3
 8009e3c:	d106      	bne.n	8009e4c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2201      	movs	r2, #1
 8009e42:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2200      	movs	r2, #0
 8009e48:	761a      	strb	r2, [r3, #24]
      break;
 8009e4a:	e005      	b.n	8009e58 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009e4c:	7dfb      	ldrb	r3, [r7, #23]
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d102      	bne.n	8009e58 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2201      	movs	r2, #1
 8009e56:	709a      	strb	r2, [r3, #2]
      break;
 8009e58:	bf00      	nop
  }
  return status;
 8009e5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3718      	adds	r7, #24
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af02      	add	r7, sp, #8
 8009e6a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009e70:	2300      	movs	r3, #0
 8009e72:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	7e1b      	ldrb	r3, [r3, #24]
 8009e78:	3b01      	subs	r3, #1
 8009e7a:	2b0a      	cmp	r3, #10
 8009e7c:	f200 8156 	bhi.w	800a12c <USBH_HandleControl+0x2c8>
 8009e80:	a201      	add	r2, pc, #4	@ (adr r2, 8009e88 <USBH_HandleControl+0x24>)
 8009e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e86:	bf00      	nop
 8009e88:	08009eb5 	.word	0x08009eb5
 8009e8c:	08009ecf 	.word	0x08009ecf
 8009e90:	08009f39 	.word	0x08009f39
 8009e94:	08009f5f 	.word	0x08009f5f
 8009e98:	08009f97 	.word	0x08009f97
 8009e9c:	08009fc1 	.word	0x08009fc1
 8009ea0:	0800a013 	.word	0x0800a013
 8009ea4:	0800a035 	.word	0x0800a035
 8009ea8:	0800a071 	.word	0x0800a071
 8009eac:	0800a097 	.word	0x0800a097
 8009eb0:	0800a0d5 	.word	0x0800a0d5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f103 0110 	add.w	r1, r3, #16
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	795b      	ldrb	r3, [r3, #5]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 f943 	bl	800a14c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2202      	movs	r2, #2
 8009eca:	761a      	strb	r2, [r3, #24]
      break;
 8009ecc:	e139      	b.n	800a142 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	795b      	ldrb	r3, [r3, #5]
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fcc5 	bl	800a864 <USBH_LL_GetURBState>
 8009eda:	4603      	mov	r3, r0
 8009edc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009ede:	7bbb      	ldrb	r3, [r7, #14]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d11e      	bne.n	8009f22 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	7c1b      	ldrb	r3, [r3, #16]
 8009ee8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009eec:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	8adb      	ldrh	r3, [r3, #22]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00a      	beq.n	8009f0c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009ef6:	7b7b      	ldrb	r3, [r7, #13]
 8009ef8:	2b80      	cmp	r3, #128	@ 0x80
 8009efa:	d103      	bne.n	8009f04 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2203      	movs	r2, #3
 8009f00:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009f02:	e115      	b.n	800a130 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2205      	movs	r2, #5
 8009f08:	761a      	strb	r2, [r3, #24]
      break;
 8009f0a:	e111      	b.n	800a130 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009f0c:	7b7b      	ldrb	r3, [r7, #13]
 8009f0e:	2b80      	cmp	r3, #128	@ 0x80
 8009f10:	d103      	bne.n	8009f1a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2209      	movs	r2, #9
 8009f16:	761a      	strb	r2, [r3, #24]
      break;
 8009f18:	e10a      	b.n	800a130 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2207      	movs	r2, #7
 8009f1e:	761a      	strb	r2, [r3, #24]
      break;
 8009f20:	e106      	b.n	800a130 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009f22:	7bbb      	ldrb	r3, [r7, #14]
 8009f24:	2b04      	cmp	r3, #4
 8009f26:	d003      	beq.n	8009f30 <USBH_HandleControl+0xcc>
 8009f28:	7bbb      	ldrb	r3, [r7, #14]
 8009f2a:	2b02      	cmp	r3, #2
 8009f2c:	f040 8100 	bne.w	800a130 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	220b      	movs	r2, #11
 8009f34:	761a      	strb	r2, [r3, #24]
      break;
 8009f36:	e0fb      	b.n	800a130 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009f3e:	b29a      	uxth	r2, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6899      	ldr	r1, [r3, #8]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	899a      	ldrh	r2, [r3, #12]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	791b      	ldrb	r3, [r3, #4]
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f000 f93a 	bl	800a1ca <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2204      	movs	r2, #4
 8009f5a:	761a      	strb	r2, [r3, #24]
      break;
 8009f5c:	e0f1      	b.n	800a142 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	791b      	ldrb	r3, [r3, #4]
 8009f62:	4619      	mov	r1, r3
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 fc7d 	bl	800a864 <USBH_LL_GetURBState>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d102      	bne.n	8009f7a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2209      	movs	r2, #9
 8009f78:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009f7a:	7bbb      	ldrb	r3, [r7, #14]
 8009f7c:	2b05      	cmp	r3, #5
 8009f7e:	d102      	bne.n	8009f86 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009f80:	2303      	movs	r3, #3
 8009f82:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009f84:	e0d6      	b.n	800a134 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009f86:	7bbb      	ldrb	r3, [r7, #14]
 8009f88:	2b04      	cmp	r3, #4
 8009f8a:	f040 80d3 	bne.w	800a134 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	220b      	movs	r2, #11
 8009f92:	761a      	strb	r2, [r3, #24]
      break;
 8009f94:	e0ce      	b.n	800a134 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6899      	ldr	r1, [r3, #8]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	899a      	ldrh	r2, [r3, #12]
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	795b      	ldrb	r3, [r3, #5]
 8009fa2:	2001      	movs	r0, #1
 8009fa4:	9000      	str	r0, [sp, #0]
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 f8ea 	bl	800a180 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009fb2:	b29a      	uxth	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2206      	movs	r2, #6
 8009fbc:	761a      	strb	r2, [r3, #24]
      break;
 8009fbe:	e0c0      	b.n	800a142 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	795b      	ldrb	r3, [r3, #5]
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 fc4c 	bl	800a864 <USBH_LL_GetURBState>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009fd0:	7bbb      	ldrb	r3, [r7, #14]
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d103      	bne.n	8009fde <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2207      	movs	r2, #7
 8009fda:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009fdc:	e0ac      	b.n	800a138 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009fde:	7bbb      	ldrb	r3, [r7, #14]
 8009fe0:	2b05      	cmp	r3, #5
 8009fe2:	d105      	bne.n	8009ff0 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	220c      	movs	r2, #12
 8009fe8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009fea:	2303      	movs	r3, #3
 8009fec:	73fb      	strb	r3, [r7, #15]
      break;
 8009fee:	e0a3      	b.n	800a138 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009ff0:	7bbb      	ldrb	r3, [r7, #14]
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d103      	bne.n	8009ffe <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2205      	movs	r2, #5
 8009ffa:	761a      	strb	r2, [r3, #24]
      break;
 8009ffc:	e09c      	b.n	800a138 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009ffe:	7bbb      	ldrb	r3, [r7, #14]
 800a000:	2b04      	cmp	r3, #4
 800a002:	f040 8099 	bne.w	800a138 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	220b      	movs	r2, #11
 800a00a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a00c:	2302      	movs	r3, #2
 800a00e:	73fb      	strb	r3, [r7, #15]
      break;
 800a010:	e092      	b.n	800a138 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	791b      	ldrb	r3, [r3, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	2100      	movs	r1, #0
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 f8d5 	bl	800a1ca <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a026:	b29a      	uxth	r2, r3
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2208      	movs	r2, #8
 800a030:	761a      	strb	r2, [r3, #24]

      break;
 800a032:	e086      	b.n	800a142 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	791b      	ldrb	r3, [r3, #4]
 800a038:	4619      	mov	r1, r3
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 fc12 	bl	800a864 <USBH_LL_GetURBState>
 800a040:	4603      	mov	r3, r0
 800a042:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a044:	7bbb      	ldrb	r3, [r7, #14]
 800a046:	2b01      	cmp	r3, #1
 800a048:	d105      	bne.n	800a056 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	220d      	movs	r2, #13
 800a04e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a050:	2300      	movs	r3, #0
 800a052:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a054:	e072      	b.n	800a13c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a056:	7bbb      	ldrb	r3, [r7, #14]
 800a058:	2b04      	cmp	r3, #4
 800a05a:	d103      	bne.n	800a064 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	220b      	movs	r2, #11
 800a060:	761a      	strb	r2, [r3, #24]
      break;
 800a062:	e06b      	b.n	800a13c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a064:	7bbb      	ldrb	r3, [r7, #14]
 800a066:	2b05      	cmp	r3, #5
 800a068:	d168      	bne.n	800a13c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a06a:	2303      	movs	r3, #3
 800a06c:	73fb      	strb	r3, [r7, #15]
      break;
 800a06e:	e065      	b.n	800a13c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	795b      	ldrb	r3, [r3, #5]
 800a074:	2201      	movs	r2, #1
 800a076:	9200      	str	r2, [sp, #0]
 800a078:	2200      	movs	r2, #0
 800a07a:	2100      	movs	r1, #0
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f000 f87f 	bl	800a180 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a088:	b29a      	uxth	r2, r3
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	220a      	movs	r2, #10
 800a092:	761a      	strb	r2, [r3, #24]
      break;
 800a094:	e055      	b.n	800a142 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	795b      	ldrb	r3, [r3, #5]
 800a09a:	4619      	mov	r1, r3
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 fbe1 	bl	800a864 <USBH_LL_GetURBState>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a0a6:	7bbb      	ldrb	r3, [r7, #14]
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d105      	bne.n	800a0b8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	220d      	movs	r2, #13
 800a0b4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a0b6:	e043      	b.n	800a140 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a0b8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	d103      	bne.n	800a0c6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2209      	movs	r2, #9
 800a0c2:	761a      	strb	r2, [r3, #24]
      break;
 800a0c4:	e03c      	b.n	800a140 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a0c6:	7bbb      	ldrb	r3, [r7, #14]
 800a0c8:	2b04      	cmp	r3, #4
 800a0ca:	d139      	bne.n	800a140 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	220b      	movs	r2, #11
 800a0d0:	761a      	strb	r2, [r3, #24]
      break;
 800a0d2:	e035      	b.n	800a140 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	7e5b      	ldrb	r3, [r3, #25]
 800a0d8:	3301      	adds	r3, #1
 800a0da:	b2da      	uxtb	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	765a      	strb	r2, [r3, #25]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	7e5b      	ldrb	r3, [r3, #25]
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d806      	bhi.n	800a0f6 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2201      	movs	r2, #1
 800a0f2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a0f4:	e025      	b.n	800a142 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a0fc:	2106      	movs	r1, #6
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	795b      	ldrb	r3, [r3, #5]
 800a10c:	4619      	mov	r1, r3
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 f90c 	bl	800a32c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	791b      	ldrb	r3, [r3, #4]
 800a118:	4619      	mov	r1, r3
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 f906 	bl	800a32c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a126:	2302      	movs	r3, #2
 800a128:	73fb      	strb	r3, [r7, #15]
      break;
 800a12a:	e00a      	b.n	800a142 <USBH_HandleControl+0x2de>

    default:
      break;
 800a12c:	bf00      	nop
 800a12e:	e008      	b.n	800a142 <USBH_HandleControl+0x2de>
      break;
 800a130:	bf00      	nop
 800a132:	e006      	b.n	800a142 <USBH_HandleControl+0x2de>
      break;
 800a134:	bf00      	nop
 800a136:	e004      	b.n	800a142 <USBH_HandleControl+0x2de>
      break;
 800a138:	bf00      	nop
 800a13a:	e002      	b.n	800a142 <USBH_HandleControl+0x2de>
      break;
 800a13c:	bf00      	nop
 800a13e:	e000      	b.n	800a142 <USBH_HandleControl+0x2de>
      break;
 800a140:	bf00      	nop
  }

  return status;
 800a142:	7bfb      	ldrb	r3, [r7, #15]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3710      	adds	r7, #16
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b088      	sub	sp, #32
 800a150:	af04      	add	r7, sp, #16
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	60b9      	str	r1, [r7, #8]
 800a156:	4613      	mov	r3, r2
 800a158:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a15a:	79f9      	ldrb	r1, [r7, #7]
 800a15c:	2300      	movs	r3, #0
 800a15e:	9303      	str	r3, [sp, #12]
 800a160:	2308      	movs	r3, #8
 800a162:	9302      	str	r3, [sp, #8]
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	9301      	str	r3, [sp, #4]
 800a168:	2300      	movs	r3, #0
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	2300      	movs	r3, #0
 800a16e:	2200      	movs	r2, #0
 800a170:	68f8      	ldr	r0, [r7, #12]
 800a172:	f000 fb46 	bl	800a802 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a176:	2300      	movs	r3, #0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3710      	adds	r7, #16
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b088      	sub	sp, #32
 800a184:	af04      	add	r7, sp, #16
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	60b9      	str	r1, [r7, #8]
 800a18a:	4611      	mov	r1, r2
 800a18c:	461a      	mov	r2, r3
 800a18e:	460b      	mov	r3, r1
 800a190:	80fb      	strh	r3, [r7, #6]
 800a192:	4613      	mov	r3, r2
 800a194:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d001      	beq.n	800a1a4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1a4:	7979      	ldrb	r1, [r7, #5]
 800a1a6:	7e3b      	ldrb	r3, [r7, #24]
 800a1a8:	9303      	str	r3, [sp, #12]
 800a1aa:	88fb      	ldrh	r3, [r7, #6]
 800a1ac:	9302      	str	r3, [sp, #8]
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	9301      	str	r3, [sp, #4]
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	9300      	str	r3, [sp, #0]
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	f000 fb21 	bl	800a802 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b088      	sub	sp, #32
 800a1ce:	af04      	add	r7, sp, #16
 800a1d0:	60f8      	str	r0, [r7, #12]
 800a1d2:	60b9      	str	r1, [r7, #8]
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	460b      	mov	r3, r1
 800a1da:	80fb      	strh	r3, [r7, #6]
 800a1dc:	4613      	mov	r3, r2
 800a1de:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1e0:	7979      	ldrb	r1, [r7, #5]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	9303      	str	r3, [sp, #12]
 800a1e6:	88fb      	ldrh	r3, [r7, #6]
 800a1e8:	9302      	str	r3, [sp, #8]
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	9301      	str	r3, [sp, #4]
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	9300      	str	r3, [sp, #0]
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	f000 fb03 	bl	800a802 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a1fc:	2300      	movs	r3, #0

}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3710      	adds	r7, #16
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}

0800a206 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a206:	b580      	push	{r7, lr}
 800a208:	b088      	sub	sp, #32
 800a20a:	af04      	add	r7, sp, #16
 800a20c:	60f8      	str	r0, [r7, #12]
 800a20e:	60b9      	str	r1, [r7, #8]
 800a210:	4611      	mov	r1, r2
 800a212:	461a      	mov	r2, r3
 800a214:	460b      	mov	r3, r1
 800a216:	80fb      	strh	r3, [r7, #6]
 800a218:	4613      	mov	r3, r2
 800a21a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a222:	2b00      	cmp	r3, #0
 800a224:	d001      	beq.n	800a22a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a226:	2300      	movs	r3, #0
 800a228:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a22a:	7979      	ldrb	r1, [r7, #5]
 800a22c:	7e3b      	ldrb	r3, [r7, #24]
 800a22e:	9303      	str	r3, [sp, #12]
 800a230:	88fb      	ldrh	r3, [r7, #6]
 800a232:	9302      	str	r3, [sp, #8]
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	9301      	str	r3, [sp, #4]
 800a238:	2301      	movs	r3, #1
 800a23a:	9300      	str	r3, [sp, #0]
 800a23c:	2302      	movs	r3, #2
 800a23e:	2200      	movs	r2, #0
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	f000 fade 	bl	800a802 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a246:	2300      	movs	r3, #0
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3710      	adds	r7, #16
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b088      	sub	sp, #32
 800a254:	af04      	add	r7, sp, #16
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	4611      	mov	r1, r2
 800a25c:	461a      	mov	r2, r3
 800a25e:	460b      	mov	r3, r1
 800a260:	80fb      	strh	r3, [r7, #6]
 800a262:	4613      	mov	r3, r2
 800a264:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a266:	7979      	ldrb	r1, [r7, #5]
 800a268:	2300      	movs	r3, #0
 800a26a:	9303      	str	r3, [sp, #12]
 800a26c:	88fb      	ldrh	r3, [r7, #6]
 800a26e:	9302      	str	r3, [sp, #8]
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	9301      	str	r3, [sp, #4]
 800a274:	2301      	movs	r3, #1
 800a276:	9300      	str	r3, [sp, #0]
 800a278:	2302      	movs	r3, #2
 800a27a:	2201      	movs	r2, #1
 800a27c:	68f8      	ldr	r0, [r7, #12]
 800a27e:	f000 fac0 	bl	800a802 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a282:	2300      	movs	r3, #0
}
 800a284:	4618      	mov	r0, r3
 800a286:	3710      	adds	r7, #16
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b086      	sub	sp, #24
 800a290:	af04      	add	r7, sp, #16
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	4608      	mov	r0, r1
 800a296:	4611      	mov	r1, r2
 800a298:	461a      	mov	r2, r3
 800a29a:	4603      	mov	r3, r0
 800a29c:	70fb      	strb	r3, [r7, #3]
 800a29e:	460b      	mov	r3, r1
 800a2a0:	70bb      	strb	r3, [r7, #2]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a2a6:	7878      	ldrb	r0, [r7, #1]
 800a2a8:	78ba      	ldrb	r2, [r7, #2]
 800a2aa:	78f9      	ldrb	r1, [r7, #3]
 800a2ac:	8b3b      	ldrh	r3, [r7, #24]
 800a2ae:	9302      	str	r3, [sp, #8]
 800a2b0:	7d3b      	ldrb	r3, [r7, #20]
 800a2b2:	9301      	str	r3, [sp, #4]
 800a2b4:	7c3b      	ldrb	r3, [r7, #16]
 800a2b6:	9300      	str	r3, [sp, #0]
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 fa53 	bl	800a766 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a2c0:	2300      	movs	r3, #0
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}

0800a2ca <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b082      	sub	sp, #8
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a2d6:	78fb      	ldrb	r3, [r7, #3]
 800a2d8:	4619      	mov	r1, r3
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 fa72 	bl	800a7c4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a2e0:	2300      	movs	r3, #0
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3708      	adds	r7, #8
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}

0800a2ea <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a2ea:	b580      	push	{r7, lr}
 800a2ec:	b084      	sub	sp, #16
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	6078      	str	r0, [r7, #4]
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 f836 	bl	800a368 <USBH_GetFreePipe>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a300:	89fb      	ldrh	r3, [r7, #14]
 800a302:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a306:	4293      	cmp	r3, r2
 800a308:	d00a      	beq.n	800a320 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a30a:	78fa      	ldrb	r2, [r7, #3]
 800a30c:	89fb      	ldrh	r3, [r7, #14]
 800a30e:	f003 030f 	and.w	r3, r3, #15
 800a312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a316:	6879      	ldr	r1, [r7, #4]
 800a318:	33e0      	adds	r3, #224	@ 0xe0
 800a31a:	009b      	lsls	r3, r3, #2
 800a31c:	440b      	add	r3, r1
 800a31e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a320:	89fb      	ldrh	r3, [r7, #14]
 800a322:	b2db      	uxtb	r3, r3
}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	460b      	mov	r3, r1
 800a336:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a338:	78fb      	ldrb	r3, [r7, #3]
 800a33a:	2b0f      	cmp	r3, #15
 800a33c:	d80d      	bhi.n	800a35a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a33e:	78fb      	ldrb	r3, [r7, #3]
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	33e0      	adds	r3, #224	@ 0xe0
 800a344:	009b      	lsls	r3, r3, #2
 800a346:	4413      	add	r3, r2
 800a348:	685a      	ldr	r2, [r3, #4]
 800a34a:	78fb      	ldrb	r3, [r7, #3]
 800a34c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a350:	6879      	ldr	r1, [r7, #4]
 800a352:	33e0      	adds	r3, #224	@ 0xe0
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	440b      	add	r3, r1
 800a358:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	370c      	adds	r7, #12
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a370:	2300      	movs	r3, #0
 800a372:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a374:	2300      	movs	r3, #0
 800a376:	73fb      	strb	r3, [r7, #15]
 800a378:	e00f      	b.n	800a39a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	33e0      	adds	r3, #224	@ 0xe0
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	4413      	add	r3, r2
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d102      	bne.n	800a394 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a38e:	7bfb      	ldrb	r3, [r7, #15]
 800a390:	b29b      	uxth	r3, r3
 800a392:	e007      	b.n	800a3a4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a394:	7bfb      	ldrb	r3, [r7, #15]
 800a396:	3301      	adds	r3, #1
 800a398:	73fb      	strb	r3, [r7, #15]
 800a39a:	7bfb      	ldrb	r3, [r7, #15]
 800a39c:	2b0f      	cmp	r3, #15
 800a39e:	d9ec      	bls.n	800a37a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a3a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	490e      	ldr	r1, [pc, #56]	@ (800a3f0 <MX_USB_HOST_Init+0x40>)
 800a3b8:	480e      	ldr	r0, [pc, #56]	@ (800a3f4 <MX_USB_HOST_Init+0x44>)
 800a3ba:	f7fe fb15 	bl	80089e8 <USBH_Init>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a3c4:	f7f7 fa92 	bl	80018ec <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a3c8:	490b      	ldr	r1, [pc, #44]	@ (800a3f8 <MX_USB_HOST_Init+0x48>)
 800a3ca:	480a      	ldr	r0, [pc, #40]	@ (800a3f4 <MX_USB_HOST_Init+0x44>)
 800a3cc:	f7fe fbb9 	bl	8008b42 <USBH_RegisterClass>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d001      	beq.n	800a3da <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a3d6:	f7f7 fa89 	bl	80018ec <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a3da:	4806      	ldr	r0, [pc, #24]	@ (800a3f4 <MX_USB_HOST_Init+0x44>)
 800a3dc:	f7fe fc3d 	bl	8008c5a <USBH_Start>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a3e6:	f7f7 fa81 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a3ea:	bf00      	nop
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	0800a411 	.word	0x0800a411
 800a3f4:	200002f8 	.word	0x200002f8
 800a3f8:	20000010 	.word	0x20000010

0800a3fc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a400:	4802      	ldr	r0, [pc, #8]	@ (800a40c <MX_USB_HOST_Process+0x10>)
 800a402:	f7fe fc3b 	bl	8008c7c <USBH_Process>
}
 800a406:	bf00      	nop
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	200002f8 	.word	0x200002f8

0800a410 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	460b      	mov	r3, r1
 800a41a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a41c:	78fb      	ldrb	r3, [r7, #3]
 800a41e:	3b01      	subs	r3, #1
 800a420:	2b04      	cmp	r3, #4
 800a422:	d819      	bhi.n	800a458 <USBH_UserProcess+0x48>
 800a424:	a201      	add	r2, pc, #4	@ (adr r2, 800a42c <USBH_UserProcess+0x1c>)
 800a426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a42a:	bf00      	nop
 800a42c:	0800a459 	.word	0x0800a459
 800a430:	0800a449 	.word	0x0800a449
 800a434:	0800a459 	.word	0x0800a459
 800a438:	0800a451 	.word	0x0800a451
 800a43c:	0800a441 	.word	0x0800a441
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a440:	4b09      	ldr	r3, [pc, #36]	@ (800a468 <USBH_UserProcess+0x58>)
 800a442:	2203      	movs	r2, #3
 800a444:	701a      	strb	r2, [r3, #0]
  break;
 800a446:	e008      	b.n	800a45a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a448:	4b07      	ldr	r3, [pc, #28]	@ (800a468 <USBH_UserProcess+0x58>)
 800a44a:	2202      	movs	r2, #2
 800a44c:	701a      	strb	r2, [r3, #0]
  break;
 800a44e:	e004      	b.n	800a45a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a450:	4b05      	ldr	r3, [pc, #20]	@ (800a468 <USBH_UserProcess+0x58>)
 800a452:	2201      	movs	r2, #1
 800a454:	701a      	strb	r2, [r3, #0]
  break;
 800a456:	e000      	b.n	800a45a <USBH_UserProcess+0x4a>

  default:
  break;
 800a458:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a45a:	bf00      	nop
 800a45c:	370c      	adds	r7, #12
 800a45e:	46bd      	mov	sp, r7
 800a460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a464:	4770      	bx	lr
 800a466:	bf00      	nop
 800a468:	200006d0 	.word	0x200006d0

0800a46c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b08a      	sub	sp, #40	@ 0x28
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a474:	f107 0314 	add.w	r3, r7, #20
 800a478:	2200      	movs	r2, #0
 800a47a:	601a      	str	r2, [r3, #0]
 800a47c:	605a      	str	r2, [r3, #4]
 800a47e:	609a      	str	r2, [r3, #8]
 800a480:	60da      	str	r2, [r3, #12]
 800a482:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a48c:	d147      	bne.n	800a51e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a48e:	2300      	movs	r3, #0
 800a490:	613b      	str	r3, [r7, #16]
 800a492:	4b25      	ldr	r3, [pc, #148]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a496:	4a24      	ldr	r2, [pc, #144]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a498:	f043 0301 	orr.w	r3, r3, #1
 800a49c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a49e:	4b22      	ldr	r3, [pc, #136]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a4a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4a2:	f003 0301 	and.w	r3, r3, #1
 800a4a6:	613b      	str	r3, [r7, #16]
 800a4a8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a4aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a4b8:	f107 0314 	add.w	r3, r7, #20
 800a4bc:	4619      	mov	r1, r3
 800a4be:	481b      	ldr	r0, [pc, #108]	@ (800a52c <HAL_HCD_MspInit+0xc0>)
 800a4c0:	f7f7 fe20 	bl	8002104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a4c4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a4c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4ca:	2302      	movs	r3, #2
 800a4cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a4d6:	230a      	movs	r3, #10
 800a4d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a4da:	f107 0314 	add.w	r3, r7, #20
 800a4de:	4619      	mov	r1, r3
 800a4e0:	4812      	ldr	r0, [pc, #72]	@ (800a52c <HAL_HCD_MspInit+0xc0>)
 800a4e2:	f7f7 fe0f 	bl	8002104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a4e6:	4b10      	ldr	r3, [pc, #64]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a4e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4ea:	4a0f      	ldr	r2, [pc, #60]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a4ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f0:	6353      	str	r3, [r2, #52]	@ 0x34
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	60fb      	str	r3, [r7, #12]
 800a4f6:	4b0c      	ldr	r3, [pc, #48]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a4f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4fa:	4a0b      	ldr	r2, [pc, #44]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a4fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a500:	6453      	str	r3, [r2, #68]	@ 0x44
 800a502:	4b09      	ldr	r3, [pc, #36]	@ (800a528 <HAL_HCD_MspInit+0xbc>)
 800a504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a506:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a50a:	60fb      	str	r3, [r7, #12]
 800a50c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a50e:	2200      	movs	r2, #0
 800a510:	2100      	movs	r1, #0
 800a512:	2043      	movs	r0, #67	@ 0x43
 800a514:	f7f7 fdbf 	bl	8002096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a518:	2043      	movs	r0, #67	@ 0x43
 800a51a:	f7f7 fdd8 	bl	80020ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a51e:	bf00      	nop
 800a520:	3728      	adds	r7, #40	@ 0x28
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	40023800 	.word	0x40023800
 800a52c:	40020000 	.word	0x40020000

0800a530 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b082      	sub	sp, #8
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a53e:	4618      	mov	r0, r3
 800a540:	f7fe ff73 	bl	800942a <USBH_LL_IncTimer>
}
 800a544:	bf00      	nop
 800a546:	3708      	adds	r7, #8
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}

0800a54c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fe ffab 	bl	80094b6 <USBH_LL_Connect>
}
 800a560:	bf00      	nop
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a576:	4618      	mov	r0, r3
 800a578:	f7fe ffb4 	bl	80094e4 <USBH_LL_Disconnect>
}
 800a57c:	bf00      	nop
 800a57e:	3708      	adds	r7, #8
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	460b      	mov	r3, r1
 800a58e:	70fb      	strb	r3, [r7, #3]
 800a590:	4613      	mov	r3, r2
 800a592:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fe ff65 	bl	800947e <USBH_LL_PortEnabled>
}
 800a5b4:	bf00      	nop
 800a5b6:	3708      	adds	r7, #8
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b082      	sub	sp, #8
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f7fe ff65 	bl	800949a <USBH_LL_PortDisabled>
}
 800a5d0:	bf00      	nop
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	d12a      	bne.n	800a640 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a5ea:	4a18      	ldr	r2, [pc, #96]	@ (800a64c <USBH_LL_Init+0x74>)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a15      	ldr	r2, [pc, #84]	@ (800a64c <USBH_LL_Init+0x74>)
 800a5f6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a5fa:	4b14      	ldr	r3, [pc, #80]	@ (800a64c <USBH_LL_Init+0x74>)
 800a5fc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a600:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a602:	4b12      	ldr	r3, [pc, #72]	@ (800a64c <USBH_LL_Init+0x74>)
 800a604:	2208      	movs	r2, #8
 800a606:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a608:	4b10      	ldr	r3, [pc, #64]	@ (800a64c <USBH_LL_Init+0x74>)
 800a60a:	2201      	movs	r2, #1
 800a60c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a60e:	4b0f      	ldr	r3, [pc, #60]	@ (800a64c <USBH_LL_Init+0x74>)
 800a610:	2200      	movs	r2, #0
 800a612:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a614:	4b0d      	ldr	r3, [pc, #52]	@ (800a64c <USBH_LL_Init+0x74>)
 800a616:	2202      	movs	r2, #2
 800a618:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a61a:	4b0c      	ldr	r3, [pc, #48]	@ (800a64c <USBH_LL_Init+0x74>)
 800a61c:	2200      	movs	r2, #0
 800a61e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a620:	480a      	ldr	r0, [pc, #40]	@ (800a64c <USBH_LL_Init+0x74>)
 800a622:	f7f7 ff3e 	bl	80024a2 <HAL_HCD_Init>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d001      	beq.n	800a630 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a62c:	f7f7 f95e 	bl	80018ec <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a630:	4806      	ldr	r0, [pc, #24]	@ (800a64c <USBH_LL_Init+0x74>)
 800a632:	f7f8 fb9f 	bl	8002d74 <HAL_HCD_GetCurrentFrame>
 800a636:	4603      	mov	r3, r0
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7fe fee6 	bl	800940c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3708      	adds	r7, #8
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	200006d4 	.word	0x200006d4

0800a650 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b084      	sub	sp, #16
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a658:	2300      	movs	r3, #0
 800a65a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a65c:	2300      	movs	r3, #0
 800a65e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a666:	4618      	mov	r0, r3
 800a668:	f7f8 fb0c 	bl	8002c84 <HAL_HCD_Start>
 800a66c:	4603      	mov	r3, r0
 800a66e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a670:	7bfb      	ldrb	r3, [r7, #15]
 800a672:	4618      	mov	r0, r3
 800a674:	f000 f95e 	bl	800a934 <USBH_Get_USB_Status>
 800a678:	4603      	mov	r3, r0
 800a67a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a67c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3710      	adds	r7, #16
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a686:	b580      	push	{r7, lr}
 800a688:	b084      	sub	sp, #16
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a68e:	2300      	movs	r3, #0
 800a690:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a692:	2300      	movs	r3, #0
 800a694:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a69c:	4618      	mov	r0, r3
 800a69e:	f7f8 fb14 	bl	8002cca <HAL_HCD_Stop>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a6a6:	7bfb      	ldrb	r3, [r7, #15]
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	f000 f943 	bl	800a934 <USBH_Get_USB_Status>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3710      	adds	r7, #16
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}

0800a6bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b084      	sub	sp, #16
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f7f8 fb5e 	bl	8002d90 <HAL_HCD_GetCurrentSpeed>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	2b02      	cmp	r3, #2
 800a6d8:	d00c      	beq.n	800a6f4 <USBH_LL_GetSpeed+0x38>
 800a6da:	2b02      	cmp	r3, #2
 800a6dc:	d80d      	bhi.n	800a6fa <USBH_LL_GetSpeed+0x3e>
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d002      	beq.n	800a6e8 <USBH_LL_GetSpeed+0x2c>
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d003      	beq.n	800a6ee <USBH_LL_GetSpeed+0x32>
 800a6e6:	e008      	b.n	800a6fa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	73fb      	strb	r3, [r7, #15]
    break;
 800a6ec:	e008      	b.n	800a700 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	73fb      	strb	r3, [r7, #15]
    break;
 800a6f2:	e005      	b.n	800a700 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a6f4:	2302      	movs	r3, #2
 800a6f6:	73fb      	strb	r3, [r7, #15]
    break;
 800a6f8:	e002      	b.n	800a700 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	73fb      	strb	r3, [r7, #15]
    break;
 800a6fe:	bf00      	nop
  }
  return  speed;
 800a700:	7bfb      	ldrb	r3, [r7, #15]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b084      	sub	sp, #16
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a712:	2300      	movs	r3, #0
 800a714:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a716:	2300      	movs	r3, #0
 800a718:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a720:	4618      	mov	r0, r3
 800a722:	f7f8 faef 	bl	8002d04 <HAL_HCD_ResetPort>
 800a726:	4603      	mov	r3, r0
 800a728:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f000 f901 	bl	800a934 <USBH_Get_USB_Status>
 800a732:	4603      	mov	r3, r0
 800a734:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a736:	7bbb      	ldrb	r3, [r7, #14]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	460b      	mov	r3, r1
 800a74a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a752:	78fa      	ldrb	r2, [r7, #3]
 800a754:	4611      	mov	r1, r2
 800a756:	4618      	mov	r0, r3
 800a758:	f7f8 faf7 	bl	8002d4a <HAL_HCD_HC_GetXferCount>
 800a75c:	4603      	mov	r3, r0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3708      	adds	r7, #8
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a766:	b590      	push	{r4, r7, lr}
 800a768:	b089      	sub	sp, #36	@ 0x24
 800a76a:	af04      	add	r7, sp, #16
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	4608      	mov	r0, r1
 800a770:	4611      	mov	r1, r2
 800a772:	461a      	mov	r2, r3
 800a774:	4603      	mov	r3, r0
 800a776:	70fb      	strb	r3, [r7, #3]
 800a778:	460b      	mov	r3, r1
 800a77a:	70bb      	strb	r3, [r7, #2]
 800a77c:	4613      	mov	r3, r2
 800a77e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a780:	2300      	movs	r3, #0
 800a782:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a784:	2300      	movs	r3, #0
 800a786:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a78e:	787c      	ldrb	r4, [r7, #1]
 800a790:	78ba      	ldrb	r2, [r7, #2]
 800a792:	78f9      	ldrb	r1, [r7, #3]
 800a794:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a796:	9302      	str	r3, [sp, #8]
 800a798:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a79c:	9301      	str	r3, [sp, #4]
 800a79e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	4623      	mov	r3, r4
 800a7a6:	f7f7 fee3 	bl	8002570 <HAL_HCD_HC_Init>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7ae:	7bfb      	ldrb	r3, [r7, #15]
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f000 f8bf 	bl	800a934 <USBH_Get_USB_Status>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3714      	adds	r7, #20
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd90      	pop	{r4, r7, pc}

0800a7c4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	460b      	mov	r3, r1
 800a7ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a7de:	78fa      	ldrb	r2, [r7, #3]
 800a7e0:	4611      	mov	r1, r2
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7f7 ff7c 	bl	80026e0 <HAL_HCD_HC_Halt>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7ec:	7bfb      	ldrb	r3, [r7, #15]
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 f8a0 	bl	800a934 <USBH_Get_USB_Status>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a802:	b590      	push	{r4, r7, lr}
 800a804:	b089      	sub	sp, #36	@ 0x24
 800a806:	af04      	add	r7, sp, #16
 800a808:	6078      	str	r0, [r7, #4]
 800a80a:	4608      	mov	r0, r1
 800a80c:	4611      	mov	r1, r2
 800a80e:	461a      	mov	r2, r3
 800a810:	4603      	mov	r3, r0
 800a812:	70fb      	strb	r3, [r7, #3]
 800a814:	460b      	mov	r3, r1
 800a816:	70bb      	strb	r3, [r7, #2]
 800a818:	4613      	mov	r3, r2
 800a81a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a81c:	2300      	movs	r3, #0
 800a81e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a82a:	787c      	ldrb	r4, [r7, #1]
 800a82c:	78ba      	ldrb	r2, [r7, #2]
 800a82e:	78f9      	ldrb	r1, [r7, #3]
 800a830:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a834:	9303      	str	r3, [sp, #12]
 800a836:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a838:	9302      	str	r3, [sp, #8]
 800a83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83c:	9301      	str	r3, [sp, #4]
 800a83e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a842:	9300      	str	r3, [sp, #0]
 800a844:	4623      	mov	r3, r4
 800a846:	f7f7 ff6f 	bl	8002728 <HAL_HCD_HC_SubmitRequest>
 800a84a:	4603      	mov	r3, r0
 800a84c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a84e:	7bfb      	ldrb	r3, [r7, #15]
 800a850:	4618      	mov	r0, r3
 800a852:	f000 f86f 	bl	800a934 <USBH_Get_USB_Status>
 800a856:	4603      	mov	r3, r0
 800a858:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a85a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3714      	adds	r7, #20
 800a860:	46bd      	mov	sp, r7
 800a862:	bd90      	pop	{r4, r7, pc}

0800a864 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a876:	78fa      	ldrb	r2, [r7, #3]
 800a878:	4611      	mov	r1, r2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f7f8 fa50 	bl	8002d20 <HAL_HCD_HC_GetURBState>
 800a880:	4603      	mov	r3, r0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3708      	adds	r7, #8
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b082      	sub	sp, #8
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	460b      	mov	r3, r1
 800a894:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d103      	bne.n	800a8a8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a8a0:	78fb      	ldrb	r3, [r7, #3]
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f000 f872 	bl	800a98c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a8a8:	20c8      	movs	r0, #200	@ 0xc8
 800a8aa:	f7f7 faf5 	bl	8001e98 <HAL_Delay>
  return USBH_OK;
 800a8ae:	2300      	movs	r3, #0
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3708      	adds	r7, #8
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b085      	sub	sp, #20
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	70fb      	strb	r3, [r7, #3]
 800a8c4:	4613      	mov	r3, r2
 800a8c6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a8ce:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a8d0:	78fa      	ldrb	r2, [r7, #3]
 800a8d2:	68f9      	ldr	r1, [r7, #12]
 800a8d4:	4613      	mov	r3, r2
 800a8d6:	011b      	lsls	r3, r3, #4
 800a8d8:	1a9b      	subs	r3, r3, r2
 800a8da:	009b      	lsls	r3, r3, #2
 800a8dc:	440b      	add	r3, r1
 800a8de:	3317      	adds	r3, #23
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00a      	beq.n	800a8fc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a8e6:	78fa      	ldrb	r2, [r7, #3]
 800a8e8:	68f9      	ldr	r1, [r7, #12]
 800a8ea:	4613      	mov	r3, r2
 800a8ec:	011b      	lsls	r3, r3, #4
 800a8ee:	1a9b      	subs	r3, r3, r2
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	440b      	add	r3, r1
 800a8f4:	333c      	adds	r3, #60	@ 0x3c
 800a8f6:	78ba      	ldrb	r2, [r7, #2]
 800a8f8:	701a      	strb	r2, [r3, #0]
 800a8fa:	e009      	b.n	800a910 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a8fc:	78fa      	ldrb	r2, [r7, #3]
 800a8fe:	68f9      	ldr	r1, [r7, #12]
 800a900:	4613      	mov	r3, r2
 800a902:	011b      	lsls	r3, r3, #4
 800a904:	1a9b      	subs	r3, r3, r2
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	440b      	add	r3, r1
 800a90a:	333d      	adds	r3, #61	@ 0x3d
 800a90c:	78ba      	ldrb	r2, [r7, #2]
 800a90e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a910:	2300      	movs	r3, #0
}
 800a912:	4618      	mov	r0, r3
 800a914:	3714      	adds	r7, #20
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a91e:	b580      	push	{r7, lr}
 800a920:	b082      	sub	sp, #8
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7f7 fab6 	bl	8001e98 <HAL_Delay>
}
 800a92c:	bf00      	nop
 800a92e:	3708      	adds	r7, #8
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a934:	b480      	push	{r7}
 800a936:	b085      	sub	sp, #20
 800a938:	af00      	add	r7, sp, #0
 800a93a:	4603      	mov	r3, r0
 800a93c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a93e:	2300      	movs	r3, #0
 800a940:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a942:	79fb      	ldrb	r3, [r7, #7]
 800a944:	2b03      	cmp	r3, #3
 800a946:	d817      	bhi.n	800a978 <USBH_Get_USB_Status+0x44>
 800a948:	a201      	add	r2, pc, #4	@ (adr r2, 800a950 <USBH_Get_USB_Status+0x1c>)
 800a94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a94e:	bf00      	nop
 800a950:	0800a961 	.word	0x0800a961
 800a954:	0800a967 	.word	0x0800a967
 800a958:	0800a96d 	.word	0x0800a96d
 800a95c:	0800a973 	.word	0x0800a973
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a960:	2300      	movs	r3, #0
 800a962:	73fb      	strb	r3, [r7, #15]
    break;
 800a964:	e00b      	b.n	800a97e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a966:	2302      	movs	r3, #2
 800a968:	73fb      	strb	r3, [r7, #15]
    break;
 800a96a:	e008      	b.n	800a97e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a96c:	2301      	movs	r3, #1
 800a96e:	73fb      	strb	r3, [r7, #15]
    break;
 800a970:	e005      	b.n	800a97e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a972:	2302      	movs	r3, #2
 800a974:	73fb      	strb	r3, [r7, #15]
    break;
 800a976:	e002      	b.n	800a97e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a978:	2302      	movs	r3, #2
 800a97a:	73fb      	strb	r3, [r7, #15]
    break;
 800a97c:	bf00      	nop
  }
  return usb_status;
 800a97e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a980:	4618      	mov	r0, r3
 800a982:	3714      	adds	r7, #20
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b084      	sub	sp, #16
 800a990:	af00      	add	r7, sp, #0
 800a992:	4603      	mov	r3, r0
 800a994:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a996:	79fb      	ldrb	r3, [r7, #7]
 800a998:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a99a:	79fb      	ldrb	r3, [r7, #7]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d102      	bne.n	800a9a6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	73fb      	strb	r3, [r7, #15]
 800a9a4:	e001      	b.n	800a9aa <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a9aa:	7bfb      	ldrb	r3, [r7, #15]
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	2101      	movs	r1, #1
 800a9b0:	4803      	ldr	r0, [pc, #12]	@ (800a9c0 <MX_DriverVbusFS+0x34>)
 800a9b2:	f7f7 fd43 	bl	800243c <HAL_GPIO_WritePin>
}
 800a9b6:	bf00      	nop
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	40020800 	.word	0x40020800

0800a9c4 <malloc>:
 800a9c4:	4b02      	ldr	r3, [pc, #8]	@ (800a9d0 <malloc+0xc>)
 800a9c6:	4601      	mov	r1, r0
 800a9c8:	6818      	ldr	r0, [r3, #0]
 800a9ca:	f000 b82d 	b.w	800aa28 <_malloc_r>
 800a9ce:	bf00      	nop
 800a9d0:	2000003c 	.word	0x2000003c

0800a9d4 <free>:
 800a9d4:	4b02      	ldr	r3, [pc, #8]	@ (800a9e0 <free+0xc>)
 800a9d6:	4601      	mov	r1, r0
 800a9d8:	6818      	ldr	r0, [r3, #0]
 800a9da:	f000 ba9f 	b.w	800af1c <_free_r>
 800a9de:	bf00      	nop
 800a9e0:	2000003c 	.word	0x2000003c

0800a9e4 <sbrk_aligned>:
 800a9e4:	b570      	push	{r4, r5, r6, lr}
 800a9e6:	4e0f      	ldr	r6, [pc, #60]	@ (800aa24 <sbrk_aligned+0x40>)
 800a9e8:	460c      	mov	r4, r1
 800a9ea:	6831      	ldr	r1, [r6, #0]
 800a9ec:	4605      	mov	r5, r0
 800a9ee:	b911      	cbnz	r1, 800a9f6 <sbrk_aligned+0x12>
 800a9f0:	f000 fa26 	bl	800ae40 <_sbrk_r>
 800a9f4:	6030      	str	r0, [r6, #0]
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	f000 fa21 	bl	800ae40 <_sbrk_r>
 800a9fe:	1c43      	adds	r3, r0, #1
 800aa00:	d103      	bne.n	800aa0a <sbrk_aligned+0x26>
 800aa02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800aa06:	4620      	mov	r0, r4
 800aa08:	bd70      	pop	{r4, r5, r6, pc}
 800aa0a:	1cc4      	adds	r4, r0, #3
 800aa0c:	f024 0403 	bic.w	r4, r4, #3
 800aa10:	42a0      	cmp	r0, r4
 800aa12:	d0f8      	beq.n	800aa06 <sbrk_aligned+0x22>
 800aa14:	1a21      	subs	r1, r4, r0
 800aa16:	4628      	mov	r0, r5
 800aa18:	f000 fa12 	bl	800ae40 <_sbrk_r>
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	d1f2      	bne.n	800aa06 <sbrk_aligned+0x22>
 800aa20:	e7ef      	b.n	800aa02 <sbrk_aligned+0x1e>
 800aa22:	bf00      	nop
 800aa24:	20000ab4 	.word	0x20000ab4

0800aa28 <_malloc_r>:
 800aa28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa2c:	1ccd      	adds	r5, r1, #3
 800aa2e:	f025 0503 	bic.w	r5, r5, #3
 800aa32:	3508      	adds	r5, #8
 800aa34:	2d0c      	cmp	r5, #12
 800aa36:	bf38      	it	cc
 800aa38:	250c      	movcc	r5, #12
 800aa3a:	2d00      	cmp	r5, #0
 800aa3c:	4606      	mov	r6, r0
 800aa3e:	db01      	blt.n	800aa44 <_malloc_r+0x1c>
 800aa40:	42a9      	cmp	r1, r5
 800aa42:	d904      	bls.n	800aa4e <_malloc_r+0x26>
 800aa44:	230c      	movs	r3, #12
 800aa46:	6033      	str	r3, [r6, #0]
 800aa48:	2000      	movs	r0, #0
 800aa4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab24 <_malloc_r+0xfc>
 800aa52:	f000 f869 	bl	800ab28 <__malloc_lock>
 800aa56:	f8d8 3000 	ldr.w	r3, [r8]
 800aa5a:	461c      	mov	r4, r3
 800aa5c:	bb44      	cbnz	r4, 800aab0 <_malloc_r+0x88>
 800aa5e:	4629      	mov	r1, r5
 800aa60:	4630      	mov	r0, r6
 800aa62:	f7ff ffbf 	bl	800a9e4 <sbrk_aligned>
 800aa66:	1c43      	adds	r3, r0, #1
 800aa68:	4604      	mov	r4, r0
 800aa6a:	d158      	bne.n	800ab1e <_malloc_r+0xf6>
 800aa6c:	f8d8 4000 	ldr.w	r4, [r8]
 800aa70:	4627      	mov	r7, r4
 800aa72:	2f00      	cmp	r7, #0
 800aa74:	d143      	bne.n	800aafe <_malloc_r+0xd6>
 800aa76:	2c00      	cmp	r4, #0
 800aa78:	d04b      	beq.n	800ab12 <_malloc_r+0xea>
 800aa7a:	6823      	ldr	r3, [r4, #0]
 800aa7c:	4639      	mov	r1, r7
 800aa7e:	4630      	mov	r0, r6
 800aa80:	eb04 0903 	add.w	r9, r4, r3
 800aa84:	f000 f9dc 	bl	800ae40 <_sbrk_r>
 800aa88:	4581      	cmp	r9, r0
 800aa8a:	d142      	bne.n	800ab12 <_malloc_r+0xea>
 800aa8c:	6821      	ldr	r1, [r4, #0]
 800aa8e:	1a6d      	subs	r5, r5, r1
 800aa90:	4629      	mov	r1, r5
 800aa92:	4630      	mov	r0, r6
 800aa94:	f7ff ffa6 	bl	800a9e4 <sbrk_aligned>
 800aa98:	3001      	adds	r0, #1
 800aa9a:	d03a      	beq.n	800ab12 <_malloc_r+0xea>
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	442b      	add	r3, r5
 800aaa0:	6023      	str	r3, [r4, #0]
 800aaa2:	f8d8 3000 	ldr.w	r3, [r8]
 800aaa6:	685a      	ldr	r2, [r3, #4]
 800aaa8:	bb62      	cbnz	r2, 800ab04 <_malloc_r+0xdc>
 800aaaa:	f8c8 7000 	str.w	r7, [r8]
 800aaae:	e00f      	b.n	800aad0 <_malloc_r+0xa8>
 800aab0:	6822      	ldr	r2, [r4, #0]
 800aab2:	1b52      	subs	r2, r2, r5
 800aab4:	d420      	bmi.n	800aaf8 <_malloc_r+0xd0>
 800aab6:	2a0b      	cmp	r2, #11
 800aab8:	d917      	bls.n	800aaea <_malloc_r+0xc2>
 800aaba:	1961      	adds	r1, r4, r5
 800aabc:	42a3      	cmp	r3, r4
 800aabe:	6025      	str	r5, [r4, #0]
 800aac0:	bf18      	it	ne
 800aac2:	6059      	strne	r1, [r3, #4]
 800aac4:	6863      	ldr	r3, [r4, #4]
 800aac6:	bf08      	it	eq
 800aac8:	f8c8 1000 	streq.w	r1, [r8]
 800aacc:	5162      	str	r2, [r4, r5]
 800aace:	604b      	str	r3, [r1, #4]
 800aad0:	4630      	mov	r0, r6
 800aad2:	f000 f82f 	bl	800ab34 <__malloc_unlock>
 800aad6:	f104 000b 	add.w	r0, r4, #11
 800aada:	1d23      	adds	r3, r4, #4
 800aadc:	f020 0007 	bic.w	r0, r0, #7
 800aae0:	1ac2      	subs	r2, r0, r3
 800aae2:	bf1c      	itt	ne
 800aae4:	1a1b      	subne	r3, r3, r0
 800aae6:	50a3      	strne	r3, [r4, r2]
 800aae8:	e7af      	b.n	800aa4a <_malloc_r+0x22>
 800aaea:	6862      	ldr	r2, [r4, #4]
 800aaec:	42a3      	cmp	r3, r4
 800aaee:	bf0c      	ite	eq
 800aaf0:	f8c8 2000 	streq.w	r2, [r8]
 800aaf4:	605a      	strne	r2, [r3, #4]
 800aaf6:	e7eb      	b.n	800aad0 <_malloc_r+0xa8>
 800aaf8:	4623      	mov	r3, r4
 800aafa:	6864      	ldr	r4, [r4, #4]
 800aafc:	e7ae      	b.n	800aa5c <_malloc_r+0x34>
 800aafe:	463c      	mov	r4, r7
 800ab00:	687f      	ldr	r7, [r7, #4]
 800ab02:	e7b6      	b.n	800aa72 <_malloc_r+0x4a>
 800ab04:	461a      	mov	r2, r3
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	42a3      	cmp	r3, r4
 800ab0a:	d1fb      	bne.n	800ab04 <_malloc_r+0xdc>
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	6053      	str	r3, [r2, #4]
 800ab10:	e7de      	b.n	800aad0 <_malloc_r+0xa8>
 800ab12:	230c      	movs	r3, #12
 800ab14:	6033      	str	r3, [r6, #0]
 800ab16:	4630      	mov	r0, r6
 800ab18:	f000 f80c 	bl	800ab34 <__malloc_unlock>
 800ab1c:	e794      	b.n	800aa48 <_malloc_r+0x20>
 800ab1e:	6005      	str	r5, [r0, #0]
 800ab20:	e7d6      	b.n	800aad0 <_malloc_r+0xa8>
 800ab22:	bf00      	nop
 800ab24:	20000ab8 	.word	0x20000ab8

0800ab28 <__malloc_lock>:
 800ab28:	4801      	ldr	r0, [pc, #4]	@ (800ab30 <__malloc_lock+0x8>)
 800ab2a:	f000 b9d6 	b.w	800aeda <__retarget_lock_acquire_recursive>
 800ab2e:	bf00      	nop
 800ab30:	20000bfc 	.word	0x20000bfc

0800ab34 <__malloc_unlock>:
 800ab34:	4801      	ldr	r0, [pc, #4]	@ (800ab3c <__malloc_unlock+0x8>)
 800ab36:	f000 b9d1 	b.w	800aedc <__retarget_lock_release_recursive>
 800ab3a:	bf00      	nop
 800ab3c:	20000bfc 	.word	0x20000bfc

0800ab40 <rand>:
 800ab40:	4b16      	ldr	r3, [pc, #88]	@ (800ab9c <rand+0x5c>)
 800ab42:	b510      	push	{r4, lr}
 800ab44:	681c      	ldr	r4, [r3, #0]
 800ab46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab48:	b9b3      	cbnz	r3, 800ab78 <rand+0x38>
 800ab4a:	2018      	movs	r0, #24
 800ab4c:	f7ff ff3a 	bl	800a9c4 <malloc>
 800ab50:	4602      	mov	r2, r0
 800ab52:	6320      	str	r0, [r4, #48]	@ 0x30
 800ab54:	b920      	cbnz	r0, 800ab60 <rand+0x20>
 800ab56:	4b12      	ldr	r3, [pc, #72]	@ (800aba0 <rand+0x60>)
 800ab58:	4812      	ldr	r0, [pc, #72]	@ (800aba4 <rand+0x64>)
 800ab5a:	2152      	movs	r1, #82	@ 0x52
 800ab5c:	f000 f9c0 	bl	800aee0 <__assert_func>
 800ab60:	4911      	ldr	r1, [pc, #68]	@ (800aba8 <rand+0x68>)
 800ab62:	4b12      	ldr	r3, [pc, #72]	@ (800abac <rand+0x6c>)
 800ab64:	e9c0 1300 	strd	r1, r3, [r0]
 800ab68:	4b11      	ldr	r3, [pc, #68]	@ (800abb0 <rand+0x70>)
 800ab6a:	6083      	str	r3, [r0, #8]
 800ab6c:	230b      	movs	r3, #11
 800ab6e:	8183      	strh	r3, [r0, #12]
 800ab70:	2100      	movs	r1, #0
 800ab72:	2001      	movs	r0, #1
 800ab74:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ab78:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ab7a:	480e      	ldr	r0, [pc, #56]	@ (800abb4 <rand+0x74>)
 800ab7c:	690b      	ldr	r3, [r1, #16]
 800ab7e:	694c      	ldr	r4, [r1, #20]
 800ab80:	4a0d      	ldr	r2, [pc, #52]	@ (800abb8 <rand+0x78>)
 800ab82:	4358      	muls	r0, r3
 800ab84:	fb02 0004 	mla	r0, r2, r4, r0
 800ab88:	fba3 3202 	umull	r3, r2, r3, r2
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	eb40 0002 	adc.w	r0, r0, r2
 800ab92:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800ab96:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800ab9a:	bd10      	pop	{r4, pc}
 800ab9c:	2000003c 	.word	0x2000003c
 800aba0:	0800ca24 	.word	0x0800ca24
 800aba4:	0800ca3b 	.word	0x0800ca3b
 800aba8:	abcd330e 	.word	0xabcd330e
 800abac:	e66d1234 	.word	0xe66d1234
 800abb0:	0005deec 	.word	0x0005deec
 800abb4:	5851f42d 	.word	0x5851f42d
 800abb8:	4c957f2d 	.word	0x4c957f2d

0800abbc <std>:
 800abbc:	2300      	movs	r3, #0
 800abbe:	b510      	push	{r4, lr}
 800abc0:	4604      	mov	r4, r0
 800abc2:	e9c0 3300 	strd	r3, r3, [r0]
 800abc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abca:	6083      	str	r3, [r0, #8]
 800abcc:	8181      	strh	r1, [r0, #12]
 800abce:	6643      	str	r3, [r0, #100]	@ 0x64
 800abd0:	81c2      	strh	r2, [r0, #14]
 800abd2:	6183      	str	r3, [r0, #24]
 800abd4:	4619      	mov	r1, r3
 800abd6:	2208      	movs	r2, #8
 800abd8:	305c      	adds	r0, #92	@ 0x5c
 800abda:	f000 f8f4 	bl	800adc6 <memset>
 800abde:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <std+0x58>)
 800abe0:	6263      	str	r3, [r4, #36]	@ 0x24
 800abe2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac18 <std+0x5c>)
 800abe4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abe6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac1c <std+0x60>)
 800abe8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abea:	4b0d      	ldr	r3, [pc, #52]	@ (800ac20 <std+0x64>)
 800abec:	6323      	str	r3, [r4, #48]	@ 0x30
 800abee:	4b0d      	ldr	r3, [pc, #52]	@ (800ac24 <std+0x68>)
 800abf0:	6224      	str	r4, [r4, #32]
 800abf2:	429c      	cmp	r4, r3
 800abf4:	d006      	beq.n	800ac04 <std+0x48>
 800abf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abfa:	4294      	cmp	r4, r2
 800abfc:	d002      	beq.n	800ac04 <std+0x48>
 800abfe:	33d0      	adds	r3, #208	@ 0xd0
 800ac00:	429c      	cmp	r4, r3
 800ac02:	d105      	bne.n	800ac10 <std+0x54>
 800ac04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac0c:	f000 b964 	b.w	800aed8 <__retarget_lock_init_recursive>
 800ac10:	bd10      	pop	{r4, pc}
 800ac12:	bf00      	nop
 800ac14:	0800ad41 	.word	0x0800ad41
 800ac18:	0800ad63 	.word	0x0800ad63
 800ac1c:	0800ad9b 	.word	0x0800ad9b
 800ac20:	0800adbf 	.word	0x0800adbf
 800ac24:	20000abc 	.word	0x20000abc

0800ac28 <stdio_exit_handler>:
 800ac28:	4a02      	ldr	r2, [pc, #8]	@ (800ac34 <stdio_exit_handler+0xc>)
 800ac2a:	4903      	ldr	r1, [pc, #12]	@ (800ac38 <stdio_exit_handler+0x10>)
 800ac2c:	4803      	ldr	r0, [pc, #12]	@ (800ac3c <stdio_exit_handler+0x14>)
 800ac2e:	f000 b869 	b.w	800ad04 <_fwalk_sglue>
 800ac32:	bf00      	nop
 800ac34:	20000030 	.word	0x20000030
 800ac38:	0800b0b9 	.word	0x0800b0b9
 800ac3c:	20000040 	.word	0x20000040

0800ac40 <cleanup_stdio>:
 800ac40:	6841      	ldr	r1, [r0, #4]
 800ac42:	4b0c      	ldr	r3, [pc, #48]	@ (800ac74 <cleanup_stdio+0x34>)
 800ac44:	4299      	cmp	r1, r3
 800ac46:	b510      	push	{r4, lr}
 800ac48:	4604      	mov	r4, r0
 800ac4a:	d001      	beq.n	800ac50 <cleanup_stdio+0x10>
 800ac4c:	f000 fa34 	bl	800b0b8 <_fflush_r>
 800ac50:	68a1      	ldr	r1, [r4, #8]
 800ac52:	4b09      	ldr	r3, [pc, #36]	@ (800ac78 <cleanup_stdio+0x38>)
 800ac54:	4299      	cmp	r1, r3
 800ac56:	d002      	beq.n	800ac5e <cleanup_stdio+0x1e>
 800ac58:	4620      	mov	r0, r4
 800ac5a:	f000 fa2d 	bl	800b0b8 <_fflush_r>
 800ac5e:	68e1      	ldr	r1, [r4, #12]
 800ac60:	4b06      	ldr	r3, [pc, #24]	@ (800ac7c <cleanup_stdio+0x3c>)
 800ac62:	4299      	cmp	r1, r3
 800ac64:	d004      	beq.n	800ac70 <cleanup_stdio+0x30>
 800ac66:	4620      	mov	r0, r4
 800ac68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac6c:	f000 ba24 	b.w	800b0b8 <_fflush_r>
 800ac70:	bd10      	pop	{r4, pc}
 800ac72:	bf00      	nop
 800ac74:	20000abc 	.word	0x20000abc
 800ac78:	20000b24 	.word	0x20000b24
 800ac7c:	20000b8c 	.word	0x20000b8c

0800ac80 <global_stdio_init.part.0>:
 800ac80:	b510      	push	{r4, lr}
 800ac82:	4b0b      	ldr	r3, [pc, #44]	@ (800acb0 <global_stdio_init.part.0+0x30>)
 800ac84:	4c0b      	ldr	r4, [pc, #44]	@ (800acb4 <global_stdio_init.part.0+0x34>)
 800ac86:	4a0c      	ldr	r2, [pc, #48]	@ (800acb8 <global_stdio_init.part.0+0x38>)
 800ac88:	601a      	str	r2, [r3, #0]
 800ac8a:	4620      	mov	r0, r4
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	2104      	movs	r1, #4
 800ac90:	f7ff ff94 	bl	800abbc <std>
 800ac94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac98:	2201      	movs	r2, #1
 800ac9a:	2109      	movs	r1, #9
 800ac9c:	f7ff ff8e 	bl	800abbc <std>
 800aca0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aca4:	2202      	movs	r2, #2
 800aca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acaa:	2112      	movs	r1, #18
 800acac:	f7ff bf86 	b.w	800abbc <std>
 800acb0:	20000bf4 	.word	0x20000bf4
 800acb4:	20000abc 	.word	0x20000abc
 800acb8:	0800ac29 	.word	0x0800ac29

0800acbc <__sfp_lock_acquire>:
 800acbc:	4801      	ldr	r0, [pc, #4]	@ (800acc4 <__sfp_lock_acquire+0x8>)
 800acbe:	f000 b90c 	b.w	800aeda <__retarget_lock_acquire_recursive>
 800acc2:	bf00      	nop
 800acc4:	20000bfd 	.word	0x20000bfd

0800acc8 <__sfp_lock_release>:
 800acc8:	4801      	ldr	r0, [pc, #4]	@ (800acd0 <__sfp_lock_release+0x8>)
 800acca:	f000 b907 	b.w	800aedc <__retarget_lock_release_recursive>
 800acce:	bf00      	nop
 800acd0:	20000bfd 	.word	0x20000bfd

0800acd4 <__sinit>:
 800acd4:	b510      	push	{r4, lr}
 800acd6:	4604      	mov	r4, r0
 800acd8:	f7ff fff0 	bl	800acbc <__sfp_lock_acquire>
 800acdc:	6a23      	ldr	r3, [r4, #32]
 800acde:	b11b      	cbz	r3, 800ace8 <__sinit+0x14>
 800ace0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ace4:	f7ff bff0 	b.w	800acc8 <__sfp_lock_release>
 800ace8:	4b04      	ldr	r3, [pc, #16]	@ (800acfc <__sinit+0x28>)
 800acea:	6223      	str	r3, [r4, #32]
 800acec:	4b04      	ldr	r3, [pc, #16]	@ (800ad00 <__sinit+0x2c>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1f5      	bne.n	800ace0 <__sinit+0xc>
 800acf4:	f7ff ffc4 	bl	800ac80 <global_stdio_init.part.0>
 800acf8:	e7f2      	b.n	800ace0 <__sinit+0xc>
 800acfa:	bf00      	nop
 800acfc:	0800ac41 	.word	0x0800ac41
 800ad00:	20000bf4 	.word	0x20000bf4

0800ad04 <_fwalk_sglue>:
 800ad04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad08:	4607      	mov	r7, r0
 800ad0a:	4688      	mov	r8, r1
 800ad0c:	4614      	mov	r4, r2
 800ad0e:	2600      	movs	r6, #0
 800ad10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad14:	f1b9 0901 	subs.w	r9, r9, #1
 800ad18:	d505      	bpl.n	800ad26 <_fwalk_sglue+0x22>
 800ad1a:	6824      	ldr	r4, [r4, #0]
 800ad1c:	2c00      	cmp	r4, #0
 800ad1e:	d1f7      	bne.n	800ad10 <_fwalk_sglue+0xc>
 800ad20:	4630      	mov	r0, r6
 800ad22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad26:	89ab      	ldrh	r3, [r5, #12]
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d907      	bls.n	800ad3c <_fwalk_sglue+0x38>
 800ad2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad30:	3301      	adds	r3, #1
 800ad32:	d003      	beq.n	800ad3c <_fwalk_sglue+0x38>
 800ad34:	4629      	mov	r1, r5
 800ad36:	4638      	mov	r0, r7
 800ad38:	47c0      	blx	r8
 800ad3a:	4306      	orrs	r6, r0
 800ad3c:	3568      	adds	r5, #104	@ 0x68
 800ad3e:	e7e9      	b.n	800ad14 <_fwalk_sglue+0x10>

0800ad40 <__sread>:
 800ad40:	b510      	push	{r4, lr}
 800ad42:	460c      	mov	r4, r1
 800ad44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad48:	f000 f868 	bl	800ae1c <_read_r>
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	bfab      	itete	ge
 800ad50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad52:	89a3      	ldrhlt	r3, [r4, #12]
 800ad54:	181b      	addge	r3, r3, r0
 800ad56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad5a:	bfac      	ite	ge
 800ad5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad5e:	81a3      	strhlt	r3, [r4, #12]
 800ad60:	bd10      	pop	{r4, pc}

0800ad62 <__swrite>:
 800ad62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad66:	461f      	mov	r7, r3
 800ad68:	898b      	ldrh	r3, [r1, #12]
 800ad6a:	05db      	lsls	r3, r3, #23
 800ad6c:	4605      	mov	r5, r0
 800ad6e:	460c      	mov	r4, r1
 800ad70:	4616      	mov	r6, r2
 800ad72:	d505      	bpl.n	800ad80 <__swrite+0x1e>
 800ad74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad78:	2302      	movs	r3, #2
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f000 f83c 	bl	800adf8 <_lseek_r>
 800ad80:	89a3      	ldrh	r3, [r4, #12]
 800ad82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad8a:	81a3      	strh	r3, [r4, #12]
 800ad8c:	4632      	mov	r2, r6
 800ad8e:	463b      	mov	r3, r7
 800ad90:	4628      	mov	r0, r5
 800ad92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad96:	f000 b863 	b.w	800ae60 <_write_r>

0800ad9a <__sseek>:
 800ad9a:	b510      	push	{r4, lr}
 800ad9c:	460c      	mov	r4, r1
 800ad9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ada2:	f000 f829 	bl	800adf8 <_lseek_r>
 800ada6:	1c43      	adds	r3, r0, #1
 800ada8:	89a3      	ldrh	r3, [r4, #12]
 800adaa:	bf15      	itete	ne
 800adac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800adae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800adb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800adb6:	81a3      	strheq	r3, [r4, #12]
 800adb8:	bf18      	it	ne
 800adba:	81a3      	strhne	r3, [r4, #12]
 800adbc:	bd10      	pop	{r4, pc}

0800adbe <__sclose>:
 800adbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adc2:	f000 b809 	b.w	800add8 <_close_r>

0800adc6 <memset>:
 800adc6:	4402      	add	r2, r0
 800adc8:	4603      	mov	r3, r0
 800adca:	4293      	cmp	r3, r2
 800adcc:	d100      	bne.n	800add0 <memset+0xa>
 800adce:	4770      	bx	lr
 800add0:	f803 1b01 	strb.w	r1, [r3], #1
 800add4:	e7f9      	b.n	800adca <memset+0x4>
	...

0800add8 <_close_r>:
 800add8:	b538      	push	{r3, r4, r5, lr}
 800adda:	4d06      	ldr	r5, [pc, #24]	@ (800adf4 <_close_r+0x1c>)
 800addc:	2300      	movs	r3, #0
 800adde:	4604      	mov	r4, r0
 800ade0:	4608      	mov	r0, r1
 800ade2:	602b      	str	r3, [r5, #0]
 800ade4:	f7f6 fece 	bl	8001b84 <_close>
 800ade8:	1c43      	adds	r3, r0, #1
 800adea:	d102      	bne.n	800adf2 <_close_r+0x1a>
 800adec:	682b      	ldr	r3, [r5, #0]
 800adee:	b103      	cbz	r3, 800adf2 <_close_r+0x1a>
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	bd38      	pop	{r3, r4, r5, pc}
 800adf4:	20000bf8 	.word	0x20000bf8

0800adf8 <_lseek_r>:
 800adf8:	b538      	push	{r3, r4, r5, lr}
 800adfa:	4d07      	ldr	r5, [pc, #28]	@ (800ae18 <_lseek_r+0x20>)
 800adfc:	4604      	mov	r4, r0
 800adfe:	4608      	mov	r0, r1
 800ae00:	4611      	mov	r1, r2
 800ae02:	2200      	movs	r2, #0
 800ae04:	602a      	str	r2, [r5, #0]
 800ae06:	461a      	mov	r2, r3
 800ae08:	f7f6 fee3 	bl	8001bd2 <_lseek>
 800ae0c:	1c43      	adds	r3, r0, #1
 800ae0e:	d102      	bne.n	800ae16 <_lseek_r+0x1e>
 800ae10:	682b      	ldr	r3, [r5, #0]
 800ae12:	b103      	cbz	r3, 800ae16 <_lseek_r+0x1e>
 800ae14:	6023      	str	r3, [r4, #0]
 800ae16:	bd38      	pop	{r3, r4, r5, pc}
 800ae18:	20000bf8 	.word	0x20000bf8

0800ae1c <_read_r>:
 800ae1c:	b538      	push	{r3, r4, r5, lr}
 800ae1e:	4d07      	ldr	r5, [pc, #28]	@ (800ae3c <_read_r+0x20>)
 800ae20:	4604      	mov	r4, r0
 800ae22:	4608      	mov	r0, r1
 800ae24:	4611      	mov	r1, r2
 800ae26:	2200      	movs	r2, #0
 800ae28:	602a      	str	r2, [r5, #0]
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	f7f6 fe71 	bl	8001b12 <_read>
 800ae30:	1c43      	adds	r3, r0, #1
 800ae32:	d102      	bne.n	800ae3a <_read_r+0x1e>
 800ae34:	682b      	ldr	r3, [r5, #0]
 800ae36:	b103      	cbz	r3, 800ae3a <_read_r+0x1e>
 800ae38:	6023      	str	r3, [r4, #0]
 800ae3a:	bd38      	pop	{r3, r4, r5, pc}
 800ae3c:	20000bf8 	.word	0x20000bf8

0800ae40 <_sbrk_r>:
 800ae40:	b538      	push	{r3, r4, r5, lr}
 800ae42:	4d06      	ldr	r5, [pc, #24]	@ (800ae5c <_sbrk_r+0x1c>)
 800ae44:	2300      	movs	r3, #0
 800ae46:	4604      	mov	r4, r0
 800ae48:	4608      	mov	r0, r1
 800ae4a:	602b      	str	r3, [r5, #0]
 800ae4c:	f7f6 fece 	bl	8001bec <_sbrk>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d102      	bne.n	800ae5a <_sbrk_r+0x1a>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	b103      	cbz	r3, 800ae5a <_sbrk_r+0x1a>
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	20000bf8 	.word	0x20000bf8

0800ae60 <_write_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4d07      	ldr	r5, [pc, #28]	@ (800ae80 <_write_r+0x20>)
 800ae64:	4604      	mov	r4, r0
 800ae66:	4608      	mov	r0, r1
 800ae68:	4611      	mov	r1, r2
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	602a      	str	r2, [r5, #0]
 800ae6e:	461a      	mov	r2, r3
 800ae70:	f7f6 fe6c 	bl	8001b4c <_write>
 800ae74:	1c43      	adds	r3, r0, #1
 800ae76:	d102      	bne.n	800ae7e <_write_r+0x1e>
 800ae78:	682b      	ldr	r3, [r5, #0]
 800ae7a:	b103      	cbz	r3, 800ae7e <_write_r+0x1e>
 800ae7c:	6023      	str	r3, [r4, #0]
 800ae7e:	bd38      	pop	{r3, r4, r5, pc}
 800ae80:	20000bf8 	.word	0x20000bf8

0800ae84 <__errno>:
 800ae84:	4b01      	ldr	r3, [pc, #4]	@ (800ae8c <__errno+0x8>)
 800ae86:	6818      	ldr	r0, [r3, #0]
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	2000003c 	.word	0x2000003c

0800ae90 <__libc_init_array>:
 800ae90:	b570      	push	{r4, r5, r6, lr}
 800ae92:	4d0d      	ldr	r5, [pc, #52]	@ (800aec8 <__libc_init_array+0x38>)
 800ae94:	4c0d      	ldr	r4, [pc, #52]	@ (800aecc <__libc_init_array+0x3c>)
 800ae96:	1b64      	subs	r4, r4, r5
 800ae98:	10a4      	asrs	r4, r4, #2
 800ae9a:	2600      	movs	r6, #0
 800ae9c:	42a6      	cmp	r6, r4
 800ae9e:	d109      	bne.n	800aeb4 <__libc_init_array+0x24>
 800aea0:	4d0b      	ldr	r5, [pc, #44]	@ (800aed0 <__libc_init_array+0x40>)
 800aea2:	4c0c      	ldr	r4, [pc, #48]	@ (800aed4 <__libc_init_array+0x44>)
 800aea4:	f001 fda4 	bl	800c9f0 <_init>
 800aea8:	1b64      	subs	r4, r4, r5
 800aeaa:	10a4      	asrs	r4, r4, #2
 800aeac:	2600      	movs	r6, #0
 800aeae:	42a6      	cmp	r6, r4
 800aeb0:	d105      	bne.n	800aebe <__libc_init_array+0x2e>
 800aeb2:	bd70      	pop	{r4, r5, r6, pc}
 800aeb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeb8:	4798      	blx	r3
 800aeba:	3601      	adds	r6, #1
 800aebc:	e7ee      	b.n	800ae9c <__libc_init_array+0xc>
 800aebe:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec2:	4798      	blx	r3
 800aec4:	3601      	adds	r6, #1
 800aec6:	e7f2      	b.n	800aeae <__libc_init_array+0x1e>
 800aec8:	0800cce8 	.word	0x0800cce8
 800aecc:	0800cce8 	.word	0x0800cce8
 800aed0:	0800cce8 	.word	0x0800cce8
 800aed4:	0800ccec 	.word	0x0800ccec

0800aed8 <__retarget_lock_init_recursive>:
 800aed8:	4770      	bx	lr

0800aeda <__retarget_lock_acquire_recursive>:
 800aeda:	4770      	bx	lr

0800aedc <__retarget_lock_release_recursive>:
 800aedc:	4770      	bx	lr
	...

0800aee0 <__assert_func>:
 800aee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aee2:	4614      	mov	r4, r2
 800aee4:	461a      	mov	r2, r3
 800aee6:	4b09      	ldr	r3, [pc, #36]	@ (800af0c <__assert_func+0x2c>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4605      	mov	r5, r0
 800aeec:	68d8      	ldr	r0, [r3, #12]
 800aeee:	b954      	cbnz	r4, 800af06 <__assert_func+0x26>
 800aef0:	4b07      	ldr	r3, [pc, #28]	@ (800af10 <__assert_func+0x30>)
 800aef2:	461c      	mov	r4, r3
 800aef4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aef8:	9100      	str	r1, [sp, #0]
 800aefa:	462b      	mov	r3, r5
 800aefc:	4905      	ldr	r1, [pc, #20]	@ (800af14 <__assert_func+0x34>)
 800aefe:	f000 f903 	bl	800b108 <fiprintf>
 800af02:	f000 f913 	bl	800b12c <abort>
 800af06:	4b04      	ldr	r3, [pc, #16]	@ (800af18 <__assert_func+0x38>)
 800af08:	e7f4      	b.n	800aef4 <__assert_func+0x14>
 800af0a:	bf00      	nop
 800af0c:	2000003c 	.word	0x2000003c
 800af10:	0800cace 	.word	0x0800cace
 800af14:	0800caa0 	.word	0x0800caa0
 800af18:	0800ca93 	.word	0x0800ca93

0800af1c <_free_r>:
 800af1c:	b538      	push	{r3, r4, r5, lr}
 800af1e:	4605      	mov	r5, r0
 800af20:	2900      	cmp	r1, #0
 800af22:	d041      	beq.n	800afa8 <_free_r+0x8c>
 800af24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af28:	1f0c      	subs	r4, r1, #4
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	bfb8      	it	lt
 800af2e:	18e4      	addlt	r4, r4, r3
 800af30:	f7ff fdfa 	bl	800ab28 <__malloc_lock>
 800af34:	4a1d      	ldr	r2, [pc, #116]	@ (800afac <_free_r+0x90>)
 800af36:	6813      	ldr	r3, [r2, #0]
 800af38:	b933      	cbnz	r3, 800af48 <_free_r+0x2c>
 800af3a:	6063      	str	r3, [r4, #4]
 800af3c:	6014      	str	r4, [r2, #0]
 800af3e:	4628      	mov	r0, r5
 800af40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af44:	f7ff bdf6 	b.w	800ab34 <__malloc_unlock>
 800af48:	42a3      	cmp	r3, r4
 800af4a:	d908      	bls.n	800af5e <_free_r+0x42>
 800af4c:	6820      	ldr	r0, [r4, #0]
 800af4e:	1821      	adds	r1, r4, r0
 800af50:	428b      	cmp	r3, r1
 800af52:	bf01      	itttt	eq
 800af54:	6819      	ldreq	r1, [r3, #0]
 800af56:	685b      	ldreq	r3, [r3, #4]
 800af58:	1809      	addeq	r1, r1, r0
 800af5a:	6021      	streq	r1, [r4, #0]
 800af5c:	e7ed      	b.n	800af3a <_free_r+0x1e>
 800af5e:	461a      	mov	r2, r3
 800af60:	685b      	ldr	r3, [r3, #4]
 800af62:	b10b      	cbz	r3, 800af68 <_free_r+0x4c>
 800af64:	42a3      	cmp	r3, r4
 800af66:	d9fa      	bls.n	800af5e <_free_r+0x42>
 800af68:	6811      	ldr	r1, [r2, #0]
 800af6a:	1850      	adds	r0, r2, r1
 800af6c:	42a0      	cmp	r0, r4
 800af6e:	d10b      	bne.n	800af88 <_free_r+0x6c>
 800af70:	6820      	ldr	r0, [r4, #0]
 800af72:	4401      	add	r1, r0
 800af74:	1850      	adds	r0, r2, r1
 800af76:	4283      	cmp	r3, r0
 800af78:	6011      	str	r1, [r2, #0]
 800af7a:	d1e0      	bne.n	800af3e <_free_r+0x22>
 800af7c:	6818      	ldr	r0, [r3, #0]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	6053      	str	r3, [r2, #4]
 800af82:	4408      	add	r0, r1
 800af84:	6010      	str	r0, [r2, #0]
 800af86:	e7da      	b.n	800af3e <_free_r+0x22>
 800af88:	d902      	bls.n	800af90 <_free_r+0x74>
 800af8a:	230c      	movs	r3, #12
 800af8c:	602b      	str	r3, [r5, #0]
 800af8e:	e7d6      	b.n	800af3e <_free_r+0x22>
 800af90:	6820      	ldr	r0, [r4, #0]
 800af92:	1821      	adds	r1, r4, r0
 800af94:	428b      	cmp	r3, r1
 800af96:	bf04      	itt	eq
 800af98:	6819      	ldreq	r1, [r3, #0]
 800af9a:	685b      	ldreq	r3, [r3, #4]
 800af9c:	6063      	str	r3, [r4, #4]
 800af9e:	bf04      	itt	eq
 800afa0:	1809      	addeq	r1, r1, r0
 800afa2:	6021      	streq	r1, [r4, #0]
 800afa4:	6054      	str	r4, [r2, #4]
 800afa6:	e7ca      	b.n	800af3e <_free_r+0x22>
 800afa8:	bd38      	pop	{r3, r4, r5, pc}
 800afaa:	bf00      	nop
 800afac:	20000ab8 	.word	0x20000ab8

0800afb0 <__sflush_r>:
 800afb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800afb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afb8:	0716      	lsls	r6, r2, #28
 800afba:	4605      	mov	r5, r0
 800afbc:	460c      	mov	r4, r1
 800afbe:	d454      	bmi.n	800b06a <__sflush_r+0xba>
 800afc0:	684b      	ldr	r3, [r1, #4]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	dc02      	bgt.n	800afcc <__sflush_r+0x1c>
 800afc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800afc8:	2b00      	cmp	r3, #0
 800afca:	dd48      	ble.n	800b05e <__sflush_r+0xae>
 800afcc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800afce:	2e00      	cmp	r6, #0
 800afd0:	d045      	beq.n	800b05e <__sflush_r+0xae>
 800afd2:	2300      	movs	r3, #0
 800afd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800afd8:	682f      	ldr	r7, [r5, #0]
 800afda:	6a21      	ldr	r1, [r4, #32]
 800afdc:	602b      	str	r3, [r5, #0]
 800afde:	d030      	beq.n	800b042 <__sflush_r+0x92>
 800afe0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	0759      	lsls	r1, r3, #29
 800afe6:	d505      	bpl.n	800aff4 <__sflush_r+0x44>
 800afe8:	6863      	ldr	r3, [r4, #4]
 800afea:	1ad2      	subs	r2, r2, r3
 800afec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800afee:	b10b      	cbz	r3, 800aff4 <__sflush_r+0x44>
 800aff0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aff2:	1ad2      	subs	r2, r2, r3
 800aff4:	2300      	movs	r3, #0
 800aff6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aff8:	6a21      	ldr	r1, [r4, #32]
 800affa:	4628      	mov	r0, r5
 800affc:	47b0      	blx	r6
 800affe:	1c43      	adds	r3, r0, #1
 800b000:	89a3      	ldrh	r3, [r4, #12]
 800b002:	d106      	bne.n	800b012 <__sflush_r+0x62>
 800b004:	6829      	ldr	r1, [r5, #0]
 800b006:	291d      	cmp	r1, #29
 800b008:	d82b      	bhi.n	800b062 <__sflush_r+0xb2>
 800b00a:	4a2a      	ldr	r2, [pc, #168]	@ (800b0b4 <__sflush_r+0x104>)
 800b00c:	410a      	asrs	r2, r1
 800b00e:	07d6      	lsls	r6, r2, #31
 800b010:	d427      	bmi.n	800b062 <__sflush_r+0xb2>
 800b012:	2200      	movs	r2, #0
 800b014:	6062      	str	r2, [r4, #4]
 800b016:	04d9      	lsls	r1, r3, #19
 800b018:	6922      	ldr	r2, [r4, #16]
 800b01a:	6022      	str	r2, [r4, #0]
 800b01c:	d504      	bpl.n	800b028 <__sflush_r+0x78>
 800b01e:	1c42      	adds	r2, r0, #1
 800b020:	d101      	bne.n	800b026 <__sflush_r+0x76>
 800b022:	682b      	ldr	r3, [r5, #0]
 800b024:	b903      	cbnz	r3, 800b028 <__sflush_r+0x78>
 800b026:	6560      	str	r0, [r4, #84]	@ 0x54
 800b028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b02a:	602f      	str	r7, [r5, #0]
 800b02c:	b1b9      	cbz	r1, 800b05e <__sflush_r+0xae>
 800b02e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b032:	4299      	cmp	r1, r3
 800b034:	d002      	beq.n	800b03c <__sflush_r+0x8c>
 800b036:	4628      	mov	r0, r5
 800b038:	f7ff ff70 	bl	800af1c <_free_r>
 800b03c:	2300      	movs	r3, #0
 800b03e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b040:	e00d      	b.n	800b05e <__sflush_r+0xae>
 800b042:	2301      	movs	r3, #1
 800b044:	4628      	mov	r0, r5
 800b046:	47b0      	blx	r6
 800b048:	4602      	mov	r2, r0
 800b04a:	1c50      	adds	r0, r2, #1
 800b04c:	d1c9      	bne.n	800afe2 <__sflush_r+0x32>
 800b04e:	682b      	ldr	r3, [r5, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d0c6      	beq.n	800afe2 <__sflush_r+0x32>
 800b054:	2b1d      	cmp	r3, #29
 800b056:	d001      	beq.n	800b05c <__sflush_r+0xac>
 800b058:	2b16      	cmp	r3, #22
 800b05a:	d11e      	bne.n	800b09a <__sflush_r+0xea>
 800b05c:	602f      	str	r7, [r5, #0]
 800b05e:	2000      	movs	r0, #0
 800b060:	e022      	b.n	800b0a8 <__sflush_r+0xf8>
 800b062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b066:	b21b      	sxth	r3, r3
 800b068:	e01b      	b.n	800b0a2 <__sflush_r+0xf2>
 800b06a:	690f      	ldr	r7, [r1, #16]
 800b06c:	2f00      	cmp	r7, #0
 800b06e:	d0f6      	beq.n	800b05e <__sflush_r+0xae>
 800b070:	0793      	lsls	r3, r2, #30
 800b072:	680e      	ldr	r6, [r1, #0]
 800b074:	bf08      	it	eq
 800b076:	694b      	ldreq	r3, [r1, #20]
 800b078:	600f      	str	r7, [r1, #0]
 800b07a:	bf18      	it	ne
 800b07c:	2300      	movne	r3, #0
 800b07e:	eba6 0807 	sub.w	r8, r6, r7
 800b082:	608b      	str	r3, [r1, #8]
 800b084:	f1b8 0f00 	cmp.w	r8, #0
 800b088:	dde9      	ble.n	800b05e <__sflush_r+0xae>
 800b08a:	6a21      	ldr	r1, [r4, #32]
 800b08c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b08e:	4643      	mov	r3, r8
 800b090:	463a      	mov	r2, r7
 800b092:	4628      	mov	r0, r5
 800b094:	47b0      	blx	r6
 800b096:	2800      	cmp	r0, #0
 800b098:	dc08      	bgt.n	800b0ac <__sflush_r+0xfc>
 800b09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b09e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0a2:	81a3      	strh	r3, [r4, #12]
 800b0a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ac:	4407      	add	r7, r0
 800b0ae:	eba8 0800 	sub.w	r8, r8, r0
 800b0b2:	e7e7      	b.n	800b084 <__sflush_r+0xd4>
 800b0b4:	dfbffffe 	.word	0xdfbffffe

0800b0b8 <_fflush_r>:
 800b0b8:	b538      	push	{r3, r4, r5, lr}
 800b0ba:	690b      	ldr	r3, [r1, #16]
 800b0bc:	4605      	mov	r5, r0
 800b0be:	460c      	mov	r4, r1
 800b0c0:	b913      	cbnz	r3, 800b0c8 <_fflush_r+0x10>
 800b0c2:	2500      	movs	r5, #0
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	bd38      	pop	{r3, r4, r5, pc}
 800b0c8:	b118      	cbz	r0, 800b0d2 <_fflush_r+0x1a>
 800b0ca:	6a03      	ldr	r3, [r0, #32]
 800b0cc:	b90b      	cbnz	r3, 800b0d2 <_fflush_r+0x1a>
 800b0ce:	f7ff fe01 	bl	800acd4 <__sinit>
 800b0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d0f3      	beq.n	800b0c2 <_fflush_r+0xa>
 800b0da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b0dc:	07d0      	lsls	r0, r2, #31
 800b0de:	d404      	bmi.n	800b0ea <_fflush_r+0x32>
 800b0e0:	0599      	lsls	r1, r3, #22
 800b0e2:	d402      	bmi.n	800b0ea <_fflush_r+0x32>
 800b0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0e6:	f7ff fef8 	bl	800aeda <__retarget_lock_acquire_recursive>
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	4621      	mov	r1, r4
 800b0ee:	f7ff ff5f 	bl	800afb0 <__sflush_r>
 800b0f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b0f4:	07da      	lsls	r2, r3, #31
 800b0f6:	4605      	mov	r5, r0
 800b0f8:	d4e4      	bmi.n	800b0c4 <_fflush_r+0xc>
 800b0fa:	89a3      	ldrh	r3, [r4, #12]
 800b0fc:	059b      	lsls	r3, r3, #22
 800b0fe:	d4e1      	bmi.n	800b0c4 <_fflush_r+0xc>
 800b100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b102:	f7ff feeb 	bl	800aedc <__retarget_lock_release_recursive>
 800b106:	e7dd      	b.n	800b0c4 <_fflush_r+0xc>

0800b108 <fiprintf>:
 800b108:	b40e      	push	{r1, r2, r3}
 800b10a:	b503      	push	{r0, r1, lr}
 800b10c:	4601      	mov	r1, r0
 800b10e:	ab03      	add	r3, sp, #12
 800b110:	4805      	ldr	r0, [pc, #20]	@ (800b128 <fiprintf+0x20>)
 800b112:	f853 2b04 	ldr.w	r2, [r3], #4
 800b116:	6800      	ldr	r0, [r0, #0]
 800b118:	9301      	str	r3, [sp, #4]
 800b11a:	f000 f837 	bl	800b18c <_vfiprintf_r>
 800b11e:	b002      	add	sp, #8
 800b120:	f85d eb04 	ldr.w	lr, [sp], #4
 800b124:	b003      	add	sp, #12
 800b126:	4770      	bx	lr
 800b128:	2000003c 	.word	0x2000003c

0800b12c <abort>:
 800b12c:	b508      	push	{r3, lr}
 800b12e:	2006      	movs	r0, #6
 800b130:	f000 fb8e 	bl	800b850 <raise>
 800b134:	2001      	movs	r0, #1
 800b136:	f7f6 fce1 	bl	8001afc <_exit>

0800b13a <__sfputc_r>:
 800b13a:	6893      	ldr	r3, [r2, #8]
 800b13c:	3b01      	subs	r3, #1
 800b13e:	2b00      	cmp	r3, #0
 800b140:	b410      	push	{r4}
 800b142:	6093      	str	r3, [r2, #8]
 800b144:	da08      	bge.n	800b158 <__sfputc_r+0x1e>
 800b146:	6994      	ldr	r4, [r2, #24]
 800b148:	42a3      	cmp	r3, r4
 800b14a:	db01      	blt.n	800b150 <__sfputc_r+0x16>
 800b14c:	290a      	cmp	r1, #10
 800b14e:	d103      	bne.n	800b158 <__sfputc_r+0x1e>
 800b150:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b154:	f000 bac0 	b.w	800b6d8 <__swbuf_r>
 800b158:	6813      	ldr	r3, [r2, #0]
 800b15a:	1c58      	adds	r0, r3, #1
 800b15c:	6010      	str	r0, [r2, #0]
 800b15e:	7019      	strb	r1, [r3, #0]
 800b160:	4608      	mov	r0, r1
 800b162:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b166:	4770      	bx	lr

0800b168 <__sfputs_r>:
 800b168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b16a:	4606      	mov	r6, r0
 800b16c:	460f      	mov	r7, r1
 800b16e:	4614      	mov	r4, r2
 800b170:	18d5      	adds	r5, r2, r3
 800b172:	42ac      	cmp	r4, r5
 800b174:	d101      	bne.n	800b17a <__sfputs_r+0x12>
 800b176:	2000      	movs	r0, #0
 800b178:	e007      	b.n	800b18a <__sfputs_r+0x22>
 800b17a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b17e:	463a      	mov	r2, r7
 800b180:	4630      	mov	r0, r6
 800b182:	f7ff ffda 	bl	800b13a <__sfputc_r>
 800b186:	1c43      	adds	r3, r0, #1
 800b188:	d1f3      	bne.n	800b172 <__sfputs_r+0xa>
 800b18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b18c <_vfiprintf_r>:
 800b18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b190:	460d      	mov	r5, r1
 800b192:	b09d      	sub	sp, #116	@ 0x74
 800b194:	4614      	mov	r4, r2
 800b196:	4698      	mov	r8, r3
 800b198:	4606      	mov	r6, r0
 800b19a:	b118      	cbz	r0, 800b1a4 <_vfiprintf_r+0x18>
 800b19c:	6a03      	ldr	r3, [r0, #32]
 800b19e:	b90b      	cbnz	r3, 800b1a4 <_vfiprintf_r+0x18>
 800b1a0:	f7ff fd98 	bl	800acd4 <__sinit>
 800b1a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1a6:	07d9      	lsls	r1, r3, #31
 800b1a8:	d405      	bmi.n	800b1b6 <_vfiprintf_r+0x2a>
 800b1aa:	89ab      	ldrh	r3, [r5, #12]
 800b1ac:	059a      	lsls	r2, r3, #22
 800b1ae:	d402      	bmi.n	800b1b6 <_vfiprintf_r+0x2a>
 800b1b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1b2:	f7ff fe92 	bl	800aeda <__retarget_lock_acquire_recursive>
 800b1b6:	89ab      	ldrh	r3, [r5, #12]
 800b1b8:	071b      	lsls	r3, r3, #28
 800b1ba:	d501      	bpl.n	800b1c0 <_vfiprintf_r+0x34>
 800b1bc:	692b      	ldr	r3, [r5, #16]
 800b1be:	b99b      	cbnz	r3, 800b1e8 <_vfiprintf_r+0x5c>
 800b1c0:	4629      	mov	r1, r5
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f000 fac6 	bl	800b754 <__swsetup_r>
 800b1c8:	b170      	cbz	r0, 800b1e8 <_vfiprintf_r+0x5c>
 800b1ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1cc:	07dc      	lsls	r4, r3, #31
 800b1ce:	d504      	bpl.n	800b1da <_vfiprintf_r+0x4e>
 800b1d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b1d4:	b01d      	add	sp, #116	@ 0x74
 800b1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1da:	89ab      	ldrh	r3, [r5, #12]
 800b1dc:	0598      	lsls	r0, r3, #22
 800b1de:	d4f7      	bmi.n	800b1d0 <_vfiprintf_r+0x44>
 800b1e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1e2:	f7ff fe7b 	bl	800aedc <__retarget_lock_release_recursive>
 800b1e6:	e7f3      	b.n	800b1d0 <_vfiprintf_r+0x44>
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1ec:	2320      	movs	r3, #32
 800b1ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1f6:	2330      	movs	r3, #48	@ 0x30
 800b1f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3a8 <_vfiprintf_r+0x21c>
 800b1fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b200:	f04f 0901 	mov.w	r9, #1
 800b204:	4623      	mov	r3, r4
 800b206:	469a      	mov	sl, r3
 800b208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b20c:	b10a      	cbz	r2, 800b212 <_vfiprintf_r+0x86>
 800b20e:	2a25      	cmp	r2, #37	@ 0x25
 800b210:	d1f9      	bne.n	800b206 <_vfiprintf_r+0x7a>
 800b212:	ebba 0b04 	subs.w	fp, sl, r4
 800b216:	d00b      	beq.n	800b230 <_vfiprintf_r+0xa4>
 800b218:	465b      	mov	r3, fp
 800b21a:	4622      	mov	r2, r4
 800b21c:	4629      	mov	r1, r5
 800b21e:	4630      	mov	r0, r6
 800b220:	f7ff ffa2 	bl	800b168 <__sfputs_r>
 800b224:	3001      	adds	r0, #1
 800b226:	f000 80a7 	beq.w	800b378 <_vfiprintf_r+0x1ec>
 800b22a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b22c:	445a      	add	r2, fp
 800b22e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b230:	f89a 3000 	ldrb.w	r3, [sl]
 800b234:	2b00      	cmp	r3, #0
 800b236:	f000 809f 	beq.w	800b378 <_vfiprintf_r+0x1ec>
 800b23a:	2300      	movs	r3, #0
 800b23c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b244:	f10a 0a01 	add.w	sl, sl, #1
 800b248:	9304      	str	r3, [sp, #16]
 800b24a:	9307      	str	r3, [sp, #28]
 800b24c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b250:	931a      	str	r3, [sp, #104]	@ 0x68
 800b252:	4654      	mov	r4, sl
 800b254:	2205      	movs	r2, #5
 800b256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b25a:	4853      	ldr	r0, [pc, #332]	@ (800b3a8 <_vfiprintf_r+0x21c>)
 800b25c:	f7f4 ffb8 	bl	80001d0 <memchr>
 800b260:	9a04      	ldr	r2, [sp, #16]
 800b262:	b9d8      	cbnz	r0, 800b29c <_vfiprintf_r+0x110>
 800b264:	06d1      	lsls	r1, r2, #27
 800b266:	bf44      	itt	mi
 800b268:	2320      	movmi	r3, #32
 800b26a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b26e:	0713      	lsls	r3, r2, #28
 800b270:	bf44      	itt	mi
 800b272:	232b      	movmi	r3, #43	@ 0x2b
 800b274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b278:	f89a 3000 	ldrb.w	r3, [sl]
 800b27c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b27e:	d015      	beq.n	800b2ac <_vfiprintf_r+0x120>
 800b280:	9a07      	ldr	r2, [sp, #28]
 800b282:	4654      	mov	r4, sl
 800b284:	2000      	movs	r0, #0
 800b286:	f04f 0c0a 	mov.w	ip, #10
 800b28a:	4621      	mov	r1, r4
 800b28c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b290:	3b30      	subs	r3, #48	@ 0x30
 800b292:	2b09      	cmp	r3, #9
 800b294:	d94b      	bls.n	800b32e <_vfiprintf_r+0x1a2>
 800b296:	b1b0      	cbz	r0, 800b2c6 <_vfiprintf_r+0x13a>
 800b298:	9207      	str	r2, [sp, #28]
 800b29a:	e014      	b.n	800b2c6 <_vfiprintf_r+0x13a>
 800b29c:	eba0 0308 	sub.w	r3, r0, r8
 800b2a0:	fa09 f303 	lsl.w	r3, r9, r3
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	9304      	str	r3, [sp, #16]
 800b2a8:	46a2      	mov	sl, r4
 800b2aa:	e7d2      	b.n	800b252 <_vfiprintf_r+0xc6>
 800b2ac:	9b03      	ldr	r3, [sp, #12]
 800b2ae:	1d19      	adds	r1, r3, #4
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	9103      	str	r1, [sp, #12]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	bfbb      	ittet	lt
 800b2b8:	425b      	neglt	r3, r3
 800b2ba:	f042 0202 	orrlt.w	r2, r2, #2
 800b2be:	9307      	strge	r3, [sp, #28]
 800b2c0:	9307      	strlt	r3, [sp, #28]
 800b2c2:	bfb8      	it	lt
 800b2c4:	9204      	strlt	r2, [sp, #16]
 800b2c6:	7823      	ldrb	r3, [r4, #0]
 800b2c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2ca:	d10a      	bne.n	800b2e2 <_vfiprintf_r+0x156>
 800b2cc:	7863      	ldrb	r3, [r4, #1]
 800b2ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2d0:	d132      	bne.n	800b338 <_vfiprintf_r+0x1ac>
 800b2d2:	9b03      	ldr	r3, [sp, #12]
 800b2d4:	1d1a      	adds	r2, r3, #4
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	9203      	str	r2, [sp, #12]
 800b2da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2de:	3402      	adds	r4, #2
 800b2e0:	9305      	str	r3, [sp, #20]
 800b2e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3b8 <_vfiprintf_r+0x22c>
 800b2e6:	7821      	ldrb	r1, [r4, #0]
 800b2e8:	2203      	movs	r2, #3
 800b2ea:	4650      	mov	r0, sl
 800b2ec:	f7f4 ff70 	bl	80001d0 <memchr>
 800b2f0:	b138      	cbz	r0, 800b302 <_vfiprintf_r+0x176>
 800b2f2:	9b04      	ldr	r3, [sp, #16]
 800b2f4:	eba0 000a 	sub.w	r0, r0, sl
 800b2f8:	2240      	movs	r2, #64	@ 0x40
 800b2fa:	4082      	lsls	r2, r0
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	3401      	adds	r4, #1
 800b300:	9304      	str	r3, [sp, #16]
 800b302:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b306:	4829      	ldr	r0, [pc, #164]	@ (800b3ac <_vfiprintf_r+0x220>)
 800b308:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b30c:	2206      	movs	r2, #6
 800b30e:	f7f4 ff5f 	bl	80001d0 <memchr>
 800b312:	2800      	cmp	r0, #0
 800b314:	d03f      	beq.n	800b396 <_vfiprintf_r+0x20a>
 800b316:	4b26      	ldr	r3, [pc, #152]	@ (800b3b0 <_vfiprintf_r+0x224>)
 800b318:	bb1b      	cbnz	r3, 800b362 <_vfiprintf_r+0x1d6>
 800b31a:	9b03      	ldr	r3, [sp, #12]
 800b31c:	3307      	adds	r3, #7
 800b31e:	f023 0307 	bic.w	r3, r3, #7
 800b322:	3308      	adds	r3, #8
 800b324:	9303      	str	r3, [sp, #12]
 800b326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b328:	443b      	add	r3, r7
 800b32a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b32c:	e76a      	b.n	800b204 <_vfiprintf_r+0x78>
 800b32e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b332:	460c      	mov	r4, r1
 800b334:	2001      	movs	r0, #1
 800b336:	e7a8      	b.n	800b28a <_vfiprintf_r+0xfe>
 800b338:	2300      	movs	r3, #0
 800b33a:	3401      	adds	r4, #1
 800b33c:	9305      	str	r3, [sp, #20]
 800b33e:	4619      	mov	r1, r3
 800b340:	f04f 0c0a 	mov.w	ip, #10
 800b344:	4620      	mov	r0, r4
 800b346:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b34a:	3a30      	subs	r2, #48	@ 0x30
 800b34c:	2a09      	cmp	r2, #9
 800b34e:	d903      	bls.n	800b358 <_vfiprintf_r+0x1cc>
 800b350:	2b00      	cmp	r3, #0
 800b352:	d0c6      	beq.n	800b2e2 <_vfiprintf_r+0x156>
 800b354:	9105      	str	r1, [sp, #20]
 800b356:	e7c4      	b.n	800b2e2 <_vfiprintf_r+0x156>
 800b358:	fb0c 2101 	mla	r1, ip, r1, r2
 800b35c:	4604      	mov	r4, r0
 800b35e:	2301      	movs	r3, #1
 800b360:	e7f0      	b.n	800b344 <_vfiprintf_r+0x1b8>
 800b362:	ab03      	add	r3, sp, #12
 800b364:	9300      	str	r3, [sp, #0]
 800b366:	462a      	mov	r2, r5
 800b368:	4b12      	ldr	r3, [pc, #72]	@ (800b3b4 <_vfiprintf_r+0x228>)
 800b36a:	a904      	add	r1, sp, #16
 800b36c:	4630      	mov	r0, r6
 800b36e:	f3af 8000 	nop.w
 800b372:	4607      	mov	r7, r0
 800b374:	1c78      	adds	r0, r7, #1
 800b376:	d1d6      	bne.n	800b326 <_vfiprintf_r+0x19a>
 800b378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b37a:	07d9      	lsls	r1, r3, #31
 800b37c:	d405      	bmi.n	800b38a <_vfiprintf_r+0x1fe>
 800b37e:	89ab      	ldrh	r3, [r5, #12]
 800b380:	059a      	lsls	r2, r3, #22
 800b382:	d402      	bmi.n	800b38a <_vfiprintf_r+0x1fe>
 800b384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b386:	f7ff fda9 	bl	800aedc <__retarget_lock_release_recursive>
 800b38a:	89ab      	ldrh	r3, [r5, #12]
 800b38c:	065b      	lsls	r3, r3, #25
 800b38e:	f53f af1f 	bmi.w	800b1d0 <_vfiprintf_r+0x44>
 800b392:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b394:	e71e      	b.n	800b1d4 <_vfiprintf_r+0x48>
 800b396:	ab03      	add	r3, sp, #12
 800b398:	9300      	str	r3, [sp, #0]
 800b39a:	462a      	mov	r2, r5
 800b39c:	4b05      	ldr	r3, [pc, #20]	@ (800b3b4 <_vfiprintf_r+0x228>)
 800b39e:	a904      	add	r1, sp, #16
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	f000 f879 	bl	800b498 <_printf_i>
 800b3a6:	e7e4      	b.n	800b372 <_vfiprintf_r+0x1e6>
 800b3a8:	0800cacf 	.word	0x0800cacf
 800b3ac:	0800cad9 	.word	0x0800cad9
 800b3b0:	00000000 	.word	0x00000000
 800b3b4:	0800b169 	.word	0x0800b169
 800b3b8:	0800cad5 	.word	0x0800cad5

0800b3bc <_printf_common>:
 800b3bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c0:	4616      	mov	r6, r2
 800b3c2:	4698      	mov	r8, r3
 800b3c4:	688a      	ldr	r2, [r1, #8]
 800b3c6:	690b      	ldr	r3, [r1, #16]
 800b3c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	bfb8      	it	lt
 800b3d0:	4613      	movlt	r3, r2
 800b3d2:	6033      	str	r3, [r6, #0]
 800b3d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3d8:	4607      	mov	r7, r0
 800b3da:	460c      	mov	r4, r1
 800b3dc:	b10a      	cbz	r2, 800b3e2 <_printf_common+0x26>
 800b3de:	3301      	adds	r3, #1
 800b3e0:	6033      	str	r3, [r6, #0]
 800b3e2:	6823      	ldr	r3, [r4, #0]
 800b3e4:	0699      	lsls	r1, r3, #26
 800b3e6:	bf42      	ittt	mi
 800b3e8:	6833      	ldrmi	r3, [r6, #0]
 800b3ea:	3302      	addmi	r3, #2
 800b3ec:	6033      	strmi	r3, [r6, #0]
 800b3ee:	6825      	ldr	r5, [r4, #0]
 800b3f0:	f015 0506 	ands.w	r5, r5, #6
 800b3f4:	d106      	bne.n	800b404 <_printf_common+0x48>
 800b3f6:	f104 0a19 	add.w	sl, r4, #25
 800b3fa:	68e3      	ldr	r3, [r4, #12]
 800b3fc:	6832      	ldr	r2, [r6, #0]
 800b3fe:	1a9b      	subs	r3, r3, r2
 800b400:	42ab      	cmp	r3, r5
 800b402:	dc26      	bgt.n	800b452 <_printf_common+0x96>
 800b404:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b408:	6822      	ldr	r2, [r4, #0]
 800b40a:	3b00      	subs	r3, #0
 800b40c:	bf18      	it	ne
 800b40e:	2301      	movne	r3, #1
 800b410:	0692      	lsls	r2, r2, #26
 800b412:	d42b      	bmi.n	800b46c <_printf_common+0xb0>
 800b414:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b418:	4641      	mov	r1, r8
 800b41a:	4638      	mov	r0, r7
 800b41c:	47c8      	blx	r9
 800b41e:	3001      	adds	r0, #1
 800b420:	d01e      	beq.n	800b460 <_printf_common+0xa4>
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	6922      	ldr	r2, [r4, #16]
 800b426:	f003 0306 	and.w	r3, r3, #6
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	bf02      	ittt	eq
 800b42e:	68e5      	ldreq	r5, [r4, #12]
 800b430:	6833      	ldreq	r3, [r6, #0]
 800b432:	1aed      	subeq	r5, r5, r3
 800b434:	68a3      	ldr	r3, [r4, #8]
 800b436:	bf0c      	ite	eq
 800b438:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b43c:	2500      	movne	r5, #0
 800b43e:	4293      	cmp	r3, r2
 800b440:	bfc4      	itt	gt
 800b442:	1a9b      	subgt	r3, r3, r2
 800b444:	18ed      	addgt	r5, r5, r3
 800b446:	2600      	movs	r6, #0
 800b448:	341a      	adds	r4, #26
 800b44a:	42b5      	cmp	r5, r6
 800b44c:	d11a      	bne.n	800b484 <_printf_common+0xc8>
 800b44e:	2000      	movs	r0, #0
 800b450:	e008      	b.n	800b464 <_printf_common+0xa8>
 800b452:	2301      	movs	r3, #1
 800b454:	4652      	mov	r2, sl
 800b456:	4641      	mov	r1, r8
 800b458:	4638      	mov	r0, r7
 800b45a:	47c8      	blx	r9
 800b45c:	3001      	adds	r0, #1
 800b45e:	d103      	bne.n	800b468 <_printf_common+0xac>
 800b460:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b468:	3501      	adds	r5, #1
 800b46a:	e7c6      	b.n	800b3fa <_printf_common+0x3e>
 800b46c:	18e1      	adds	r1, r4, r3
 800b46e:	1c5a      	adds	r2, r3, #1
 800b470:	2030      	movs	r0, #48	@ 0x30
 800b472:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b476:	4422      	add	r2, r4
 800b478:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b47c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b480:	3302      	adds	r3, #2
 800b482:	e7c7      	b.n	800b414 <_printf_common+0x58>
 800b484:	2301      	movs	r3, #1
 800b486:	4622      	mov	r2, r4
 800b488:	4641      	mov	r1, r8
 800b48a:	4638      	mov	r0, r7
 800b48c:	47c8      	blx	r9
 800b48e:	3001      	adds	r0, #1
 800b490:	d0e6      	beq.n	800b460 <_printf_common+0xa4>
 800b492:	3601      	adds	r6, #1
 800b494:	e7d9      	b.n	800b44a <_printf_common+0x8e>
	...

0800b498 <_printf_i>:
 800b498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b49c:	7e0f      	ldrb	r7, [r1, #24]
 800b49e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4a0:	2f78      	cmp	r7, #120	@ 0x78
 800b4a2:	4691      	mov	r9, r2
 800b4a4:	4680      	mov	r8, r0
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	469a      	mov	sl, r3
 800b4aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4ae:	d807      	bhi.n	800b4c0 <_printf_i+0x28>
 800b4b0:	2f62      	cmp	r7, #98	@ 0x62
 800b4b2:	d80a      	bhi.n	800b4ca <_printf_i+0x32>
 800b4b4:	2f00      	cmp	r7, #0
 800b4b6:	f000 80d2 	beq.w	800b65e <_printf_i+0x1c6>
 800b4ba:	2f58      	cmp	r7, #88	@ 0x58
 800b4bc:	f000 80b9 	beq.w	800b632 <_printf_i+0x19a>
 800b4c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4c8:	e03a      	b.n	800b540 <_printf_i+0xa8>
 800b4ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4ce:	2b15      	cmp	r3, #21
 800b4d0:	d8f6      	bhi.n	800b4c0 <_printf_i+0x28>
 800b4d2:	a101      	add	r1, pc, #4	@ (adr r1, 800b4d8 <_printf_i+0x40>)
 800b4d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4d8:	0800b531 	.word	0x0800b531
 800b4dc:	0800b545 	.word	0x0800b545
 800b4e0:	0800b4c1 	.word	0x0800b4c1
 800b4e4:	0800b4c1 	.word	0x0800b4c1
 800b4e8:	0800b4c1 	.word	0x0800b4c1
 800b4ec:	0800b4c1 	.word	0x0800b4c1
 800b4f0:	0800b545 	.word	0x0800b545
 800b4f4:	0800b4c1 	.word	0x0800b4c1
 800b4f8:	0800b4c1 	.word	0x0800b4c1
 800b4fc:	0800b4c1 	.word	0x0800b4c1
 800b500:	0800b4c1 	.word	0x0800b4c1
 800b504:	0800b645 	.word	0x0800b645
 800b508:	0800b56f 	.word	0x0800b56f
 800b50c:	0800b5ff 	.word	0x0800b5ff
 800b510:	0800b4c1 	.word	0x0800b4c1
 800b514:	0800b4c1 	.word	0x0800b4c1
 800b518:	0800b667 	.word	0x0800b667
 800b51c:	0800b4c1 	.word	0x0800b4c1
 800b520:	0800b56f 	.word	0x0800b56f
 800b524:	0800b4c1 	.word	0x0800b4c1
 800b528:	0800b4c1 	.word	0x0800b4c1
 800b52c:	0800b607 	.word	0x0800b607
 800b530:	6833      	ldr	r3, [r6, #0]
 800b532:	1d1a      	adds	r2, r3, #4
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	6032      	str	r2, [r6, #0]
 800b538:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b53c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b540:	2301      	movs	r3, #1
 800b542:	e09d      	b.n	800b680 <_printf_i+0x1e8>
 800b544:	6833      	ldr	r3, [r6, #0]
 800b546:	6820      	ldr	r0, [r4, #0]
 800b548:	1d19      	adds	r1, r3, #4
 800b54a:	6031      	str	r1, [r6, #0]
 800b54c:	0606      	lsls	r6, r0, #24
 800b54e:	d501      	bpl.n	800b554 <_printf_i+0xbc>
 800b550:	681d      	ldr	r5, [r3, #0]
 800b552:	e003      	b.n	800b55c <_printf_i+0xc4>
 800b554:	0645      	lsls	r5, r0, #25
 800b556:	d5fb      	bpl.n	800b550 <_printf_i+0xb8>
 800b558:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b55c:	2d00      	cmp	r5, #0
 800b55e:	da03      	bge.n	800b568 <_printf_i+0xd0>
 800b560:	232d      	movs	r3, #45	@ 0x2d
 800b562:	426d      	negs	r5, r5
 800b564:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b568:	4859      	ldr	r0, [pc, #356]	@ (800b6d0 <_printf_i+0x238>)
 800b56a:	230a      	movs	r3, #10
 800b56c:	e011      	b.n	800b592 <_printf_i+0xfa>
 800b56e:	6821      	ldr	r1, [r4, #0]
 800b570:	6833      	ldr	r3, [r6, #0]
 800b572:	0608      	lsls	r0, r1, #24
 800b574:	f853 5b04 	ldr.w	r5, [r3], #4
 800b578:	d402      	bmi.n	800b580 <_printf_i+0xe8>
 800b57a:	0649      	lsls	r1, r1, #25
 800b57c:	bf48      	it	mi
 800b57e:	b2ad      	uxthmi	r5, r5
 800b580:	2f6f      	cmp	r7, #111	@ 0x6f
 800b582:	4853      	ldr	r0, [pc, #332]	@ (800b6d0 <_printf_i+0x238>)
 800b584:	6033      	str	r3, [r6, #0]
 800b586:	bf14      	ite	ne
 800b588:	230a      	movne	r3, #10
 800b58a:	2308      	moveq	r3, #8
 800b58c:	2100      	movs	r1, #0
 800b58e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b592:	6866      	ldr	r6, [r4, #4]
 800b594:	60a6      	str	r6, [r4, #8]
 800b596:	2e00      	cmp	r6, #0
 800b598:	bfa2      	ittt	ge
 800b59a:	6821      	ldrge	r1, [r4, #0]
 800b59c:	f021 0104 	bicge.w	r1, r1, #4
 800b5a0:	6021      	strge	r1, [r4, #0]
 800b5a2:	b90d      	cbnz	r5, 800b5a8 <_printf_i+0x110>
 800b5a4:	2e00      	cmp	r6, #0
 800b5a6:	d04b      	beq.n	800b640 <_printf_i+0x1a8>
 800b5a8:	4616      	mov	r6, r2
 800b5aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5ae:	fb03 5711 	mls	r7, r3, r1, r5
 800b5b2:	5dc7      	ldrb	r7, [r0, r7]
 800b5b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5b8:	462f      	mov	r7, r5
 800b5ba:	42bb      	cmp	r3, r7
 800b5bc:	460d      	mov	r5, r1
 800b5be:	d9f4      	bls.n	800b5aa <_printf_i+0x112>
 800b5c0:	2b08      	cmp	r3, #8
 800b5c2:	d10b      	bne.n	800b5dc <_printf_i+0x144>
 800b5c4:	6823      	ldr	r3, [r4, #0]
 800b5c6:	07df      	lsls	r7, r3, #31
 800b5c8:	d508      	bpl.n	800b5dc <_printf_i+0x144>
 800b5ca:	6923      	ldr	r3, [r4, #16]
 800b5cc:	6861      	ldr	r1, [r4, #4]
 800b5ce:	4299      	cmp	r1, r3
 800b5d0:	bfde      	ittt	le
 800b5d2:	2330      	movle	r3, #48	@ 0x30
 800b5d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5d8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b5dc:	1b92      	subs	r2, r2, r6
 800b5de:	6122      	str	r2, [r4, #16]
 800b5e0:	f8cd a000 	str.w	sl, [sp]
 800b5e4:	464b      	mov	r3, r9
 800b5e6:	aa03      	add	r2, sp, #12
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	4640      	mov	r0, r8
 800b5ec:	f7ff fee6 	bl	800b3bc <_printf_common>
 800b5f0:	3001      	adds	r0, #1
 800b5f2:	d14a      	bne.n	800b68a <_printf_i+0x1f2>
 800b5f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5f8:	b004      	add	sp, #16
 800b5fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5fe:	6823      	ldr	r3, [r4, #0]
 800b600:	f043 0320 	orr.w	r3, r3, #32
 800b604:	6023      	str	r3, [r4, #0]
 800b606:	4833      	ldr	r0, [pc, #204]	@ (800b6d4 <_printf_i+0x23c>)
 800b608:	2778      	movs	r7, #120	@ 0x78
 800b60a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b60e:	6823      	ldr	r3, [r4, #0]
 800b610:	6831      	ldr	r1, [r6, #0]
 800b612:	061f      	lsls	r7, r3, #24
 800b614:	f851 5b04 	ldr.w	r5, [r1], #4
 800b618:	d402      	bmi.n	800b620 <_printf_i+0x188>
 800b61a:	065f      	lsls	r7, r3, #25
 800b61c:	bf48      	it	mi
 800b61e:	b2ad      	uxthmi	r5, r5
 800b620:	6031      	str	r1, [r6, #0]
 800b622:	07d9      	lsls	r1, r3, #31
 800b624:	bf44      	itt	mi
 800b626:	f043 0320 	orrmi.w	r3, r3, #32
 800b62a:	6023      	strmi	r3, [r4, #0]
 800b62c:	b11d      	cbz	r5, 800b636 <_printf_i+0x19e>
 800b62e:	2310      	movs	r3, #16
 800b630:	e7ac      	b.n	800b58c <_printf_i+0xf4>
 800b632:	4827      	ldr	r0, [pc, #156]	@ (800b6d0 <_printf_i+0x238>)
 800b634:	e7e9      	b.n	800b60a <_printf_i+0x172>
 800b636:	6823      	ldr	r3, [r4, #0]
 800b638:	f023 0320 	bic.w	r3, r3, #32
 800b63c:	6023      	str	r3, [r4, #0]
 800b63e:	e7f6      	b.n	800b62e <_printf_i+0x196>
 800b640:	4616      	mov	r6, r2
 800b642:	e7bd      	b.n	800b5c0 <_printf_i+0x128>
 800b644:	6833      	ldr	r3, [r6, #0]
 800b646:	6825      	ldr	r5, [r4, #0]
 800b648:	6961      	ldr	r1, [r4, #20]
 800b64a:	1d18      	adds	r0, r3, #4
 800b64c:	6030      	str	r0, [r6, #0]
 800b64e:	062e      	lsls	r6, r5, #24
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	d501      	bpl.n	800b658 <_printf_i+0x1c0>
 800b654:	6019      	str	r1, [r3, #0]
 800b656:	e002      	b.n	800b65e <_printf_i+0x1c6>
 800b658:	0668      	lsls	r0, r5, #25
 800b65a:	d5fb      	bpl.n	800b654 <_printf_i+0x1bc>
 800b65c:	8019      	strh	r1, [r3, #0]
 800b65e:	2300      	movs	r3, #0
 800b660:	6123      	str	r3, [r4, #16]
 800b662:	4616      	mov	r6, r2
 800b664:	e7bc      	b.n	800b5e0 <_printf_i+0x148>
 800b666:	6833      	ldr	r3, [r6, #0]
 800b668:	1d1a      	adds	r2, r3, #4
 800b66a:	6032      	str	r2, [r6, #0]
 800b66c:	681e      	ldr	r6, [r3, #0]
 800b66e:	6862      	ldr	r2, [r4, #4]
 800b670:	2100      	movs	r1, #0
 800b672:	4630      	mov	r0, r6
 800b674:	f7f4 fdac 	bl	80001d0 <memchr>
 800b678:	b108      	cbz	r0, 800b67e <_printf_i+0x1e6>
 800b67a:	1b80      	subs	r0, r0, r6
 800b67c:	6060      	str	r0, [r4, #4]
 800b67e:	6863      	ldr	r3, [r4, #4]
 800b680:	6123      	str	r3, [r4, #16]
 800b682:	2300      	movs	r3, #0
 800b684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b688:	e7aa      	b.n	800b5e0 <_printf_i+0x148>
 800b68a:	6923      	ldr	r3, [r4, #16]
 800b68c:	4632      	mov	r2, r6
 800b68e:	4649      	mov	r1, r9
 800b690:	4640      	mov	r0, r8
 800b692:	47d0      	blx	sl
 800b694:	3001      	adds	r0, #1
 800b696:	d0ad      	beq.n	800b5f4 <_printf_i+0x15c>
 800b698:	6823      	ldr	r3, [r4, #0]
 800b69a:	079b      	lsls	r3, r3, #30
 800b69c:	d413      	bmi.n	800b6c6 <_printf_i+0x22e>
 800b69e:	68e0      	ldr	r0, [r4, #12]
 800b6a0:	9b03      	ldr	r3, [sp, #12]
 800b6a2:	4298      	cmp	r0, r3
 800b6a4:	bfb8      	it	lt
 800b6a6:	4618      	movlt	r0, r3
 800b6a8:	e7a6      	b.n	800b5f8 <_printf_i+0x160>
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	4632      	mov	r2, r6
 800b6ae:	4649      	mov	r1, r9
 800b6b0:	4640      	mov	r0, r8
 800b6b2:	47d0      	blx	sl
 800b6b4:	3001      	adds	r0, #1
 800b6b6:	d09d      	beq.n	800b5f4 <_printf_i+0x15c>
 800b6b8:	3501      	adds	r5, #1
 800b6ba:	68e3      	ldr	r3, [r4, #12]
 800b6bc:	9903      	ldr	r1, [sp, #12]
 800b6be:	1a5b      	subs	r3, r3, r1
 800b6c0:	42ab      	cmp	r3, r5
 800b6c2:	dcf2      	bgt.n	800b6aa <_printf_i+0x212>
 800b6c4:	e7eb      	b.n	800b69e <_printf_i+0x206>
 800b6c6:	2500      	movs	r5, #0
 800b6c8:	f104 0619 	add.w	r6, r4, #25
 800b6cc:	e7f5      	b.n	800b6ba <_printf_i+0x222>
 800b6ce:	bf00      	nop
 800b6d0:	0800cae0 	.word	0x0800cae0
 800b6d4:	0800caf1 	.word	0x0800caf1

0800b6d8 <__swbuf_r>:
 800b6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6da:	460e      	mov	r6, r1
 800b6dc:	4614      	mov	r4, r2
 800b6de:	4605      	mov	r5, r0
 800b6e0:	b118      	cbz	r0, 800b6ea <__swbuf_r+0x12>
 800b6e2:	6a03      	ldr	r3, [r0, #32]
 800b6e4:	b90b      	cbnz	r3, 800b6ea <__swbuf_r+0x12>
 800b6e6:	f7ff faf5 	bl	800acd4 <__sinit>
 800b6ea:	69a3      	ldr	r3, [r4, #24]
 800b6ec:	60a3      	str	r3, [r4, #8]
 800b6ee:	89a3      	ldrh	r3, [r4, #12]
 800b6f0:	071a      	lsls	r2, r3, #28
 800b6f2:	d501      	bpl.n	800b6f8 <__swbuf_r+0x20>
 800b6f4:	6923      	ldr	r3, [r4, #16]
 800b6f6:	b943      	cbnz	r3, 800b70a <__swbuf_r+0x32>
 800b6f8:	4621      	mov	r1, r4
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	f000 f82a 	bl	800b754 <__swsetup_r>
 800b700:	b118      	cbz	r0, 800b70a <__swbuf_r+0x32>
 800b702:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b706:	4638      	mov	r0, r7
 800b708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b70a:	6823      	ldr	r3, [r4, #0]
 800b70c:	6922      	ldr	r2, [r4, #16]
 800b70e:	1a98      	subs	r0, r3, r2
 800b710:	6963      	ldr	r3, [r4, #20]
 800b712:	b2f6      	uxtb	r6, r6
 800b714:	4283      	cmp	r3, r0
 800b716:	4637      	mov	r7, r6
 800b718:	dc05      	bgt.n	800b726 <__swbuf_r+0x4e>
 800b71a:	4621      	mov	r1, r4
 800b71c:	4628      	mov	r0, r5
 800b71e:	f7ff fccb 	bl	800b0b8 <_fflush_r>
 800b722:	2800      	cmp	r0, #0
 800b724:	d1ed      	bne.n	800b702 <__swbuf_r+0x2a>
 800b726:	68a3      	ldr	r3, [r4, #8]
 800b728:	3b01      	subs	r3, #1
 800b72a:	60a3      	str	r3, [r4, #8]
 800b72c:	6823      	ldr	r3, [r4, #0]
 800b72e:	1c5a      	adds	r2, r3, #1
 800b730:	6022      	str	r2, [r4, #0]
 800b732:	701e      	strb	r6, [r3, #0]
 800b734:	6962      	ldr	r2, [r4, #20]
 800b736:	1c43      	adds	r3, r0, #1
 800b738:	429a      	cmp	r2, r3
 800b73a:	d004      	beq.n	800b746 <__swbuf_r+0x6e>
 800b73c:	89a3      	ldrh	r3, [r4, #12]
 800b73e:	07db      	lsls	r3, r3, #31
 800b740:	d5e1      	bpl.n	800b706 <__swbuf_r+0x2e>
 800b742:	2e0a      	cmp	r6, #10
 800b744:	d1df      	bne.n	800b706 <__swbuf_r+0x2e>
 800b746:	4621      	mov	r1, r4
 800b748:	4628      	mov	r0, r5
 800b74a:	f7ff fcb5 	bl	800b0b8 <_fflush_r>
 800b74e:	2800      	cmp	r0, #0
 800b750:	d0d9      	beq.n	800b706 <__swbuf_r+0x2e>
 800b752:	e7d6      	b.n	800b702 <__swbuf_r+0x2a>

0800b754 <__swsetup_r>:
 800b754:	b538      	push	{r3, r4, r5, lr}
 800b756:	4b29      	ldr	r3, [pc, #164]	@ (800b7fc <__swsetup_r+0xa8>)
 800b758:	4605      	mov	r5, r0
 800b75a:	6818      	ldr	r0, [r3, #0]
 800b75c:	460c      	mov	r4, r1
 800b75e:	b118      	cbz	r0, 800b768 <__swsetup_r+0x14>
 800b760:	6a03      	ldr	r3, [r0, #32]
 800b762:	b90b      	cbnz	r3, 800b768 <__swsetup_r+0x14>
 800b764:	f7ff fab6 	bl	800acd4 <__sinit>
 800b768:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b76c:	0719      	lsls	r1, r3, #28
 800b76e:	d422      	bmi.n	800b7b6 <__swsetup_r+0x62>
 800b770:	06da      	lsls	r2, r3, #27
 800b772:	d407      	bmi.n	800b784 <__swsetup_r+0x30>
 800b774:	2209      	movs	r2, #9
 800b776:	602a      	str	r2, [r5, #0]
 800b778:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b77c:	81a3      	strh	r3, [r4, #12]
 800b77e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b782:	e033      	b.n	800b7ec <__swsetup_r+0x98>
 800b784:	0758      	lsls	r0, r3, #29
 800b786:	d512      	bpl.n	800b7ae <__swsetup_r+0x5a>
 800b788:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b78a:	b141      	cbz	r1, 800b79e <__swsetup_r+0x4a>
 800b78c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b790:	4299      	cmp	r1, r3
 800b792:	d002      	beq.n	800b79a <__swsetup_r+0x46>
 800b794:	4628      	mov	r0, r5
 800b796:	f7ff fbc1 	bl	800af1c <_free_r>
 800b79a:	2300      	movs	r3, #0
 800b79c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b79e:	89a3      	ldrh	r3, [r4, #12]
 800b7a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b7a4:	81a3      	strh	r3, [r4, #12]
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	6063      	str	r3, [r4, #4]
 800b7aa:	6923      	ldr	r3, [r4, #16]
 800b7ac:	6023      	str	r3, [r4, #0]
 800b7ae:	89a3      	ldrh	r3, [r4, #12]
 800b7b0:	f043 0308 	orr.w	r3, r3, #8
 800b7b4:	81a3      	strh	r3, [r4, #12]
 800b7b6:	6923      	ldr	r3, [r4, #16]
 800b7b8:	b94b      	cbnz	r3, 800b7ce <__swsetup_r+0x7a>
 800b7ba:	89a3      	ldrh	r3, [r4, #12]
 800b7bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b7c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7c4:	d003      	beq.n	800b7ce <__swsetup_r+0x7a>
 800b7c6:	4621      	mov	r1, r4
 800b7c8:	4628      	mov	r0, r5
 800b7ca:	f000 f883 	bl	800b8d4 <__smakebuf_r>
 800b7ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d2:	f013 0201 	ands.w	r2, r3, #1
 800b7d6:	d00a      	beq.n	800b7ee <__swsetup_r+0x9a>
 800b7d8:	2200      	movs	r2, #0
 800b7da:	60a2      	str	r2, [r4, #8]
 800b7dc:	6962      	ldr	r2, [r4, #20]
 800b7de:	4252      	negs	r2, r2
 800b7e0:	61a2      	str	r2, [r4, #24]
 800b7e2:	6922      	ldr	r2, [r4, #16]
 800b7e4:	b942      	cbnz	r2, 800b7f8 <__swsetup_r+0xa4>
 800b7e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b7ea:	d1c5      	bne.n	800b778 <__swsetup_r+0x24>
 800b7ec:	bd38      	pop	{r3, r4, r5, pc}
 800b7ee:	0799      	lsls	r1, r3, #30
 800b7f0:	bf58      	it	pl
 800b7f2:	6962      	ldrpl	r2, [r4, #20]
 800b7f4:	60a2      	str	r2, [r4, #8]
 800b7f6:	e7f4      	b.n	800b7e2 <__swsetup_r+0x8e>
 800b7f8:	2000      	movs	r0, #0
 800b7fa:	e7f7      	b.n	800b7ec <__swsetup_r+0x98>
 800b7fc:	2000003c 	.word	0x2000003c

0800b800 <_raise_r>:
 800b800:	291f      	cmp	r1, #31
 800b802:	b538      	push	{r3, r4, r5, lr}
 800b804:	4605      	mov	r5, r0
 800b806:	460c      	mov	r4, r1
 800b808:	d904      	bls.n	800b814 <_raise_r+0x14>
 800b80a:	2316      	movs	r3, #22
 800b80c:	6003      	str	r3, [r0, #0]
 800b80e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b812:	bd38      	pop	{r3, r4, r5, pc}
 800b814:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b816:	b112      	cbz	r2, 800b81e <_raise_r+0x1e>
 800b818:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b81c:	b94b      	cbnz	r3, 800b832 <_raise_r+0x32>
 800b81e:	4628      	mov	r0, r5
 800b820:	f000 f830 	bl	800b884 <_getpid_r>
 800b824:	4622      	mov	r2, r4
 800b826:	4601      	mov	r1, r0
 800b828:	4628      	mov	r0, r5
 800b82a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b82e:	f000 b817 	b.w	800b860 <_kill_r>
 800b832:	2b01      	cmp	r3, #1
 800b834:	d00a      	beq.n	800b84c <_raise_r+0x4c>
 800b836:	1c59      	adds	r1, r3, #1
 800b838:	d103      	bne.n	800b842 <_raise_r+0x42>
 800b83a:	2316      	movs	r3, #22
 800b83c:	6003      	str	r3, [r0, #0]
 800b83e:	2001      	movs	r0, #1
 800b840:	e7e7      	b.n	800b812 <_raise_r+0x12>
 800b842:	2100      	movs	r1, #0
 800b844:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b848:	4620      	mov	r0, r4
 800b84a:	4798      	blx	r3
 800b84c:	2000      	movs	r0, #0
 800b84e:	e7e0      	b.n	800b812 <_raise_r+0x12>

0800b850 <raise>:
 800b850:	4b02      	ldr	r3, [pc, #8]	@ (800b85c <raise+0xc>)
 800b852:	4601      	mov	r1, r0
 800b854:	6818      	ldr	r0, [r3, #0]
 800b856:	f7ff bfd3 	b.w	800b800 <_raise_r>
 800b85a:	bf00      	nop
 800b85c:	2000003c 	.word	0x2000003c

0800b860 <_kill_r>:
 800b860:	b538      	push	{r3, r4, r5, lr}
 800b862:	4d07      	ldr	r5, [pc, #28]	@ (800b880 <_kill_r+0x20>)
 800b864:	2300      	movs	r3, #0
 800b866:	4604      	mov	r4, r0
 800b868:	4608      	mov	r0, r1
 800b86a:	4611      	mov	r1, r2
 800b86c:	602b      	str	r3, [r5, #0]
 800b86e:	f7f6 f935 	bl	8001adc <_kill>
 800b872:	1c43      	adds	r3, r0, #1
 800b874:	d102      	bne.n	800b87c <_kill_r+0x1c>
 800b876:	682b      	ldr	r3, [r5, #0]
 800b878:	b103      	cbz	r3, 800b87c <_kill_r+0x1c>
 800b87a:	6023      	str	r3, [r4, #0]
 800b87c:	bd38      	pop	{r3, r4, r5, pc}
 800b87e:	bf00      	nop
 800b880:	20000bf8 	.word	0x20000bf8

0800b884 <_getpid_r>:
 800b884:	f7f6 b922 	b.w	8001acc <_getpid>

0800b888 <__swhatbuf_r>:
 800b888:	b570      	push	{r4, r5, r6, lr}
 800b88a:	460c      	mov	r4, r1
 800b88c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b890:	2900      	cmp	r1, #0
 800b892:	b096      	sub	sp, #88	@ 0x58
 800b894:	4615      	mov	r5, r2
 800b896:	461e      	mov	r6, r3
 800b898:	da0d      	bge.n	800b8b6 <__swhatbuf_r+0x2e>
 800b89a:	89a3      	ldrh	r3, [r4, #12]
 800b89c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b8a0:	f04f 0100 	mov.w	r1, #0
 800b8a4:	bf14      	ite	ne
 800b8a6:	2340      	movne	r3, #64	@ 0x40
 800b8a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	6031      	str	r1, [r6, #0]
 800b8b0:	602b      	str	r3, [r5, #0]
 800b8b2:	b016      	add	sp, #88	@ 0x58
 800b8b4:	bd70      	pop	{r4, r5, r6, pc}
 800b8b6:	466a      	mov	r2, sp
 800b8b8:	f000 f848 	bl	800b94c <_fstat_r>
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	dbec      	blt.n	800b89a <__swhatbuf_r+0x12>
 800b8c0:	9901      	ldr	r1, [sp, #4]
 800b8c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b8c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b8ca:	4259      	negs	r1, r3
 800b8cc:	4159      	adcs	r1, r3
 800b8ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8d2:	e7eb      	b.n	800b8ac <__swhatbuf_r+0x24>

0800b8d4 <__smakebuf_r>:
 800b8d4:	898b      	ldrh	r3, [r1, #12]
 800b8d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8d8:	079d      	lsls	r5, r3, #30
 800b8da:	4606      	mov	r6, r0
 800b8dc:	460c      	mov	r4, r1
 800b8de:	d507      	bpl.n	800b8f0 <__smakebuf_r+0x1c>
 800b8e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b8e4:	6023      	str	r3, [r4, #0]
 800b8e6:	6123      	str	r3, [r4, #16]
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	6163      	str	r3, [r4, #20]
 800b8ec:	b003      	add	sp, #12
 800b8ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8f0:	ab01      	add	r3, sp, #4
 800b8f2:	466a      	mov	r2, sp
 800b8f4:	f7ff ffc8 	bl	800b888 <__swhatbuf_r>
 800b8f8:	9f00      	ldr	r7, [sp, #0]
 800b8fa:	4605      	mov	r5, r0
 800b8fc:	4639      	mov	r1, r7
 800b8fe:	4630      	mov	r0, r6
 800b900:	f7ff f892 	bl	800aa28 <_malloc_r>
 800b904:	b948      	cbnz	r0, 800b91a <__smakebuf_r+0x46>
 800b906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b90a:	059a      	lsls	r2, r3, #22
 800b90c:	d4ee      	bmi.n	800b8ec <__smakebuf_r+0x18>
 800b90e:	f023 0303 	bic.w	r3, r3, #3
 800b912:	f043 0302 	orr.w	r3, r3, #2
 800b916:	81a3      	strh	r3, [r4, #12]
 800b918:	e7e2      	b.n	800b8e0 <__smakebuf_r+0xc>
 800b91a:	89a3      	ldrh	r3, [r4, #12]
 800b91c:	6020      	str	r0, [r4, #0]
 800b91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b922:	81a3      	strh	r3, [r4, #12]
 800b924:	9b01      	ldr	r3, [sp, #4]
 800b926:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b92a:	b15b      	cbz	r3, 800b944 <__smakebuf_r+0x70>
 800b92c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b930:	4630      	mov	r0, r6
 800b932:	f000 f81d 	bl	800b970 <_isatty_r>
 800b936:	b128      	cbz	r0, 800b944 <__smakebuf_r+0x70>
 800b938:	89a3      	ldrh	r3, [r4, #12]
 800b93a:	f023 0303 	bic.w	r3, r3, #3
 800b93e:	f043 0301 	orr.w	r3, r3, #1
 800b942:	81a3      	strh	r3, [r4, #12]
 800b944:	89a3      	ldrh	r3, [r4, #12]
 800b946:	431d      	orrs	r5, r3
 800b948:	81a5      	strh	r5, [r4, #12]
 800b94a:	e7cf      	b.n	800b8ec <__smakebuf_r+0x18>

0800b94c <_fstat_r>:
 800b94c:	b538      	push	{r3, r4, r5, lr}
 800b94e:	4d07      	ldr	r5, [pc, #28]	@ (800b96c <_fstat_r+0x20>)
 800b950:	2300      	movs	r3, #0
 800b952:	4604      	mov	r4, r0
 800b954:	4608      	mov	r0, r1
 800b956:	4611      	mov	r1, r2
 800b958:	602b      	str	r3, [r5, #0]
 800b95a:	f7f6 f91f 	bl	8001b9c <_fstat>
 800b95e:	1c43      	adds	r3, r0, #1
 800b960:	d102      	bne.n	800b968 <_fstat_r+0x1c>
 800b962:	682b      	ldr	r3, [r5, #0]
 800b964:	b103      	cbz	r3, 800b968 <_fstat_r+0x1c>
 800b966:	6023      	str	r3, [r4, #0]
 800b968:	bd38      	pop	{r3, r4, r5, pc}
 800b96a:	bf00      	nop
 800b96c:	20000bf8 	.word	0x20000bf8

0800b970 <_isatty_r>:
 800b970:	b538      	push	{r3, r4, r5, lr}
 800b972:	4d06      	ldr	r5, [pc, #24]	@ (800b98c <_isatty_r+0x1c>)
 800b974:	2300      	movs	r3, #0
 800b976:	4604      	mov	r4, r0
 800b978:	4608      	mov	r0, r1
 800b97a:	602b      	str	r3, [r5, #0]
 800b97c:	f7f6 f91e 	bl	8001bbc <_isatty>
 800b980:	1c43      	adds	r3, r0, #1
 800b982:	d102      	bne.n	800b98a <_isatty_r+0x1a>
 800b984:	682b      	ldr	r3, [r5, #0]
 800b986:	b103      	cbz	r3, 800b98a <_isatty_r+0x1a>
 800b988:	6023      	str	r3, [r4, #0]
 800b98a:	bd38      	pop	{r3, r4, r5, pc}
 800b98c:	20000bf8 	.word	0x20000bf8

0800b990 <sin>:
 800b990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b992:	ec53 2b10 	vmov	r2, r3, d0
 800b996:	4826      	ldr	r0, [pc, #152]	@ (800ba30 <sin+0xa0>)
 800b998:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b99c:	4281      	cmp	r1, r0
 800b99e:	d807      	bhi.n	800b9b0 <sin+0x20>
 800b9a0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ba28 <sin+0x98>
 800b9a4:	2000      	movs	r0, #0
 800b9a6:	b005      	add	sp, #20
 800b9a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9ac:	f000 b90c 	b.w	800bbc8 <__kernel_sin>
 800b9b0:	4820      	ldr	r0, [pc, #128]	@ (800ba34 <sin+0xa4>)
 800b9b2:	4281      	cmp	r1, r0
 800b9b4:	d908      	bls.n	800b9c8 <sin+0x38>
 800b9b6:	4610      	mov	r0, r2
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	f7f4 fc5d 	bl	8000278 <__aeabi_dsub>
 800b9be:	ec41 0b10 	vmov	d0, r0, r1
 800b9c2:	b005      	add	sp, #20
 800b9c4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9c8:	4668      	mov	r0, sp
 800b9ca:	f000 f9b9 	bl	800bd40 <__ieee754_rem_pio2>
 800b9ce:	f000 0003 	and.w	r0, r0, #3
 800b9d2:	2801      	cmp	r0, #1
 800b9d4:	d00c      	beq.n	800b9f0 <sin+0x60>
 800b9d6:	2802      	cmp	r0, #2
 800b9d8:	d011      	beq.n	800b9fe <sin+0x6e>
 800b9da:	b9e8      	cbnz	r0, 800ba18 <sin+0x88>
 800b9dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b9e0:	ed9d 0b00 	vldr	d0, [sp]
 800b9e4:	2001      	movs	r0, #1
 800b9e6:	f000 f8ef 	bl	800bbc8 <__kernel_sin>
 800b9ea:	ec51 0b10 	vmov	r0, r1, d0
 800b9ee:	e7e6      	b.n	800b9be <sin+0x2e>
 800b9f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b9f4:	ed9d 0b00 	vldr	d0, [sp]
 800b9f8:	f000 f81e 	bl	800ba38 <__kernel_cos>
 800b9fc:	e7f5      	b.n	800b9ea <sin+0x5a>
 800b9fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba02:	ed9d 0b00 	vldr	d0, [sp]
 800ba06:	2001      	movs	r0, #1
 800ba08:	f000 f8de 	bl	800bbc8 <__kernel_sin>
 800ba0c:	ec53 2b10 	vmov	r2, r3, d0
 800ba10:	4610      	mov	r0, r2
 800ba12:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ba16:	e7d2      	b.n	800b9be <sin+0x2e>
 800ba18:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba1c:	ed9d 0b00 	vldr	d0, [sp]
 800ba20:	f000 f80a 	bl	800ba38 <__kernel_cos>
 800ba24:	e7f2      	b.n	800ba0c <sin+0x7c>
 800ba26:	bf00      	nop
	...
 800ba30:	3fe921fb 	.word	0x3fe921fb
 800ba34:	7fefffff 	.word	0x7fefffff

0800ba38 <__kernel_cos>:
 800ba38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba3c:	ec57 6b10 	vmov	r6, r7, d0
 800ba40:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ba44:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800ba48:	ed8d 1b00 	vstr	d1, [sp]
 800ba4c:	d206      	bcs.n	800ba5c <__kernel_cos+0x24>
 800ba4e:	4630      	mov	r0, r6
 800ba50:	4639      	mov	r1, r7
 800ba52:	f7f5 f863 	bl	8000b1c <__aeabi_d2iz>
 800ba56:	2800      	cmp	r0, #0
 800ba58:	f000 8088 	beq.w	800bb6c <__kernel_cos+0x134>
 800ba5c:	4632      	mov	r2, r6
 800ba5e:	463b      	mov	r3, r7
 800ba60:	4630      	mov	r0, r6
 800ba62:	4639      	mov	r1, r7
 800ba64:	f7f4 fdc0 	bl	80005e8 <__aeabi_dmul>
 800ba68:	4b51      	ldr	r3, [pc, #324]	@ (800bbb0 <__kernel_cos+0x178>)
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	4604      	mov	r4, r0
 800ba6e:	460d      	mov	r5, r1
 800ba70:	f7f4 fdba 	bl	80005e8 <__aeabi_dmul>
 800ba74:	a340      	add	r3, pc, #256	@ (adr r3, 800bb78 <__kernel_cos+0x140>)
 800ba76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7a:	4682      	mov	sl, r0
 800ba7c:	468b      	mov	fp, r1
 800ba7e:	4620      	mov	r0, r4
 800ba80:	4629      	mov	r1, r5
 800ba82:	f7f4 fdb1 	bl	80005e8 <__aeabi_dmul>
 800ba86:	a33e      	add	r3, pc, #248	@ (adr r3, 800bb80 <__kernel_cos+0x148>)
 800ba88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8c:	f7f4 fbf6 	bl	800027c <__adddf3>
 800ba90:	4622      	mov	r2, r4
 800ba92:	462b      	mov	r3, r5
 800ba94:	f7f4 fda8 	bl	80005e8 <__aeabi_dmul>
 800ba98:	a33b      	add	r3, pc, #236	@ (adr r3, 800bb88 <__kernel_cos+0x150>)
 800ba9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9e:	f7f4 fbeb 	bl	8000278 <__aeabi_dsub>
 800baa2:	4622      	mov	r2, r4
 800baa4:	462b      	mov	r3, r5
 800baa6:	f7f4 fd9f 	bl	80005e8 <__aeabi_dmul>
 800baaa:	a339      	add	r3, pc, #228	@ (adr r3, 800bb90 <__kernel_cos+0x158>)
 800baac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab0:	f7f4 fbe4 	bl	800027c <__adddf3>
 800bab4:	4622      	mov	r2, r4
 800bab6:	462b      	mov	r3, r5
 800bab8:	f7f4 fd96 	bl	80005e8 <__aeabi_dmul>
 800babc:	a336      	add	r3, pc, #216	@ (adr r3, 800bb98 <__kernel_cos+0x160>)
 800babe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac2:	f7f4 fbd9 	bl	8000278 <__aeabi_dsub>
 800bac6:	4622      	mov	r2, r4
 800bac8:	462b      	mov	r3, r5
 800baca:	f7f4 fd8d 	bl	80005e8 <__aeabi_dmul>
 800bace:	a334      	add	r3, pc, #208	@ (adr r3, 800bba0 <__kernel_cos+0x168>)
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	f7f4 fbd2 	bl	800027c <__adddf3>
 800bad8:	4622      	mov	r2, r4
 800bada:	462b      	mov	r3, r5
 800badc:	f7f4 fd84 	bl	80005e8 <__aeabi_dmul>
 800bae0:	4622      	mov	r2, r4
 800bae2:	462b      	mov	r3, r5
 800bae4:	f7f4 fd80 	bl	80005e8 <__aeabi_dmul>
 800bae8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800baec:	4604      	mov	r4, r0
 800baee:	460d      	mov	r5, r1
 800baf0:	4630      	mov	r0, r6
 800baf2:	4639      	mov	r1, r7
 800baf4:	f7f4 fd78 	bl	80005e8 <__aeabi_dmul>
 800baf8:	460b      	mov	r3, r1
 800bafa:	4602      	mov	r2, r0
 800bafc:	4629      	mov	r1, r5
 800bafe:	4620      	mov	r0, r4
 800bb00:	f7f4 fbba 	bl	8000278 <__aeabi_dsub>
 800bb04:	4b2b      	ldr	r3, [pc, #172]	@ (800bbb4 <__kernel_cos+0x17c>)
 800bb06:	4598      	cmp	r8, r3
 800bb08:	4606      	mov	r6, r0
 800bb0a:	460f      	mov	r7, r1
 800bb0c:	d810      	bhi.n	800bb30 <__kernel_cos+0xf8>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	460b      	mov	r3, r1
 800bb12:	4650      	mov	r0, sl
 800bb14:	4659      	mov	r1, fp
 800bb16:	f7f4 fbaf 	bl	8000278 <__aeabi_dsub>
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4926      	ldr	r1, [pc, #152]	@ (800bbb8 <__kernel_cos+0x180>)
 800bb1e:	4602      	mov	r2, r0
 800bb20:	2000      	movs	r0, #0
 800bb22:	f7f4 fba9 	bl	8000278 <__aeabi_dsub>
 800bb26:	ec41 0b10 	vmov	d0, r0, r1
 800bb2a:	b003      	add	sp, #12
 800bb2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb30:	4b22      	ldr	r3, [pc, #136]	@ (800bbbc <__kernel_cos+0x184>)
 800bb32:	4921      	ldr	r1, [pc, #132]	@ (800bbb8 <__kernel_cos+0x180>)
 800bb34:	4598      	cmp	r8, r3
 800bb36:	bf8c      	ite	hi
 800bb38:	4d21      	ldrhi	r5, [pc, #132]	@ (800bbc0 <__kernel_cos+0x188>)
 800bb3a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800bb3e:	2400      	movs	r4, #0
 800bb40:	4622      	mov	r2, r4
 800bb42:	462b      	mov	r3, r5
 800bb44:	2000      	movs	r0, #0
 800bb46:	f7f4 fb97 	bl	8000278 <__aeabi_dsub>
 800bb4a:	4622      	mov	r2, r4
 800bb4c:	4680      	mov	r8, r0
 800bb4e:	4689      	mov	r9, r1
 800bb50:	462b      	mov	r3, r5
 800bb52:	4650      	mov	r0, sl
 800bb54:	4659      	mov	r1, fp
 800bb56:	f7f4 fb8f 	bl	8000278 <__aeabi_dsub>
 800bb5a:	4632      	mov	r2, r6
 800bb5c:	463b      	mov	r3, r7
 800bb5e:	f7f4 fb8b 	bl	8000278 <__aeabi_dsub>
 800bb62:	4602      	mov	r2, r0
 800bb64:	460b      	mov	r3, r1
 800bb66:	4640      	mov	r0, r8
 800bb68:	4649      	mov	r1, r9
 800bb6a:	e7da      	b.n	800bb22 <__kernel_cos+0xea>
 800bb6c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800bba8 <__kernel_cos+0x170>
 800bb70:	e7db      	b.n	800bb2a <__kernel_cos+0xf2>
 800bb72:	bf00      	nop
 800bb74:	f3af 8000 	nop.w
 800bb78:	be8838d4 	.word	0xbe8838d4
 800bb7c:	bda8fae9 	.word	0xbda8fae9
 800bb80:	bdb4b1c4 	.word	0xbdb4b1c4
 800bb84:	3e21ee9e 	.word	0x3e21ee9e
 800bb88:	809c52ad 	.word	0x809c52ad
 800bb8c:	3e927e4f 	.word	0x3e927e4f
 800bb90:	19cb1590 	.word	0x19cb1590
 800bb94:	3efa01a0 	.word	0x3efa01a0
 800bb98:	16c15177 	.word	0x16c15177
 800bb9c:	3f56c16c 	.word	0x3f56c16c
 800bba0:	5555554c 	.word	0x5555554c
 800bba4:	3fa55555 	.word	0x3fa55555
 800bba8:	00000000 	.word	0x00000000
 800bbac:	3ff00000 	.word	0x3ff00000
 800bbb0:	3fe00000 	.word	0x3fe00000
 800bbb4:	3fd33332 	.word	0x3fd33332
 800bbb8:	3ff00000 	.word	0x3ff00000
 800bbbc:	3fe90000 	.word	0x3fe90000
 800bbc0:	3fd20000 	.word	0x3fd20000
 800bbc4:	00000000 	.word	0x00000000

0800bbc8 <__kernel_sin>:
 800bbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbcc:	ec55 4b10 	vmov	r4, r5, d0
 800bbd0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bbd4:	b085      	sub	sp, #20
 800bbd6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bbda:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bbde:	4680      	mov	r8, r0
 800bbe0:	d205      	bcs.n	800bbee <__kernel_sin+0x26>
 800bbe2:	4620      	mov	r0, r4
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	f7f4 ff99 	bl	8000b1c <__aeabi_d2iz>
 800bbea:	2800      	cmp	r0, #0
 800bbec:	d052      	beq.n	800bc94 <__kernel_sin+0xcc>
 800bbee:	4622      	mov	r2, r4
 800bbf0:	462b      	mov	r3, r5
 800bbf2:	4620      	mov	r0, r4
 800bbf4:	4629      	mov	r1, r5
 800bbf6:	f7f4 fcf7 	bl	80005e8 <__aeabi_dmul>
 800bbfa:	4682      	mov	sl, r0
 800bbfc:	468b      	mov	fp, r1
 800bbfe:	4602      	mov	r2, r0
 800bc00:	460b      	mov	r3, r1
 800bc02:	4620      	mov	r0, r4
 800bc04:	4629      	mov	r1, r5
 800bc06:	f7f4 fcef 	bl	80005e8 <__aeabi_dmul>
 800bc0a:	a342      	add	r3, pc, #264	@ (adr r3, 800bd14 <__kernel_sin+0x14c>)
 800bc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc10:	e9cd 0100 	strd	r0, r1, [sp]
 800bc14:	4650      	mov	r0, sl
 800bc16:	4659      	mov	r1, fp
 800bc18:	f7f4 fce6 	bl	80005e8 <__aeabi_dmul>
 800bc1c:	a33f      	add	r3, pc, #252	@ (adr r3, 800bd1c <__kernel_sin+0x154>)
 800bc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc22:	f7f4 fb29 	bl	8000278 <__aeabi_dsub>
 800bc26:	4652      	mov	r2, sl
 800bc28:	465b      	mov	r3, fp
 800bc2a:	f7f4 fcdd 	bl	80005e8 <__aeabi_dmul>
 800bc2e:	a33d      	add	r3, pc, #244	@ (adr r3, 800bd24 <__kernel_sin+0x15c>)
 800bc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc34:	f7f4 fb22 	bl	800027c <__adddf3>
 800bc38:	4652      	mov	r2, sl
 800bc3a:	465b      	mov	r3, fp
 800bc3c:	f7f4 fcd4 	bl	80005e8 <__aeabi_dmul>
 800bc40:	a33a      	add	r3, pc, #232	@ (adr r3, 800bd2c <__kernel_sin+0x164>)
 800bc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc46:	f7f4 fb17 	bl	8000278 <__aeabi_dsub>
 800bc4a:	4652      	mov	r2, sl
 800bc4c:	465b      	mov	r3, fp
 800bc4e:	f7f4 fccb 	bl	80005e8 <__aeabi_dmul>
 800bc52:	a338      	add	r3, pc, #224	@ (adr r3, 800bd34 <__kernel_sin+0x16c>)
 800bc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc58:	f7f4 fb10 	bl	800027c <__adddf3>
 800bc5c:	4606      	mov	r6, r0
 800bc5e:	460f      	mov	r7, r1
 800bc60:	f1b8 0f00 	cmp.w	r8, #0
 800bc64:	d11b      	bne.n	800bc9e <__kernel_sin+0xd6>
 800bc66:	4602      	mov	r2, r0
 800bc68:	460b      	mov	r3, r1
 800bc6a:	4650      	mov	r0, sl
 800bc6c:	4659      	mov	r1, fp
 800bc6e:	f7f4 fcbb 	bl	80005e8 <__aeabi_dmul>
 800bc72:	a325      	add	r3, pc, #148	@ (adr r3, 800bd08 <__kernel_sin+0x140>)
 800bc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc78:	f7f4 fafe 	bl	8000278 <__aeabi_dsub>
 800bc7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc80:	f7f4 fcb2 	bl	80005e8 <__aeabi_dmul>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	4620      	mov	r0, r4
 800bc8a:	4629      	mov	r1, r5
 800bc8c:	f7f4 faf6 	bl	800027c <__adddf3>
 800bc90:	4604      	mov	r4, r0
 800bc92:	460d      	mov	r5, r1
 800bc94:	ec45 4b10 	vmov	d0, r4, r5
 800bc98:	b005      	add	sp, #20
 800bc9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bca2:	4b1b      	ldr	r3, [pc, #108]	@ (800bd10 <__kernel_sin+0x148>)
 800bca4:	2200      	movs	r2, #0
 800bca6:	f7f4 fc9f 	bl	80005e8 <__aeabi_dmul>
 800bcaa:	4632      	mov	r2, r6
 800bcac:	4680      	mov	r8, r0
 800bcae:	4689      	mov	r9, r1
 800bcb0:	463b      	mov	r3, r7
 800bcb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcb6:	f7f4 fc97 	bl	80005e8 <__aeabi_dmul>
 800bcba:	4602      	mov	r2, r0
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	4640      	mov	r0, r8
 800bcc0:	4649      	mov	r1, r9
 800bcc2:	f7f4 fad9 	bl	8000278 <__aeabi_dsub>
 800bcc6:	4652      	mov	r2, sl
 800bcc8:	465b      	mov	r3, fp
 800bcca:	f7f4 fc8d 	bl	80005e8 <__aeabi_dmul>
 800bcce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcd2:	f7f4 fad1 	bl	8000278 <__aeabi_dsub>
 800bcd6:	a30c      	add	r3, pc, #48	@ (adr r3, 800bd08 <__kernel_sin+0x140>)
 800bcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcdc:	4606      	mov	r6, r0
 800bcde:	460f      	mov	r7, r1
 800bce0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bce4:	f7f4 fc80 	bl	80005e8 <__aeabi_dmul>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	4630      	mov	r0, r6
 800bcee:	4639      	mov	r1, r7
 800bcf0:	f7f4 fac4 	bl	800027c <__adddf3>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	4629      	mov	r1, r5
 800bcfc:	f7f4 fabc 	bl	8000278 <__aeabi_dsub>
 800bd00:	e7c6      	b.n	800bc90 <__kernel_sin+0xc8>
 800bd02:	bf00      	nop
 800bd04:	f3af 8000 	nop.w
 800bd08:	55555549 	.word	0x55555549
 800bd0c:	3fc55555 	.word	0x3fc55555
 800bd10:	3fe00000 	.word	0x3fe00000
 800bd14:	5acfd57c 	.word	0x5acfd57c
 800bd18:	3de5d93a 	.word	0x3de5d93a
 800bd1c:	8a2b9ceb 	.word	0x8a2b9ceb
 800bd20:	3e5ae5e6 	.word	0x3e5ae5e6
 800bd24:	57b1fe7d 	.word	0x57b1fe7d
 800bd28:	3ec71de3 	.word	0x3ec71de3
 800bd2c:	19c161d5 	.word	0x19c161d5
 800bd30:	3f2a01a0 	.word	0x3f2a01a0
 800bd34:	1110f8a6 	.word	0x1110f8a6
 800bd38:	3f811111 	.word	0x3f811111
 800bd3c:	00000000 	.word	0x00000000

0800bd40 <__ieee754_rem_pio2>:
 800bd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd44:	ec57 6b10 	vmov	r6, r7, d0
 800bd48:	4bc5      	ldr	r3, [pc, #788]	@ (800c060 <__ieee754_rem_pio2+0x320>)
 800bd4a:	b08d      	sub	sp, #52	@ 0x34
 800bd4c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bd50:	4598      	cmp	r8, r3
 800bd52:	4604      	mov	r4, r0
 800bd54:	9704      	str	r7, [sp, #16]
 800bd56:	d807      	bhi.n	800bd68 <__ieee754_rem_pio2+0x28>
 800bd58:	2200      	movs	r2, #0
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	ed80 0b00 	vstr	d0, [r0]
 800bd60:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bd64:	2500      	movs	r5, #0
 800bd66:	e028      	b.n	800bdba <__ieee754_rem_pio2+0x7a>
 800bd68:	4bbe      	ldr	r3, [pc, #760]	@ (800c064 <__ieee754_rem_pio2+0x324>)
 800bd6a:	4598      	cmp	r8, r3
 800bd6c:	d878      	bhi.n	800be60 <__ieee754_rem_pio2+0x120>
 800bd6e:	9b04      	ldr	r3, [sp, #16]
 800bd70:	4dbd      	ldr	r5, [pc, #756]	@ (800c068 <__ieee754_rem_pio2+0x328>)
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	4630      	mov	r0, r6
 800bd76:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c028 <__ieee754_rem_pio2+0x2e8>)
 800bd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7c:	4639      	mov	r1, r7
 800bd7e:	dd38      	ble.n	800bdf2 <__ieee754_rem_pio2+0xb2>
 800bd80:	f7f4 fa7a 	bl	8000278 <__aeabi_dsub>
 800bd84:	45a8      	cmp	r8, r5
 800bd86:	4606      	mov	r6, r0
 800bd88:	460f      	mov	r7, r1
 800bd8a:	d01a      	beq.n	800bdc2 <__ieee754_rem_pio2+0x82>
 800bd8c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c030 <__ieee754_rem_pio2+0x2f0>)
 800bd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd92:	f7f4 fa71 	bl	8000278 <__aeabi_dsub>
 800bd96:	4602      	mov	r2, r0
 800bd98:	460b      	mov	r3, r1
 800bd9a:	4680      	mov	r8, r0
 800bd9c:	4689      	mov	r9, r1
 800bd9e:	4630      	mov	r0, r6
 800bda0:	4639      	mov	r1, r7
 800bda2:	f7f4 fa69 	bl	8000278 <__aeabi_dsub>
 800bda6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c030 <__ieee754_rem_pio2+0x2f0>)
 800bda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdac:	f7f4 fa64 	bl	8000278 <__aeabi_dsub>
 800bdb0:	e9c4 8900 	strd	r8, r9, [r4]
 800bdb4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bdb8:	2501      	movs	r5, #1
 800bdba:	4628      	mov	r0, r5
 800bdbc:	b00d      	add	sp, #52	@ 0x34
 800bdbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc2:	a39d      	add	r3, pc, #628	@ (adr r3, 800c038 <__ieee754_rem_pio2+0x2f8>)
 800bdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc8:	f7f4 fa56 	bl	8000278 <__aeabi_dsub>
 800bdcc:	a39c      	add	r3, pc, #624	@ (adr r3, 800c040 <__ieee754_rem_pio2+0x300>)
 800bdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd2:	4606      	mov	r6, r0
 800bdd4:	460f      	mov	r7, r1
 800bdd6:	f7f4 fa4f 	bl	8000278 <__aeabi_dsub>
 800bdda:	4602      	mov	r2, r0
 800bddc:	460b      	mov	r3, r1
 800bdde:	4680      	mov	r8, r0
 800bde0:	4689      	mov	r9, r1
 800bde2:	4630      	mov	r0, r6
 800bde4:	4639      	mov	r1, r7
 800bde6:	f7f4 fa47 	bl	8000278 <__aeabi_dsub>
 800bdea:	a395      	add	r3, pc, #596	@ (adr r3, 800c040 <__ieee754_rem_pio2+0x300>)
 800bdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf0:	e7dc      	b.n	800bdac <__ieee754_rem_pio2+0x6c>
 800bdf2:	f7f4 fa43 	bl	800027c <__adddf3>
 800bdf6:	45a8      	cmp	r8, r5
 800bdf8:	4606      	mov	r6, r0
 800bdfa:	460f      	mov	r7, r1
 800bdfc:	d018      	beq.n	800be30 <__ieee754_rem_pio2+0xf0>
 800bdfe:	a38c      	add	r3, pc, #560	@ (adr r3, 800c030 <__ieee754_rem_pio2+0x2f0>)
 800be00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be04:	f7f4 fa3a 	bl	800027c <__adddf3>
 800be08:	4602      	mov	r2, r0
 800be0a:	460b      	mov	r3, r1
 800be0c:	4680      	mov	r8, r0
 800be0e:	4689      	mov	r9, r1
 800be10:	4630      	mov	r0, r6
 800be12:	4639      	mov	r1, r7
 800be14:	f7f4 fa30 	bl	8000278 <__aeabi_dsub>
 800be18:	a385      	add	r3, pc, #532	@ (adr r3, 800c030 <__ieee754_rem_pio2+0x2f0>)
 800be1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1e:	f7f4 fa2d 	bl	800027c <__adddf3>
 800be22:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800be26:	e9c4 8900 	strd	r8, r9, [r4]
 800be2a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be2e:	e7c4      	b.n	800bdba <__ieee754_rem_pio2+0x7a>
 800be30:	a381      	add	r3, pc, #516	@ (adr r3, 800c038 <__ieee754_rem_pio2+0x2f8>)
 800be32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be36:	f7f4 fa21 	bl	800027c <__adddf3>
 800be3a:	a381      	add	r3, pc, #516	@ (adr r3, 800c040 <__ieee754_rem_pio2+0x300>)
 800be3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be40:	4606      	mov	r6, r0
 800be42:	460f      	mov	r7, r1
 800be44:	f7f4 fa1a 	bl	800027c <__adddf3>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4680      	mov	r8, r0
 800be4e:	4689      	mov	r9, r1
 800be50:	4630      	mov	r0, r6
 800be52:	4639      	mov	r1, r7
 800be54:	f7f4 fa10 	bl	8000278 <__aeabi_dsub>
 800be58:	a379      	add	r3, pc, #484	@ (adr r3, 800c040 <__ieee754_rem_pio2+0x300>)
 800be5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5e:	e7de      	b.n	800be1e <__ieee754_rem_pio2+0xde>
 800be60:	4b82      	ldr	r3, [pc, #520]	@ (800c06c <__ieee754_rem_pio2+0x32c>)
 800be62:	4598      	cmp	r8, r3
 800be64:	f200 80d1 	bhi.w	800c00a <__ieee754_rem_pio2+0x2ca>
 800be68:	f000 f966 	bl	800c138 <fabs>
 800be6c:	ec57 6b10 	vmov	r6, r7, d0
 800be70:	a375      	add	r3, pc, #468	@ (adr r3, 800c048 <__ieee754_rem_pio2+0x308>)
 800be72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be76:	4630      	mov	r0, r6
 800be78:	4639      	mov	r1, r7
 800be7a:	f7f4 fbb5 	bl	80005e8 <__aeabi_dmul>
 800be7e:	4b7c      	ldr	r3, [pc, #496]	@ (800c070 <__ieee754_rem_pio2+0x330>)
 800be80:	2200      	movs	r2, #0
 800be82:	f7f4 f9fb 	bl	800027c <__adddf3>
 800be86:	f7f4 fe49 	bl	8000b1c <__aeabi_d2iz>
 800be8a:	4605      	mov	r5, r0
 800be8c:	f7f4 fb42 	bl	8000514 <__aeabi_i2d>
 800be90:	4602      	mov	r2, r0
 800be92:	460b      	mov	r3, r1
 800be94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800be98:	a363      	add	r3, pc, #396	@ (adr r3, 800c028 <__ieee754_rem_pio2+0x2e8>)
 800be9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be9e:	f7f4 fba3 	bl	80005e8 <__aeabi_dmul>
 800bea2:	4602      	mov	r2, r0
 800bea4:	460b      	mov	r3, r1
 800bea6:	4630      	mov	r0, r6
 800bea8:	4639      	mov	r1, r7
 800beaa:	f7f4 f9e5 	bl	8000278 <__aeabi_dsub>
 800beae:	a360      	add	r3, pc, #384	@ (adr r3, 800c030 <__ieee754_rem_pio2+0x2f0>)
 800beb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb4:	4682      	mov	sl, r0
 800beb6:	468b      	mov	fp, r1
 800beb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bebc:	f7f4 fb94 	bl	80005e8 <__aeabi_dmul>
 800bec0:	2d1f      	cmp	r5, #31
 800bec2:	4606      	mov	r6, r0
 800bec4:	460f      	mov	r7, r1
 800bec6:	dc0c      	bgt.n	800bee2 <__ieee754_rem_pio2+0x1a2>
 800bec8:	4b6a      	ldr	r3, [pc, #424]	@ (800c074 <__ieee754_rem_pio2+0x334>)
 800beca:	1e6a      	subs	r2, r5, #1
 800becc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bed0:	4543      	cmp	r3, r8
 800bed2:	d006      	beq.n	800bee2 <__ieee754_rem_pio2+0x1a2>
 800bed4:	4632      	mov	r2, r6
 800bed6:	463b      	mov	r3, r7
 800bed8:	4650      	mov	r0, sl
 800beda:	4659      	mov	r1, fp
 800bedc:	f7f4 f9cc 	bl	8000278 <__aeabi_dsub>
 800bee0:	e00e      	b.n	800bf00 <__ieee754_rem_pio2+0x1c0>
 800bee2:	463b      	mov	r3, r7
 800bee4:	4632      	mov	r2, r6
 800bee6:	4650      	mov	r0, sl
 800bee8:	4659      	mov	r1, fp
 800beea:	f7f4 f9c5 	bl	8000278 <__aeabi_dsub>
 800beee:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bef2:	9305      	str	r3, [sp, #20]
 800bef4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bef8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800befc:	2b10      	cmp	r3, #16
 800befe:	dc02      	bgt.n	800bf06 <__ieee754_rem_pio2+0x1c6>
 800bf00:	e9c4 0100 	strd	r0, r1, [r4]
 800bf04:	e039      	b.n	800bf7a <__ieee754_rem_pio2+0x23a>
 800bf06:	a34c      	add	r3, pc, #304	@ (adr r3, 800c038 <__ieee754_rem_pio2+0x2f8>)
 800bf08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf10:	f7f4 fb6a 	bl	80005e8 <__aeabi_dmul>
 800bf14:	4606      	mov	r6, r0
 800bf16:	460f      	mov	r7, r1
 800bf18:	4602      	mov	r2, r0
 800bf1a:	460b      	mov	r3, r1
 800bf1c:	4650      	mov	r0, sl
 800bf1e:	4659      	mov	r1, fp
 800bf20:	f7f4 f9aa 	bl	8000278 <__aeabi_dsub>
 800bf24:	4602      	mov	r2, r0
 800bf26:	460b      	mov	r3, r1
 800bf28:	4680      	mov	r8, r0
 800bf2a:	4689      	mov	r9, r1
 800bf2c:	4650      	mov	r0, sl
 800bf2e:	4659      	mov	r1, fp
 800bf30:	f7f4 f9a2 	bl	8000278 <__aeabi_dsub>
 800bf34:	4632      	mov	r2, r6
 800bf36:	463b      	mov	r3, r7
 800bf38:	f7f4 f99e 	bl	8000278 <__aeabi_dsub>
 800bf3c:	a340      	add	r3, pc, #256	@ (adr r3, 800c040 <__ieee754_rem_pio2+0x300>)
 800bf3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf42:	4606      	mov	r6, r0
 800bf44:	460f      	mov	r7, r1
 800bf46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf4a:	f7f4 fb4d 	bl	80005e8 <__aeabi_dmul>
 800bf4e:	4632      	mov	r2, r6
 800bf50:	463b      	mov	r3, r7
 800bf52:	f7f4 f991 	bl	8000278 <__aeabi_dsub>
 800bf56:	4602      	mov	r2, r0
 800bf58:	460b      	mov	r3, r1
 800bf5a:	4606      	mov	r6, r0
 800bf5c:	460f      	mov	r7, r1
 800bf5e:	4640      	mov	r0, r8
 800bf60:	4649      	mov	r1, r9
 800bf62:	f7f4 f989 	bl	8000278 <__aeabi_dsub>
 800bf66:	9a05      	ldr	r2, [sp, #20]
 800bf68:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf6c:	1ad3      	subs	r3, r2, r3
 800bf6e:	2b31      	cmp	r3, #49	@ 0x31
 800bf70:	dc20      	bgt.n	800bfb4 <__ieee754_rem_pio2+0x274>
 800bf72:	e9c4 0100 	strd	r0, r1, [r4]
 800bf76:	46c2      	mov	sl, r8
 800bf78:	46cb      	mov	fp, r9
 800bf7a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bf7e:	4650      	mov	r0, sl
 800bf80:	4642      	mov	r2, r8
 800bf82:	464b      	mov	r3, r9
 800bf84:	4659      	mov	r1, fp
 800bf86:	f7f4 f977 	bl	8000278 <__aeabi_dsub>
 800bf8a:	463b      	mov	r3, r7
 800bf8c:	4632      	mov	r2, r6
 800bf8e:	f7f4 f973 	bl	8000278 <__aeabi_dsub>
 800bf92:	9b04      	ldr	r3, [sp, #16]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf9a:	f6bf af0e 	bge.w	800bdba <__ieee754_rem_pio2+0x7a>
 800bf9e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800bfa2:	6063      	str	r3, [r4, #4]
 800bfa4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bfa8:	f8c4 8000 	str.w	r8, [r4]
 800bfac:	60a0      	str	r0, [r4, #8]
 800bfae:	60e3      	str	r3, [r4, #12]
 800bfb0:	426d      	negs	r5, r5
 800bfb2:	e702      	b.n	800bdba <__ieee754_rem_pio2+0x7a>
 800bfb4:	a326      	add	r3, pc, #152	@ (adr r3, 800c050 <__ieee754_rem_pio2+0x310>)
 800bfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfbe:	f7f4 fb13 	bl	80005e8 <__aeabi_dmul>
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	460f      	mov	r7, r1
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	460b      	mov	r3, r1
 800bfca:	4640      	mov	r0, r8
 800bfcc:	4649      	mov	r1, r9
 800bfce:	f7f4 f953 	bl	8000278 <__aeabi_dsub>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	4682      	mov	sl, r0
 800bfd8:	468b      	mov	fp, r1
 800bfda:	4640      	mov	r0, r8
 800bfdc:	4649      	mov	r1, r9
 800bfde:	f7f4 f94b 	bl	8000278 <__aeabi_dsub>
 800bfe2:	4632      	mov	r2, r6
 800bfe4:	463b      	mov	r3, r7
 800bfe6:	f7f4 f947 	bl	8000278 <__aeabi_dsub>
 800bfea:	a31b      	add	r3, pc, #108	@ (adr r3, 800c058 <__ieee754_rem_pio2+0x318>)
 800bfec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff0:	4606      	mov	r6, r0
 800bff2:	460f      	mov	r7, r1
 800bff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bff8:	f7f4 faf6 	bl	80005e8 <__aeabi_dmul>
 800bffc:	4632      	mov	r2, r6
 800bffe:	463b      	mov	r3, r7
 800c000:	f7f4 f93a 	bl	8000278 <__aeabi_dsub>
 800c004:	4606      	mov	r6, r0
 800c006:	460f      	mov	r7, r1
 800c008:	e764      	b.n	800bed4 <__ieee754_rem_pio2+0x194>
 800c00a:	4b1b      	ldr	r3, [pc, #108]	@ (800c078 <__ieee754_rem_pio2+0x338>)
 800c00c:	4598      	cmp	r8, r3
 800c00e:	d935      	bls.n	800c07c <__ieee754_rem_pio2+0x33c>
 800c010:	4632      	mov	r2, r6
 800c012:	463b      	mov	r3, r7
 800c014:	4630      	mov	r0, r6
 800c016:	4639      	mov	r1, r7
 800c018:	f7f4 f92e 	bl	8000278 <__aeabi_dsub>
 800c01c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c020:	e9c4 0100 	strd	r0, r1, [r4]
 800c024:	e69e      	b.n	800bd64 <__ieee754_rem_pio2+0x24>
 800c026:	bf00      	nop
 800c028:	54400000 	.word	0x54400000
 800c02c:	3ff921fb 	.word	0x3ff921fb
 800c030:	1a626331 	.word	0x1a626331
 800c034:	3dd0b461 	.word	0x3dd0b461
 800c038:	1a600000 	.word	0x1a600000
 800c03c:	3dd0b461 	.word	0x3dd0b461
 800c040:	2e037073 	.word	0x2e037073
 800c044:	3ba3198a 	.word	0x3ba3198a
 800c048:	6dc9c883 	.word	0x6dc9c883
 800c04c:	3fe45f30 	.word	0x3fe45f30
 800c050:	2e000000 	.word	0x2e000000
 800c054:	3ba3198a 	.word	0x3ba3198a
 800c058:	252049c1 	.word	0x252049c1
 800c05c:	397b839a 	.word	0x397b839a
 800c060:	3fe921fb 	.word	0x3fe921fb
 800c064:	4002d97b 	.word	0x4002d97b
 800c068:	3ff921fb 	.word	0x3ff921fb
 800c06c:	413921fb 	.word	0x413921fb
 800c070:	3fe00000 	.word	0x3fe00000
 800c074:	0800cb04 	.word	0x0800cb04
 800c078:	7fefffff 	.word	0x7fefffff
 800c07c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c080:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c084:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c088:	4630      	mov	r0, r6
 800c08a:	460f      	mov	r7, r1
 800c08c:	f7f4 fd46 	bl	8000b1c <__aeabi_d2iz>
 800c090:	f7f4 fa40 	bl	8000514 <__aeabi_i2d>
 800c094:	4602      	mov	r2, r0
 800c096:	460b      	mov	r3, r1
 800c098:	4630      	mov	r0, r6
 800c09a:	4639      	mov	r1, r7
 800c09c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c0a0:	f7f4 f8ea 	bl	8000278 <__aeabi_dsub>
 800c0a4:	4b22      	ldr	r3, [pc, #136]	@ (800c130 <__ieee754_rem_pio2+0x3f0>)
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	f7f4 fa9e 	bl	80005e8 <__aeabi_dmul>
 800c0ac:	460f      	mov	r7, r1
 800c0ae:	4606      	mov	r6, r0
 800c0b0:	f7f4 fd34 	bl	8000b1c <__aeabi_d2iz>
 800c0b4:	f7f4 fa2e 	bl	8000514 <__aeabi_i2d>
 800c0b8:	4602      	mov	r2, r0
 800c0ba:	460b      	mov	r3, r1
 800c0bc:	4630      	mov	r0, r6
 800c0be:	4639      	mov	r1, r7
 800c0c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c0c4:	f7f4 f8d8 	bl	8000278 <__aeabi_dsub>
 800c0c8:	4b19      	ldr	r3, [pc, #100]	@ (800c130 <__ieee754_rem_pio2+0x3f0>)
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	f7f4 fa8c 	bl	80005e8 <__aeabi_dmul>
 800c0d0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c0d4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c0d8:	f04f 0803 	mov.w	r8, #3
 800c0dc:	2600      	movs	r6, #0
 800c0de:	2700      	movs	r7, #0
 800c0e0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c0e4:	4632      	mov	r2, r6
 800c0e6:	463b      	mov	r3, r7
 800c0e8:	46c2      	mov	sl, r8
 800c0ea:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c0ee:	f7f4 fce3 	bl	8000ab8 <__aeabi_dcmpeq>
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d1f4      	bne.n	800c0e0 <__ieee754_rem_pio2+0x3a0>
 800c0f6:	4b0f      	ldr	r3, [pc, #60]	@ (800c134 <__ieee754_rem_pio2+0x3f4>)
 800c0f8:	9301      	str	r3, [sp, #4]
 800c0fa:	2302      	movs	r3, #2
 800c0fc:	9300      	str	r3, [sp, #0]
 800c0fe:	462a      	mov	r2, r5
 800c100:	4653      	mov	r3, sl
 800c102:	4621      	mov	r1, r4
 800c104:	a806      	add	r0, sp, #24
 800c106:	f000 f81f 	bl	800c148 <__kernel_rem_pio2>
 800c10a:	9b04      	ldr	r3, [sp, #16]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	4605      	mov	r5, r0
 800c110:	f6bf ae53 	bge.w	800bdba <__ieee754_rem_pio2+0x7a>
 800c114:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c118:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c11c:	e9c4 2300 	strd	r2, r3, [r4]
 800c120:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c124:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c128:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c12c:	e740      	b.n	800bfb0 <__ieee754_rem_pio2+0x270>
 800c12e:	bf00      	nop
 800c130:	41700000 	.word	0x41700000
 800c134:	0800cb84 	.word	0x0800cb84

0800c138 <fabs>:
 800c138:	ec51 0b10 	vmov	r0, r1, d0
 800c13c:	4602      	mov	r2, r0
 800c13e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c142:	ec43 2b10 	vmov	d0, r2, r3
 800c146:	4770      	bx	lr

0800c148 <__kernel_rem_pio2>:
 800c148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14c:	ed2d 8b02 	vpush	{d8}
 800c150:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c154:	f112 0f14 	cmn.w	r2, #20
 800c158:	9306      	str	r3, [sp, #24]
 800c15a:	9104      	str	r1, [sp, #16]
 800c15c:	4bbe      	ldr	r3, [pc, #760]	@ (800c458 <__kernel_rem_pio2+0x310>)
 800c15e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c160:	9008      	str	r0, [sp, #32]
 800c162:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c166:	9300      	str	r3, [sp, #0]
 800c168:	9b06      	ldr	r3, [sp, #24]
 800c16a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c16e:	bfa8      	it	ge
 800c170:	1ed4      	subge	r4, r2, #3
 800c172:	9305      	str	r3, [sp, #20]
 800c174:	bfb2      	itee	lt
 800c176:	2400      	movlt	r4, #0
 800c178:	2318      	movge	r3, #24
 800c17a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c17e:	f06f 0317 	mvn.w	r3, #23
 800c182:	fb04 3303 	mla	r3, r4, r3, r3
 800c186:	eb03 0b02 	add.w	fp, r3, r2
 800c18a:	9b00      	ldr	r3, [sp, #0]
 800c18c:	9a05      	ldr	r2, [sp, #20]
 800c18e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800c448 <__kernel_rem_pio2+0x300>
 800c192:	eb03 0802 	add.w	r8, r3, r2
 800c196:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c198:	1aa7      	subs	r7, r4, r2
 800c19a:	ae20      	add	r6, sp, #128	@ 0x80
 800c19c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c1a0:	2500      	movs	r5, #0
 800c1a2:	4545      	cmp	r5, r8
 800c1a4:	dd13      	ble.n	800c1ce <__kernel_rem_pio2+0x86>
 800c1a6:	9b06      	ldr	r3, [sp, #24]
 800c1a8:	aa20      	add	r2, sp, #128	@ 0x80
 800c1aa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c1ae:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c1b2:	f04f 0800 	mov.w	r8, #0
 800c1b6:	9b00      	ldr	r3, [sp, #0]
 800c1b8:	4598      	cmp	r8, r3
 800c1ba:	dc31      	bgt.n	800c220 <__kernel_rem_pio2+0xd8>
 800c1bc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800c448 <__kernel_rem_pio2+0x300>
 800c1c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c1c8:	462f      	mov	r7, r5
 800c1ca:	2600      	movs	r6, #0
 800c1cc:	e01b      	b.n	800c206 <__kernel_rem_pio2+0xbe>
 800c1ce:	42ef      	cmn	r7, r5
 800c1d0:	d407      	bmi.n	800c1e2 <__kernel_rem_pio2+0x9a>
 800c1d2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c1d6:	f7f4 f99d 	bl	8000514 <__aeabi_i2d>
 800c1da:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c1de:	3501      	adds	r5, #1
 800c1e0:	e7df      	b.n	800c1a2 <__kernel_rem_pio2+0x5a>
 800c1e2:	ec51 0b18 	vmov	r0, r1, d8
 800c1e6:	e7f8      	b.n	800c1da <__kernel_rem_pio2+0x92>
 800c1e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1ec:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c1f0:	f7f4 f9fa 	bl	80005e8 <__aeabi_dmul>
 800c1f4:	4602      	mov	r2, r0
 800c1f6:	460b      	mov	r3, r1
 800c1f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1fc:	f7f4 f83e 	bl	800027c <__adddf3>
 800c200:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c204:	3601      	adds	r6, #1
 800c206:	9b05      	ldr	r3, [sp, #20]
 800c208:	429e      	cmp	r6, r3
 800c20a:	f1a7 0708 	sub.w	r7, r7, #8
 800c20e:	ddeb      	ble.n	800c1e8 <__kernel_rem_pio2+0xa0>
 800c210:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c214:	f108 0801 	add.w	r8, r8, #1
 800c218:	ecaa 7b02 	vstmia	sl!, {d7}
 800c21c:	3508      	adds	r5, #8
 800c21e:	e7ca      	b.n	800c1b6 <__kernel_rem_pio2+0x6e>
 800c220:	9b00      	ldr	r3, [sp, #0]
 800c222:	f8dd 8000 	ldr.w	r8, [sp]
 800c226:	aa0c      	add	r2, sp, #48	@ 0x30
 800c228:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c22c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c22e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c230:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c234:	9309      	str	r3, [sp, #36]	@ 0x24
 800c236:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c23a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c23c:	ab98      	add	r3, sp, #608	@ 0x260
 800c23e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c242:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c246:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c24a:	ac0c      	add	r4, sp, #48	@ 0x30
 800c24c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c24e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c252:	46a1      	mov	r9, r4
 800c254:	46c2      	mov	sl, r8
 800c256:	f1ba 0f00 	cmp.w	sl, #0
 800c25a:	f1a5 0508 	sub.w	r5, r5, #8
 800c25e:	dc77      	bgt.n	800c350 <__kernel_rem_pio2+0x208>
 800c260:	4658      	mov	r0, fp
 800c262:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c266:	f000 fac7 	bl	800c7f8 <scalbn>
 800c26a:	ec57 6b10 	vmov	r6, r7, d0
 800c26e:	2200      	movs	r2, #0
 800c270:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c274:	4630      	mov	r0, r6
 800c276:	4639      	mov	r1, r7
 800c278:	f7f4 f9b6 	bl	80005e8 <__aeabi_dmul>
 800c27c:	ec41 0b10 	vmov	d0, r0, r1
 800c280:	f000 fb3a 	bl	800c8f8 <floor>
 800c284:	4b75      	ldr	r3, [pc, #468]	@ (800c45c <__kernel_rem_pio2+0x314>)
 800c286:	ec51 0b10 	vmov	r0, r1, d0
 800c28a:	2200      	movs	r2, #0
 800c28c:	f7f4 f9ac 	bl	80005e8 <__aeabi_dmul>
 800c290:	4602      	mov	r2, r0
 800c292:	460b      	mov	r3, r1
 800c294:	4630      	mov	r0, r6
 800c296:	4639      	mov	r1, r7
 800c298:	f7f3 ffee 	bl	8000278 <__aeabi_dsub>
 800c29c:	460f      	mov	r7, r1
 800c29e:	4606      	mov	r6, r0
 800c2a0:	f7f4 fc3c 	bl	8000b1c <__aeabi_d2iz>
 800c2a4:	9002      	str	r0, [sp, #8]
 800c2a6:	f7f4 f935 	bl	8000514 <__aeabi_i2d>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	4630      	mov	r0, r6
 800c2b0:	4639      	mov	r1, r7
 800c2b2:	f7f3 ffe1 	bl	8000278 <__aeabi_dsub>
 800c2b6:	f1bb 0f00 	cmp.w	fp, #0
 800c2ba:	4606      	mov	r6, r0
 800c2bc:	460f      	mov	r7, r1
 800c2be:	dd6c      	ble.n	800c39a <__kernel_rem_pio2+0x252>
 800c2c0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800c2c4:	ab0c      	add	r3, sp, #48	@ 0x30
 800c2c6:	9d02      	ldr	r5, [sp, #8]
 800c2c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2cc:	f1cb 0018 	rsb	r0, fp, #24
 800c2d0:	fa43 f200 	asr.w	r2, r3, r0
 800c2d4:	4415      	add	r5, r2
 800c2d6:	4082      	lsls	r2, r0
 800c2d8:	1a9b      	subs	r3, r3, r2
 800c2da:	aa0c      	add	r2, sp, #48	@ 0x30
 800c2dc:	9502      	str	r5, [sp, #8]
 800c2de:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c2e2:	f1cb 0217 	rsb	r2, fp, #23
 800c2e6:	fa43 f902 	asr.w	r9, r3, r2
 800c2ea:	f1b9 0f00 	cmp.w	r9, #0
 800c2ee:	dd64      	ble.n	800c3ba <__kernel_rem_pio2+0x272>
 800c2f0:	9b02      	ldr	r3, [sp, #8]
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	9302      	str	r3, [sp, #8]
 800c2f8:	4615      	mov	r5, r2
 800c2fa:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c2fe:	4590      	cmp	r8, r2
 800c300:	f300 80b8 	bgt.w	800c474 <__kernel_rem_pio2+0x32c>
 800c304:	f1bb 0f00 	cmp.w	fp, #0
 800c308:	dd07      	ble.n	800c31a <__kernel_rem_pio2+0x1d2>
 800c30a:	f1bb 0f01 	cmp.w	fp, #1
 800c30e:	f000 80bf 	beq.w	800c490 <__kernel_rem_pio2+0x348>
 800c312:	f1bb 0f02 	cmp.w	fp, #2
 800c316:	f000 80c6 	beq.w	800c4a6 <__kernel_rem_pio2+0x35e>
 800c31a:	f1b9 0f02 	cmp.w	r9, #2
 800c31e:	d14c      	bne.n	800c3ba <__kernel_rem_pio2+0x272>
 800c320:	4632      	mov	r2, r6
 800c322:	463b      	mov	r3, r7
 800c324:	494e      	ldr	r1, [pc, #312]	@ (800c460 <__kernel_rem_pio2+0x318>)
 800c326:	2000      	movs	r0, #0
 800c328:	f7f3 ffa6 	bl	8000278 <__aeabi_dsub>
 800c32c:	4606      	mov	r6, r0
 800c32e:	460f      	mov	r7, r1
 800c330:	2d00      	cmp	r5, #0
 800c332:	d042      	beq.n	800c3ba <__kernel_rem_pio2+0x272>
 800c334:	4658      	mov	r0, fp
 800c336:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800c450 <__kernel_rem_pio2+0x308>
 800c33a:	f000 fa5d 	bl	800c7f8 <scalbn>
 800c33e:	4630      	mov	r0, r6
 800c340:	4639      	mov	r1, r7
 800c342:	ec53 2b10 	vmov	r2, r3, d0
 800c346:	f7f3 ff97 	bl	8000278 <__aeabi_dsub>
 800c34a:	4606      	mov	r6, r0
 800c34c:	460f      	mov	r7, r1
 800c34e:	e034      	b.n	800c3ba <__kernel_rem_pio2+0x272>
 800c350:	4b44      	ldr	r3, [pc, #272]	@ (800c464 <__kernel_rem_pio2+0x31c>)
 800c352:	2200      	movs	r2, #0
 800c354:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c358:	f7f4 f946 	bl	80005e8 <__aeabi_dmul>
 800c35c:	f7f4 fbde 	bl	8000b1c <__aeabi_d2iz>
 800c360:	f7f4 f8d8 	bl	8000514 <__aeabi_i2d>
 800c364:	4b40      	ldr	r3, [pc, #256]	@ (800c468 <__kernel_rem_pio2+0x320>)
 800c366:	2200      	movs	r2, #0
 800c368:	4606      	mov	r6, r0
 800c36a:	460f      	mov	r7, r1
 800c36c:	f7f4 f93c 	bl	80005e8 <__aeabi_dmul>
 800c370:	4602      	mov	r2, r0
 800c372:	460b      	mov	r3, r1
 800c374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c378:	f7f3 ff7e 	bl	8000278 <__aeabi_dsub>
 800c37c:	f7f4 fbce 	bl	8000b1c <__aeabi_d2iz>
 800c380:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c384:	f849 0b04 	str.w	r0, [r9], #4
 800c388:	4639      	mov	r1, r7
 800c38a:	4630      	mov	r0, r6
 800c38c:	f7f3 ff76 	bl	800027c <__adddf3>
 800c390:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c394:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c398:	e75d      	b.n	800c256 <__kernel_rem_pio2+0x10e>
 800c39a:	d107      	bne.n	800c3ac <__kernel_rem_pio2+0x264>
 800c39c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800c3a0:	aa0c      	add	r2, sp, #48	@ 0x30
 800c3a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3a6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c3aa:	e79e      	b.n	800c2ea <__kernel_rem_pio2+0x1a2>
 800c3ac:	4b2f      	ldr	r3, [pc, #188]	@ (800c46c <__kernel_rem_pio2+0x324>)
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	f7f4 fba0 	bl	8000af4 <__aeabi_dcmpge>
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	d143      	bne.n	800c440 <__kernel_rem_pio2+0x2f8>
 800c3b8:	4681      	mov	r9, r0
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	2300      	movs	r3, #0
 800c3be:	4630      	mov	r0, r6
 800c3c0:	4639      	mov	r1, r7
 800c3c2:	f7f4 fb79 	bl	8000ab8 <__aeabi_dcmpeq>
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	f000 80bf 	beq.w	800c54a <__kernel_rem_pio2+0x402>
 800c3cc:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	9900      	ldr	r1, [sp, #0]
 800c3d4:	428b      	cmp	r3, r1
 800c3d6:	da6e      	bge.n	800c4b6 <__kernel_rem_pio2+0x36e>
 800c3d8:	2a00      	cmp	r2, #0
 800c3da:	f000 8089 	beq.w	800c4f0 <__kernel_rem_pio2+0x3a8>
 800c3de:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c3e2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c3e4:	f1ab 0b18 	sub.w	fp, fp, #24
 800c3e8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d0f6      	beq.n	800c3de <__kernel_rem_pio2+0x296>
 800c3f0:	4658      	mov	r0, fp
 800c3f2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800c450 <__kernel_rem_pio2+0x308>
 800c3f6:	f000 f9ff 	bl	800c7f8 <scalbn>
 800c3fa:	f108 0301 	add.w	r3, r8, #1
 800c3fe:	00da      	lsls	r2, r3, #3
 800c400:	9205      	str	r2, [sp, #20]
 800c402:	ec55 4b10 	vmov	r4, r5, d0
 800c406:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c408:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800c464 <__kernel_rem_pio2+0x31c>
 800c40c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c410:	4646      	mov	r6, r8
 800c412:	f04f 0a00 	mov.w	sl, #0
 800c416:	2e00      	cmp	r6, #0
 800c418:	f280 80cf 	bge.w	800c5ba <__kernel_rem_pio2+0x472>
 800c41c:	4644      	mov	r4, r8
 800c41e:	2c00      	cmp	r4, #0
 800c420:	f2c0 80fd 	blt.w	800c61e <__kernel_rem_pio2+0x4d6>
 800c424:	4b12      	ldr	r3, [pc, #72]	@ (800c470 <__kernel_rem_pio2+0x328>)
 800c426:	461f      	mov	r7, r3
 800c428:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c42a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c42e:	9306      	str	r3, [sp, #24]
 800c430:	f04f 0a00 	mov.w	sl, #0
 800c434:	f04f 0b00 	mov.w	fp, #0
 800c438:	2600      	movs	r6, #0
 800c43a:	eba8 0504 	sub.w	r5, r8, r4
 800c43e:	e0e2      	b.n	800c606 <__kernel_rem_pio2+0x4be>
 800c440:	f04f 0902 	mov.w	r9, #2
 800c444:	e754      	b.n	800c2f0 <__kernel_rem_pio2+0x1a8>
 800c446:	bf00      	nop
	...
 800c454:	3ff00000 	.word	0x3ff00000
 800c458:	0800ccd0 	.word	0x0800ccd0
 800c45c:	40200000 	.word	0x40200000
 800c460:	3ff00000 	.word	0x3ff00000
 800c464:	3e700000 	.word	0x3e700000
 800c468:	41700000 	.word	0x41700000
 800c46c:	3fe00000 	.word	0x3fe00000
 800c470:	0800cc90 	.word	0x0800cc90
 800c474:	f854 3b04 	ldr.w	r3, [r4], #4
 800c478:	b945      	cbnz	r5, 800c48c <__kernel_rem_pio2+0x344>
 800c47a:	b123      	cbz	r3, 800c486 <__kernel_rem_pio2+0x33e>
 800c47c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c480:	f844 3c04 	str.w	r3, [r4, #-4]
 800c484:	2301      	movs	r3, #1
 800c486:	3201      	adds	r2, #1
 800c488:	461d      	mov	r5, r3
 800c48a:	e738      	b.n	800c2fe <__kernel_rem_pio2+0x1b6>
 800c48c:	1acb      	subs	r3, r1, r3
 800c48e:	e7f7      	b.n	800c480 <__kernel_rem_pio2+0x338>
 800c490:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800c494:	ab0c      	add	r3, sp, #48	@ 0x30
 800c496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c49a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c49e:	a90c      	add	r1, sp, #48	@ 0x30
 800c4a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c4a4:	e739      	b.n	800c31a <__kernel_rem_pio2+0x1d2>
 800c4a6:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800c4aa:	ab0c      	add	r3, sp, #48	@ 0x30
 800c4ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c4b4:	e7f3      	b.n	800c49e <__kernel_rem_pio2+0x356>
 800c4b6:	a90c      	add	r1, sp, #48	@ 0x30
 800c4b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c4bc:	3b01      	subs	r3, #1
 800c4be:	430a      	orrs	r2, r1
 800c4c0:	e787      	b.n	800c3d2 <__kernel_rem_pio2+0x28a>
 800c4c2:	3401      	adds	r4, #1
 800c4c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c4c8:	2a00      	cmp	r2, #0
 800c4ca:	d0fa      	beq.n	800c4c2 <__kernel_rem_pio2+0x37a>
 800c4cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4ce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c4d2:	eb0d 0503 	add.w	r5, sp, r3
 800c4d6:	9b06      	ldr	r3, [sp, #24]
 800c4d8:	aa20      	add	r2, sp, #128	@ 0x80
 800c4da:	4443      	add	r3, r8
 800c4dc:	f108 0701 	add.w	r7, r8, #1
 800c4e0:	3d98      	subs	r5, #152	@ 0x98
 800c4e2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c4e6:	4444      	add	r4, r8
 800c4e8:	42bc      	cmp	r4, r7
 800c4ea:	da04      	bge.n	800c4f6 <__kernel_rem_pio2+0x3ae>
 800c4ec:	46a0      	mov	r8, r4
 800c4ee:	e6a2      	b.n	800c236 <__kernel_rem_pio2+0xee>
 800c4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4f2:	2401      	movs	r4, #1
 800c4f4:	e7e6      	b.n	800c4c4 <__kernel_rem_pio2+0x37c>
 800c4f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4f8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c4fc:	f7f4 f80a 	bl	8000514 <__aeabi_i2d>
 800c500:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800c7c8 <__kernel_rem_pio2+0x680>
 800c504:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c508:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c50c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c510:	46b2      	mov	sl, r6
 800c512:	f04f 0800 	mov.w	r8, #0
 800c516:	9b05      	ldr	r3, [sp, #20]
 800c518:	4598      	cmp	r8, r3
 800c51a:	dd05      	ble.n	800c528 <__kernel_rem_pio2+0x3e0>
 800c51c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c520:	3701      	adds	r7, #1
 800c522:	eca5 7b02 	vstmia	r5!, {d7}
 800c526:	e7df      	b.n	800c4e8 <__kernel_rem_pio2+0x3a0>
 800c528:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c52c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c530:	f7f4 f85a 	bl	80005e8 <__aeabi_dmul>
 800c534:	4602      	mov	r2, r0
 800c536:	460b      	mov	r3, r1
 800c538:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c53c:	f7f3 fe9e 	bl	800027c <__adddf3>
 800c540:	f108 0801 	add.w	r8, r8, #1
 800c544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c548:	e7e5      	b.n	800c516 <__kernel_rem_pio2+0x3ce>
 800c54a:	f1cb 0000 	rsb	r0, fp, #0
 800c54e:	ec47 6b10 	vmov	d0, r6, r7
 800c552:	f000 f951 	bl	800c7f8 <scalbn>
 800c556:	ec55 4b10 	vmov	r4, r5, d0
 800c55a:	4b9d      	ldr	r3, [pc, #628]	@ (800c7d0 <__kernel_rem_pio2+0x688>)
 800c55c:	2200      	movs	r2, #0
 800c55e:	4620      	mov	r0, r4
 800c560:	4629      	mov	r1, r5
 800c562:	f7f4 fac7 	bl	8000af4 <__aeabi_dcmpge>
 800c566:	b300      	cbz	r0, 800c5aa <__kernel_rem_pio2+0x462>
 800c568:	4b9a      	ldr	r3, [pc, #616]	@ (800c7d4 <__kernel_rem_pio2+0x68c>)
 800c56a:	2200      	movs	r2, #0
 800c56c:	4620      	mov	r0, r4
 800c56e:	4629      	mov	r1, r5
 800c570:	f7f4 f83a 	bl	80005e8 <__aeabi_dmul>
 800c574:	f7f4 fad2 	bl	8000b1c <__aeabi_d2iz>
 800c578:	4606      	mov	r6, r0
 800c57a:	f7f3 ffcb 	bl	8000514 <__aeabi_i2d>
 800c57e:	4b94      	ldr	r3, [pc, #592]	@ (800c7d0 <__kernel_rem_pio2+0x688>)
 800c580:	2200      	movs	r2, #0
 800c582:	f7f4 f831 	bl	80005e8 <__aeabi_dmul>
 800c586:	460b      	mov	r3, r1
 800c588:	4602      	mov	r2, r0
 800c58a:	4629      	mov	r1, r5
 800c58c:	4620      	mov	r0, r4
 800c58e:	f7f3 fe73 	bl	8000278 <__aeabi_dsub>
 800c592:	f7f4 fac3 	bl	8000b1c <__aeabi_d2iz>
 800c596:	ab0c      	add	r3, sp, #48	@ 0x30
 800c598:	f10b 0b18 	add.w	fp, fp, #24
 800c59c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c5a0:	f108 0801 	add.w	r8, r8, #1
 800c5a4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c5a8:	e722      	b.n	800c3f0 <__kernel_rem_pio2+0x2a8>
 800c5aa:	4620      	mov	r0, r4
 800c5ac:	4629      	mov	r1, r5
 800c5ae:	f7f4 fab5 	bl	8000b1c <__aeabi_d2iz>
 800c5b2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5b4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c5b8:	e71a      	b.n	800c3f0 <__kernel_rem_pio2+0x2a8>
 800c5ba:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c5c0:	f7f3 ffa8 	bl	8000514 <__aeabi_i2d>
 800c5c4:	4622      	mov	r2, r4
 800c5c6:	462b      	mov	r3, r5
 800c5c8:	f7f4 f80e 	bl	80005e8 <__aeabi_dmul>
 800c5cc:	4652      	mov	r2, sl
 800c5ce:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c5d2:	465b      	mov	r3, fp
 800c5d4:	4620      	mov	r0, r4
 800c5d6:	4629      	mov	r1, r5
 800c5d8:	f7f4 f806 	bl	80005e8 <__aeabi_dmul>
 800c5dc:	3e01      	subs	r6, #1
 800c5de:	4604      	mov	r4, r0
 800c5e0:	460d      	mov	r5, r1
 800c5e2:	e718      	b.n	800c416 <__kernel_rem_pio2+0x2ce>
 800c5e4:	9906      	ldr	r1, [sp, #24]
 800c5e6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c5ea:	9106      	str	r1, [sp, #24]
 800c5ec:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c5f0:	f7f3 fffa 	bl	80005e8 <__aeabi_dmul>
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4650      	mov	r0, sl
 800c5fa:	4659      	mov	r1, fp
 800c5fc:	f7f3 fe3e 	bl	800027c <__adddf3>
 800c600:	3601      	adds	r6, #1
 800c602:	4682      	mov	sl, r0
 800c604:	468b      	mov	fp, r1
 800c606:	9b00      	ldr	r3, [sp, #0]
 800c608:	429e      	cmp	r6, r3
 800c60a:	dc01      	bgt.n	800c610 <__kernel_rem_pio2+0x4c8>
 800c60c:	42b5      	cmp	r5, r6
 800c60e:	dae9      	bge.n	800c5e4 <__kernel_rem_pio2+0x49c>
 800c610:	ab48      	add	r3, sp, #288	@ 0x120
 800c612:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c616:	e9c5 ab00 	strd	sl, fp, [r5]
 800c61a:	3c01      	subs	r4, #1
 800c61c:	e6ff      	b.n	800c41e <__kernel_rem_pio2+0x2d6>
 800c61e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c620:	2b02      	cmp	r3, #2
 800c622:	dc0b      	bgt.n	800c63c <__kernel_rem_pio2+0x4f4>
 800c624:	2b00      	cmp	r3, #0
 800c626:	dc39      	bgt.n	800c69c <__kernel_rem_pio2+0x554>
 800c628:	d05d      	beq.n	800c6e6 <__kernel_rem_pio2+0x59e>
 800c62a:	9b02      	ldr	r3, [sp, #8]
 800c62c:	f003 0007 	and.w	r0, r3, #7
 800c630:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c634:	ecbd 8b02 	vpop	{d8}
 800c638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c63c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c63e:	2b03      	cmp	r3, #3
 800c640:	d1f3      	bne.n	800c62a <__kernel_rem_pio2+0x4e2>
 800c642:	9b05      	ldr	r3, [sp, #20]
 800c644:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c648:	eb0d 0403 	add.w	r4, sp, r3
 800c64c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c650:	4625      	mov	r5, r4
 800c652:	46c2      	mov	sl, r8
 800c654:	f1ba 0f00 	cmp.w	sl, #0
 800c658:	f1a5 0508 	sub.w	r5, r5, #8
 800c65c:	dc6b      	bgt.n	800c736 <__kernel_rem_pio2+0x5ee>
 800c65e:	4645      	mov	r5, r8
 800c660:	2d01      	cmp	r5, #1
 800c662:	f1a4 0408 	sub.w	r4, r4, #8
 800c666:	f300 8087 	bgt.w	800c778 <__kernel_rem_pio2+0x630>
 800c66a:	9c05      	ldr	r4, [sp, #20]
 800c66c:	ab48      	add	r3, sp, #288	@ 0x120
 800c66e:	441c      	add	r4, r3
 800c670:	2000      	movs	r0, #0
 800c672:	2100      	movs	r1, #0
 800c674:	f1b8 0f01 	cmp.w	r8, #1
 800c678:	f300 809c 	bgt.w	800c7b4 <__kernel_rem_pio2+0x66c>
 800c67c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800c680:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800c684:	f1b9 0f00 	cmp.w	r9, #0
 800c688:	f040 80a6 	bne.w	800c7d8 <__kernel_rem_pio2+0x690>
 800c68c:	9b04      	ldr	r3, [sp, #16]
 800c68e:	e9c3 7800 	strd	r7, r8, [r3]
 800c692:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c696:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c69a:	e7c6      	b.n	800c62a <__kernel_rem_pio2+0x4e2>
 800c69c:	9d05      	ldr	r5, [sp, #20]
 800c69e:	ab48      	add	r3, sp, #288	@ 0x120
 800c6a0:	441d      	add	r5, r3
 800c6a2:	4644      	mov	r4, r8
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	2100      	movs	r1, #0
 800c6a8:	2c00      	cmp	r4, #0
 800c6aa:	da35      	bge.n	800c718 <__kernel_rem_pio2+0x5d0>
 800c6ac:	f1b9 0f00 	cmp.w	r9, #0
 800c6b0:	d038      	beq.n	800c724 <__kernel_rem_pio2+0x5dc>
 800c6b2:	4602      	mov	r2, r0
 800c6b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c6b8:	9c04      	ldr	r4, [sp, #16]
 800c6ba:	e9c4 2300 	strd	r2, r3, [r4]
 800c6be:	4602      	mov	r2, r0
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c6c6:	f7f3 fdd7 	bl	8000278 <__aeabi_dsub>
 800c6ca:	ad4a      	add	r5, sp, #296	@ 0x128
 800c6cc:	2401      	movs	r4, #1
 800c6ce:	45a0      	cmp	r8, r4
 800c6d0:	da2b      	bge.n	800c72a <__kernel_rem_pio2+0x5e2>
 800c6d2:	f1b9 0f00 	cmp.w	r9, #0
 800c6d6:	d002      	beq.n	800c6de <__kernel_rem_pio2+0x596>
 800c6d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c6dc:	4619      	mov	r1, r3
 800c6de:	9b04      	ldr	r3, [sp, #16]
 800c6e0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c6e4:	e7a1      	b.n	800c62a <__kernel_rem_pio2+0x4e2>
 800c6e6:	9c05      	ldr	r4, [sp, #20]
 800c6e8:	ab48      	add	r3, sp, #288	@ 0x120
 800c6ea:	441c      	add	r4, r3
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	2100      	movs	r1, #0
 800c6f0:	f1b8 0f00 	cmp.w	r8, #0
 800c6f4:	da09      	bge.n	800c70a <__kernel_rem_pio2+0x5c2>
 800c6f6:	f1b9 0f00 	cmp.w	r9, #0
 800c6fa:	d002      	beq.n	800c702 <__kernel_rem_pio2+0x5ba>
 800c6fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c700:	4619      	mov	r1, r3
 800c702:	9b04      	ldr	r3, [sp, #16]
 800c704:	e9c3 0100 	strd	r0, r1, [r3]
 800c708:	e78f      	b.n	800c62a <__kernel_rem_pio2+0x4e2>
 800c70a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c70e:	f7f3 fdb5 	bl	800027c <__adddf3>
 800c712:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c716:	e7eb      	b.n	800c6f0 <__kernel_rem_pio2+0x5a8>
 800c718:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c71c:	f7f3 fdae 	bl	800027c <__adddf3>
 800c720:	3c01      	subs	r4, #1
 800c722:	e7c1      	b.n	800c6a8 <__kernel_rem_pio2+0x560>
 800c724:	4602      	mov	r2, r0
 800c726:	460b      	mov	r3, r1
 800c728:	e7c6      	b.n	800c6b8 <__kernel_rem_pio2+0x570>
 800c72a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c72e:	f7f3 fda5 	bl	800027c <__adddf3>
 800c732:	3401      	adds	r4, #1
 800c734:	e7cb      	b.n	800c6ce <__kernel_rem_pio2+0x586>
 800c736:	ed95 7b00 	vldr	d7, [r5]
 800c73a:	ed8d 7b00 	vstr	d7, [sp]
 800c73e:	ed95 7b02 	vldr	d7, [r5, #8]
 800c742:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c746:	ec53 2b17 	vmov	r2, r3, d7
 800c74a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c74e:	f7f3 fd95 	bl	800027c <__adddf3>
 800c752:	4602      	mov	r2, r0
 800c754:	460b      	mov	r3, r1
 800c756:	4606      	mov	r6, r0
 800c758:	460f      	mov	r7, r1
 800c75a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c75e:	f7f3 fd8b 	bl	8000278 <__aeabi_dsub>
 800c762:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c766:	f7f3 fd89 	bl	800027c <__adddf3>
 800c76a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c76e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c772:	e9c5 6700 	strd	r6, r7, [r5]
 800c776:	e76d      	b.n	800c654 <__kernel_rem_pio2+0x50c>
 800c778:	ed94 7b00 	vldr	d7, [r4]
 800c77c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c780:	ec51 0b17 	vmov	r0, r1, d7
 800c784:	4652      	mov	r2, sl
 800c786:	465b      	mov	r3, fp
 800c788:	ed8d 7b00 	vstr	d7, [sp]
 800c78c:	f7f3 fd76 	bl	800027c <__adddf3>
 800c790:	4602      	mov	r2, r0
 800c792:	460b      	mov	r3, r1
 800c794:	4606      	mov	r6, r0
 800c796:	460f      	mov	r7, r1
 800c798:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c79c:	f7f3 fd6c 	bl	8000278 <__aeabi_dsub>
 800c7a0:	4652      	mov	r2, sl
 800c7a2:	465b      	mov	r3, fp
 800c7a4:	f7f3 fd6a 	bl	800027c <__adddf3>
 800c7a8:	3d01      	subs	r5, #1
 800c7aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c7ae:	e9c4 6700 	strd	r6, r7, [r4]
 800c7b2:	e755      	b.n	800c660 <__kernel_rem_pio2+0x518>
 800c7b4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c7b8:	f7f3 fd60 	bl	800027c <__adddf3>
 800c7bc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c7c0:	e758      	b.n	800c674 <__kernel_rem_pio2+0x52c>
 800c7c2:	bf00      	nop
 800c7c4:	f3af 8000 	nop.w
	...
 800c7d0:	41700000 	.word	0x41700000
 800c7d4:	3e700000 	.word	0x3e700000
 800c7d8:	9b04      	ldr	r3, [sp, #16]
 800c7da:	9a04      	ldr	r2, [sp, #16]
 800c7dc:	601f      	str	r7, [r3, #0]
 800c7de:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c7e2:	605c      	str	r4, [r3, #4]
 800c7e4:	609d      	str	r5, [r3, #8]
 800c7e6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c7ea:	60d3      	str	r3, [r2, #12]
 800c7ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c7f0:	6110      	str	r0, [r2, #16]
 800c7f2:	6153      	str	r3, [r2, #20]
 800c7f4:	e719      	b.n	800c62a <__kernel_rem_pio2+0x4e2>
 800c7f6:	bf00      	nop

0800c7f8 <scalbn>:
 800c7f8:	b570      	push	{r4, r5, r6, lr}
 800c7fa:	ec55 4b10 	vmov	r4, r5, d0
 800c7fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c802:	4606      	mov	r6, r0
 800c804:	462b      	mov	r3, r5
 800c806:	b991      	cbnz	r1, 800c82e <scalbn+0x36>
 800c808:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c80c:	4323      	orrs	r3, r4
 800c80e:	d03d      	beq.n	800c88c <scalbn+0x94>
 800c810:	4b35      	ldr	r3, [pc, #212]	@ (800c8e8 <scalbn+0xf0>)
 800c812:	4620      	mov	r0, r4
 800c814:	4629      	mov	r1, r5
 800c816:	2200      	movs	r2, #0
 800c818:	f7f3 fee6 	bl	80005e8 <__aeabi_dmul>
 800c81c:	4b33      	ldr	r3, [pc, #204]	@ (800c8ec <scalbn+0xf4>)
 800c81e:	429e      	cmp	r6, r3
 800c820:	4604      	mov	r4, r0
 800c822:	460d      	mov	r5, r1
 800c824:	da0f      	bge.n	800c846 <scalbn+0x4e>
 800c826:	a328      	add	r3, pc, #160	@ (adr r3, 800c8c8 <scalbn+0xd0>)
 800c828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82c:	e01e      	b.n	800c86c <scalbn+0x74>
 800c82e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c832:	4291      	cmp	r1, r2
 800c834:	d10b      	bne.n	800c84e <scalbn+0x56>
 800c836:	4622      	mov	r2, r4
 800c838:	4620      	mov	r0, r4
 800c83a:	4629      	mov	r1, r5
 800c83c:	f7f3 fd1e 	bl	800027c <__adddf3>
 800c840:	4604      	mov	r4, r0
 800c842:	460d      	mov	r5, r1
 800c844:	e022      	b.n	800c88c <scalbn+0x94>
 800c846:	460b      	mov	r3, r1
 800c848:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c84c:	3936      	subs	r1, #54	@ 0x36
 800c84e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c852:	4296      	cmp	r6, r2
 800c854:	dd0d      	ble.n	800c872 <scalbn+0x7a>
 800c856:	2d00      	cmp	r5, #0
 800c858:	a11d      	add	r1, pc, #116	@ (adr r1, 800c8d0 <scalbn+0xd8>)
 800c85a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c85e:	da02      	bge.n	800c866 <scalbn+0x6e>
 800c860:	a11d      	add	r1, pc, #116	@ (adr r1, 800c8d8 <scalbn+0xe0>)
 800c862:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c866:	a31a      	add	r3, pc, #104	@ (adr r3, 800c8d0 <scalbn+0xd8>)
 800c868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86c:	f7f3 febc 	bl	80005e8 <__aeabi_dmul>
 800c870:	e7e6      	b.n	800c840 <scalbn+0x48>
 800c872:	1872      	adds	r2, r6, r1
 800c874:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c878:	428a      	cmp	r2, r1
 800c87a:	dcec      	bgt.n	800c856 <scalbn+0x5e>
 800c87c:	2a00      	cmp	r2, #0
 800c87e:	dd08      	ble.n	800c892 <scalbn+0x9a>
 800c880:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c884:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c888:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c88c:	ec45 4b10 	vmov	d0, r4, r5
 800c890:	bd70      	pop	{r4, r5, r6, pc}
 800c892:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c896:	da08      	bge.n	800c8aa <scalbn+0xb2>
 800c898:	2d00      	cmp	r5, #0
 800c89a:	a10b      	add	r1, pc, #44	@ (adr r1, 800c8c8 <scalbn+0xd0>)
 800c89c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8a0:	dac1      	bge.n	800c826 <scalbn+0x2e>
 800c8a2:	a10f      	add	r1, pc, #60	@ (adr r1, 800c8e0 <scalbn+0xe8>)
 800c8a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8a8:	e7bd      	b.n	800c826 <scalbn+0x2e>
 800c8aa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c8ae:	3236      	adds	r2, #54	@ 0x36
 800c8b0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c8b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c8f0 <scalbn+0xf8>)
 800c8bc:	4629      	mov	r1, r5
 800c8be:	2200      	movs	r2, #0
 800c8c0:	e7d4      	b.n	800c86c <scalbn+0x74>
 800c8c2:	bf00      	nop
 800c8c4:	f3af 8000 	nop.w
 800c8c8:	c2f8f359 	.word	0xc2f8f359
 800c8cc:	01a56e1f 	.word	0x01a56e1f
 800c8d0:	8800759c 	.word	0x8800759c
 800c8d4:	7e37e43c 	.word	0x7e37e43c
 800c8d8:	8800759c 	.word	0x8800759c
 800c8dc:	fe37e43c 	.word	0xfe37e43c
 800c8e0:	c2f8f359 	.word	0xc2f8f359
 800c8e4:	81a56e1f 	.word	0x81a56e1f
 800c8e8:	43500000 	.word	0x43500000
 800c8ec:	ffff3cb0 	.word	0xffff3cb0
 800c8f0:	3c900000 	.word	0x3c900000
 800c8f4:	00000000 	.word	0x00000000

0800c8f8 <floor>:
 800c8f8:	ec51 0b10 	vmov	r0, r1, d0
 800c8fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c904:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c908:	2e13      	cmp	r6, #19
 800c90a:	460c      	mov	r4, r1
 800c90c:	4605      	mov	r5, r0
 800c90e:	4680      	mov	r8, r0
 800c910:	dc34      	bgt.n	800c97c <floor+0x84>
 800c912:	2e00      	cmp	r6, #0
 800c914:	da17      	bge.n	800c946 <floor+0x4e>
 800c916:	a332      	add	r3, pc, #200	@ (adr r3, 800c9e0 <floor+0xe8>)
 800c918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91c:	f7f3 fcae 	bl	800027c <__adddf3>
 800c920:	2200      	movs	r2, #0
 800c922:	2300      	movs	r3, #0
 800c924:	f7f4 f8f0 	bl	8000b08 <__aeabi_dcmpgt>
 800c928:	b150      	cbz	r0, 800c940 <floor+0x48>
 800c92a:	2c00      	cmp	r4, #0
 800c92c:	da55      	bge.n	800c9da <floor+0xe2>
 800c92e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c932:	432c      	orrs	r4, r5
 800c934:	2500      	movs	r5, #0
 800c936:	42ac      	cmp	r4, r5
 800c938:	4c2b      	ldr	r4, [pc, #172]	@ (800c9e8 <floor+0xf0>)
 800c93a:	bf08      	it	eq
 800c93c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c940:	4621      	mov	r1, r4
 800c942:	4628      	mov	r0, r5
 800c944:	e023      	b.n	800c98e <floor+0x96>
 800c946:	4f29      	ldr	r7, [pc, #164]	@ (800c9ec <floor+0xf4>)
 800c948:	4137      	asrs	r7, r6
 800c94a:	ea01 0307 	and.w	r3, r1, r7
 800c94e:	4303      	orrs	r3, r0
 800c950:	d01d      	beq.n	800c98e <floor+0x96>
 800c952:	a323      	add	r3, pc, #140	@ (adr r3, 800c9e0 <floor+0xe8>)
 800c954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c958:	f7f3 fc90 	bl	800027c <__adddf3>
 800c95c:	2200      	movs	r2, #0
 800c95e:	2300      	movs	r3, #0
 800c960:	f7f4 f8d2 	bl	8000b08 <__aeabi_dcmpgt>
 800c964:	2800      	cmp	r0, #0
 800c966:	d0eb      	beq.n	800c940 <floor+0x48>
 800c968:	2c00      	cmp	r4, #0
 800c96a:	bfbe      	ittt	lt
 800c96c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c970:	4133      	asrlt	r3, r6
 800c972:	18e4      	addlt	r4, r4, r3
 800c974:	ea24 0407 	bic.w	r4, r4, r7
 800c978:	2500      	movs	r5, #0
 800c97a:	e7e1      	b.n	800c940 <floor+0x48>
 800c97c:	2e33      	cmp	r6, #51	@ 0x33
 800c97e:	dd0a      	ble.n	800c996 <floor+0x9e>
 800c980:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c984:	d103      	bne.n	800c98e <floor+0x96>
 800c986:	4602      	mov	r2, r0
 800c988:	460b      	mov	r3, r1
 800c98a:	f7f3 fc77 	bl	800027c <__adddf3>
 800c98e:	ec41 0b10 	vmov	d0, r0, r1
 800c992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c996:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c99a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c99e:	40df      	lsrs	r7, r3
 800c9a0:	4207      	tst	r7, r0
 800c9a2:	d0f4      	beq.n	800c98e <floor+0x96>
 800c9a4:	a30e      	add	r3, pc, #56	@ (adr r3, 800c9e0 <floor+0xe8>)
 800c9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9aa:	f7f3 fc67 	bl	800027c <__adddf3>
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	f7f4 f8a9 	bl	8000b08 <__aeabi_dcmpgt>
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	d0c2      	beq.n	800c940 <floor+0x48>
 800c9ba:	2c00      	cmp	r4, #0
 800c9bc:	da0a      	bge.n	800c9d4 <floor+0xdc>
 800c9be:	2e14      	cmp	r6, #20
 800c9c0:	d101      	bne.n	800c9c6 <floor+0xce>
 800c9c2:	3401      	adds	r4, #1
 800c9c4:	e006      	b.n	800c9d4 <floor+0xdc>
 800c9c6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	40b3      	lsls	r3, r6
 800c9ce:	441d      	add	r5, r3
 800c9d0:	4545      	cmp	r5, r8
 800c9d2:	d3f6      	bcc.n	800c9c2 <floor+0xca>
 800c9d4:	ea25 0507 	bic.w	r5, r5, r7
 800c9d8:	e7b2      	b.n	800c940 <floor+0x48>
 800c9da:	2500      	movs	r5, #0
 800c9dc:	462c      	mov	r4, r5
 800c9de:	e7af      	b.n	800c940 <floor+0x48>
 800c9e0:	8800759c 	.word	0x8800759c
 800c9e4:	7e37e43c 	.word	0x7e37e43c
 800c9e8:	bff00000 	.word	0xbff00000
 800c9ec:	000fffff 	.word	0x000fffff

0800c9f0 <_init>:
 800c9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9f2:	bf00      	nop
 800c9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9f6:	bc08      	pop	{r3}
 800c9f8:	469e      	mov	lr, r3
 800c9fa:	4770      	bx	lr

0800c9fc <_fini>:
 800c9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9fe:	bf00      	nop
 800ca00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca02:	bc08      	pop	{r3}
 800ca04:	469e      	mov	lr, r3
 800ca06:	4770      	bx	lr
