INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:49:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.270ns period=4.540ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.270ns period=4.540ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.540ns  (clk rise@4.540ns - clk rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.078ns (24.326%)  route 3.353ns (75.674%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.023 - 4.540 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2026, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X15Y84         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[3]/Q
                         net (fo=9, routed)           0.540     1.264    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[3]
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.043     1.307 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_189/O
                         net (fo=1, routed)           0.300     1.607    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_189_n_0
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.043     1.650 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_129/O
                         net (fo=4, routed)           0.250     1.900    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_129_n_0
    SLICE_X15Y81         LUT4 (Prop_lut4_I1_O)        0.043     1.943 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_68/O
                         net (fo=6, routed)           0.411     2.353    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_5_7
    SLICE_X16Y79         LUT4 (Prop_lut4_I0_O)        0.043     2.396 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_20/O
                         net (fo=1, routed)           0.000     2.396    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_20_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.634 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.634    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8_n_0
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.684 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.684    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.836 f  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_7/O[1]
                         net (fo=1, routed)           0.251     3.087    lsq2/handshake_lsq_lsq2_core/TEMP_49_double_out1[9]
    SLICE_X17Y81         LUT3 (Prop_lut3_I1_O)        0.121     3.208 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_10/O
                         net (fo=33, routed)          0.446     3.654    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_10_n_0
    SLICE_X22Y82         LUT6 (Prop_lut6_I5_O)        0.043     3.697 f  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_6/O
                         net (fo=1, routed)           0.334     4.031    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_6_n_0
    SLICE_X22Y83         LUT5 (Prop_lut5_I3_O)        0.043     4.074 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2/O
                         net (fo=2, routed)           0.293     4.368    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2_n_0
    SLICE_X27Y83         LUT5 (Prop_lut5_I4_O)        0.043     4.411 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.529     4.939    lsq2/handshake_lsq_lsq2_core/p_25_in
    SLICE_X36Y91         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.540     4.540 r  
                                                      0.000     4.540 r  clk (IN)
                         net (fo=2026, unset)         0.483     5.023    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X36Y91         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]/C
                         clock pessimism              0.000     5.023    
                         clock uncertainty           -0.035     4.987    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.194     4.793    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 -0.146    




