# 0 "arch/arm64/boot/dts/broadcom/bcmbca/bcm96858.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/broadcom/bcmbca/bcm96858.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 7 "arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 8 "arch/arm64/boot/dts/broadcom/bcmbca/bcm6858.dtsi" 2

/ {
 compatible = "brcm,bcm6858", "brcm,bcmbca";
 #address-cells = <2>;
 #size-cells = <2>;

 interrupt-parent = <&gic>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  B53_0: cpu@0 {
   compatible = "brcm,brahma-b53";
   device_type = "cpu";
   reg = <0x0 0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  B53_1: cpu@1 {
   compatible = "brcm,brahma-b53";
   device_type = "cpu";
   reg = <0x0 0x1>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  B53_2: cpu@2 {
   compatible = "brcm,brahma-b53";
   device_type = "cpu";
   reg = <0x0 0x2>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  B53_3: cpu@3 {
   compatible = "brcm,brahma-b53";
   device_type = "cpu";
   reg = <0x0 0x3>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };
  L2_0: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
   <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
   <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
   <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 pmu: pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 9 4>,
   <0 10 4>,
   <0 11 4>,
   <0 12 4>;
  interrupt-affinity = <&B53_0>, <&B53_1>,
   <&B53_2>, <&B53_3>;
 };

 clocks: clocks {
  periph_clk:periph-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <200000000>;
  };

  hsspi_pll: hsspi-pll {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <400000000>;
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 axi@81000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x81000000 0x8000>;

  gic: interrupt-controller@1000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x1000 0x1000>,
    <0x2000 0x2000>,
    <0x4000 0x2000>,
    <0x6000 0x2000>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) |
     4)>;
  };
 };

 bus@ff800000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0xff800000 0x62000>;

  twd: timer-mfd@400 {
   compatible = "brcm,bcm4908-twd", "simple-mfd", "syscon";
   reg = <0x400 0x4c>;
   ranges = <0x0 0x400 0x4c>;

   #address-cells = <1>;
   #size-cells = <1>;

   timer@0 {
    compatible = "brcm,bcm63138-timer";
    reg = <0x0 0x28>;
   };

   watchdog@28 {
    compatible = "brcm,bcm6345-wdt";
    reg = <0x28 0x8>;
   };
  };

  uart0: serial@640 {
   compatible = "brcm,bcm6345-uart";
   reg = <0x640 0x18>;
   interrupts = <0 32 4>;
   clocks = <&periph_clk>;
   clock-names = "refclk";
   status = "disabled";
  };

  hsspi: spi@1000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "brcm,bcm6858-hsspi", "brcm,bcmbca-hsspi-v1.0";
   reg = <0x1000 0x600>;
   interrupts = <0 37 4>;
   clocks = <&hsspi_pll &hsspi_pll>;
   clock-names = "hsspi", "pll";
   num-cs = <8>;
   status = "disabled";
  };
 };
};
# 9 "arch/arm64/boot/dts/broadcom/bcmbca/bcm96858.dts" 2

/ {
 model = "Broadcom BCM96858 Reference Board";
 compatible = "brcm,bcm96858", "brcm,bcm6858", "brcm,bcmbca";

 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x0 0x0 0x08000000>;
 };
};

&uart0 {
 status = "okay";
};

&hsspi {
 status = "okay";
};
