# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_package.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_reg_types.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_decode_ipbus_example.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/prbs_pattern_generator.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/prbs.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_clock_div.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/SCA/sca_pkg.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/GBT-SC/gbtsc_top.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/GBT-SC/IC/ic_deserializer.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/GBT-SC/IC/ic_rx.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/GBT-SC/IC/ic_rx_fifo.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/GBT-SC/IC/ic_top.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/GBT-SC/IC/ic_tx.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_trans_decl.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/new/ipBUS_EC_bram.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_bram.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_reg_v.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/led_stretcher.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/payload_example.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/SCA/sca_deserializer.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/SCA/sca_rx.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/SCA/sca_rx_fifo.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/SCA/sca_top.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sources_1/imports/SCA/sca_tx.vhd" \
"../../../../lpgbt-fpga-kcu105_Ver_8.srcs/sim_1/new/SCA_work_TB.vhd" \

# Do not sort compile order
nosort
