{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743541783220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743541783221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 23:09:43 2025 " "Processing started: Tue Apr  1 23:09:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743541783221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541783221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiPro-XG-V1 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiPro-XG-V1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541783221 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1743541783365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "../VHDL_Files/RAM/RAM.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787957 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../VHDL_Files/RAM/RAM.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_ImageBuffer-Behavioral " "Found design unit 1: VGA_ImageBuffer-Behavioral" {  } { { "../VHDL_Files/GRAPHICS/imageBuffer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787958 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_ImageBuffer " "Found entity 1: VGA_ImageBuffer" {  } { { "../VHDL_Files/GRAPHICS/imageBuffer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-Behavioral " "Found design unit 1: VGA_Controller-Behavioral" {  } { { "../VHDL_Files/GRAPHICS/VGA_Controller.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787958 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../VHDL_Files/GRAPHICS/VGA_Controller.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787959 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busManagement-Behavioral " "Found design unit 1: busManagement-Behavioral" {  } { { "../VHDL_Files/CORE/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787959 ""} { "Info" "ISGN_ENTITY_NAME" "1 busManagement " "Found entity 1: busManagement" {  } { { "../VHDL_Files/CORE/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-Behavioral " "Found design unit 1: controlUnit-Behavioral" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787967 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coreInterruptController-Behavioral " "Found design unit 1: coreInterruptController-Behavioral" {  } { { "../VHDL_Files/CORE/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787967 ""} { "Info" "ISGN_ENTITY_NAME" "1 coreInterruptController " "Found entity 1: coreInterruptController" {  } { { "../VHDL_Files/CORE/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Core-Behavioral " "Found design unit 1: CPU_Core-Behavioral" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787968 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Found entity 1: CPU_Core" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-Behavioral " "Found design unit 1: registerFile-Behavioral" {  } { { "../VHDL_Files/CORE/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787968 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../VHDL_Files/CORE/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockController-Behavioral " "Found design unit 1: clockController-Behavioral" {  } { { "../VHDL_Files/MMIO/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787968 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockController " "Found entity 1: clockController" {  } { { "../VHDL_Files/MMIO/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwareTimer-Behavioral " "Found design unit 1: hardwareTimer-Behavioral" {  } { { "../VHDL_Files/MMIO/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787969 ""} { "Info" "ISGN_ENTITY_NAME" "1 hardwareTimer " "Found entity 1: hardwareTimer" {  } { { "../VHDL_Files/MMIO/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_PinDigital-Behavioral " "Found design unit 1: IO_PinDigital-Behavioral" {  } { { "../VHDL_Files/MMIO/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787969 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_PinDigital " "Found entity 1: IO_PinDigital" {  } { { "../VHDL_Files/MMIO/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryMapping-Behavioral " "Found design unit 1: memoryMapping-Behavioral" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787970 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryMapping " "Found entity 1: memoryMapping" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialInterface-Behavioral " "Found design unit 1: serialInterface-Behavioral" {  } { { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787971 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentDisplays-Behavioral " "Found design unit 1: sevenSegmentDisplays-Behavioral" {  } { { "../VHDL_Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787971 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDisplays " "Found entity 1: sevenSegmentDisplays" {  } { { "../VHDL_Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-Behavioral " "Found design unit 1: addressDecoder-Behavioral" {  } { { "../VHDL_Files/RAM/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787972 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "../VHDL_Files/RAM/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGenerator-SYN " "Found design unit 1: clockGenerator-SYN" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787972 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockGenerator " "Found entity 1: clockGenerator" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helperPackage " "Found design unit 1: helperPackage" {  } { { "../VHDL_Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787972 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 helperPackage-body " "Found design unit 2: helperPackage-body" {  } { { "../VHDL_Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787973 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541787973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541787973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743541788015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:internalClockGenerator_inst " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:internalClockGenerator_inst\"" {  } { { "../VHDL_Files/top.vhd" "internalClockGenerator_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Instantiated megafunction \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788037 ""}  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743541788037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll " "Found entity 1: mmcm_ClockGenerator_altpll" {  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541788060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll\" for hierarchy \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:VGA_ClkGenerator_inst " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\"" {  } { { "../VHDL_Files/top.vhd" "VGA_ClkGenerator_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Instantiated megafunction \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 20 " "Parameter \"clk0_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541788065 ""}  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743541788065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll1 " "Found entity 1: mmcm_ClockGenerator_altpll1" {  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541788086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll1 clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll1\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core CPU_Core:CPU_Core_inst " "Elaborating entity \"CPU_Core\" for hierarchy \"CPU_Core:CPU_Core_inst\"" {  } { { "../VHDL_Files/top.vhd" "CPU_Core_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU_Core:CPU_Core_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "ALU_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "RegisterFile_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busManagement CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst " "Elaborating entity \"busManagement\" for hierarchy \"CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "busManagement_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coreInterruptController CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst " "Elaborating entity \"coreInterruptController\" for hierarchy \"CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "interruptController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit CPU_Core:CPU_Core_inst\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"CPU_Core:CPU_Core_inst\|controlUnit:CU\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "CU" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788101 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.INVALID controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.INVALID\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788106 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.CONTROL_FLOW controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.CONTROL_FLOW\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788106 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.SPECIAL controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.SPECIAL\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788106 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_MOVEMENT controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.DATA_MOVEMENT\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788106 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_PROCESSING controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.DATA_PROCESSING\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541788106 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryMapping memoryMapping:memoryMapping_inst " "Elaborating entity \"memoryMapping\" for hierarchy \"memoryMapping:memoryMapping_inst\"" {  } { { "../VHDL_Files/top.vhd" "memoryMapping_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serialDataAvailableInterrupt memoryMapping.vhd(176) " "Verilog HDL or VHDL warning at memoryMapping.vhd(176): object \"serialDataAvailableInterrupt\" assigned a value but never read" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743541788117 "|top|memoryMapping:memoryMapping_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDisplays memoryMapping:memoryMapping_inst\|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst " "Elaborating entity \"sevenSegmentDisplays\" for hierarchy \"memoryMapping:memoryMapping_inst\|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "IO_SevenSegmentDisplay_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockController memoryMapping:memoryMapping_inst\|clockController:clockController_inst " "Elaborating entity \"clockController\" for hierarchy \"memoryMapping:memoryMapping_inst\|clockController:clockController_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "clockController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialInterface memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst " "Elaborating entity \"serialInterface\" for hierarchy \"memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "serialInterface_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "hardwareTimer0_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "hardwareTimer1_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "hardwareTimer3_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PinDigital memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst " "Elaborating entity \"IO_PinDigital\" for hierarchy \"memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "\\GEN_IO_PINS:0:IO_PinDigital_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_inst\"" {  } { { "../VHDL_Files/top.vhd" "ram_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:addressDecoder_inst " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:addressDecoder_inst\"" {  } { { "../VHDL_Files/top.vhd" "addressDecoder_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller_inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller_inst\"" {  } { { "../VHDL_Files/top.vhd" "VGA_Controller_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_ImageBuffer VGA_ImageBuffer:VAG_ImageBuffer_inst " "Elaborating entity \"VGA_ImageBuffer\" for hierarchy \"VGA_ImageBuffer:VAG_ImageBuffer_inst\"" {  } { { "../VHDL_Files/top.vhd" "VAG_ImageBuffer_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541788136 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0 " "Inferred dual-clock RAM node \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743541789369 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:ram_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:ram_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743541792733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743541792733 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743541792733 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult0\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "Mult0" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541792734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult1\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "Mult1" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541792734 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743541792734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0 " "Elaborated megafunction instantiation \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541792752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0 " "Instantiated megafunction \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743541792752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7q1 " "Found entity 1: altsyncram_i7q1" {  } { { "db/altsyncram_i7q1.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_i7q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:ram_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541792846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:ram_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792846 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743541792846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ir71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ir71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ir71 " "Found entity 1: altsyncram_ir71" {  } { { "db/altsyncram_ir71.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_ir71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541792875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792875 ""}  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743541792875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541792898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743541792898 ""}  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743541792898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uns " "Found entity 1: mult_uns" {  } { { "db/mult_uns.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_uns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743541792918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541792918 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_mult7 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_mult7\"" {  } { { "db/mult_uns.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_uns.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 378 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541792982 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_out8 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_out8\"" {  } { { "db/mult_uns.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_uns.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 378 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541792982 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult1|mult_uns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 378 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541792982 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 378 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541792982 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1743541792982 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1743541792982 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1743541793443 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1743541793443 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 305 -1 0 } } { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 90 -1 0 } } { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 209 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1743541793471 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1743541793471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[0\] GND " "Pin \"sevenSegmentAnodes\[0\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743541797478 "|top|sevenSegmentAnodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[1\] GND " "Pin \"sevenSegmentAnodes\[1\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743541797478 "|top|sevenSegmentAnodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[2\] GND " "Pin \"sevenSegmentAnodes\[2\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743541797478 "|top|sevenSegmentAnodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[3\] GND " "Pin \"sevenSegmentAnodes\[3\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743541797478 "|top|sevenSegmentAnodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[4\] GND " "Pin \"sevenSegmentAnodes\[4\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743541797478 "|top|sevenSegmentAnodes[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[5\] GND " "Pin \"sevenSegmentAnodes\[5\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743541797478 "|top|sevenSegmentAnodes[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743541797478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743541797759 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743541797977 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743541797977 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743541797977 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1743541797977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743541803069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743541803576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743541803576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10140 " "Implemented 10140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743541803944 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743541803944 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743541803944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9953 " "Implemented 9953 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743541803944 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743541803944 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1743541803944 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743541803944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743541803944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743541803962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 23:10:03 2025 " "Processing ended: Tue Apr  1 23:10:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743541803962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743541803962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743541803962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743541803962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743541805026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743541805026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 23:10:04 2025 " "Processing started: Tue Apr  1 23:10:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743541805026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743541805026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiPro-XG-V1 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiPro-XG-V1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743541805026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743541805049 ""}
{ "Info" "0" "" "Project  = MiPro-XG-V1" {  } {  } 0 0 "Project  = MiPro-XG-V1" 0 0 "Fitter" 0 0 1743541805049 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1743541805049 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1743541805144 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743541805166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743541805183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743541805183 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743541805215 ""}  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1743541805215 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1743541805216 ""}  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1743541805216 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743541805357 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743541805361 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743541805439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743541805439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743541805439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743541805439 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743541805439 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743541805448 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743541805448 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743541805448 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743541805448 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743541805448 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1743541805448 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743541805450 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743541805929 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 77 " "No exact pin location assignment(s) for 6 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1743541806104 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1 clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1 " "Successfully merged PLL clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1 and PLL clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1" {  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1743541806142 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/top.sdc " "Reading SDC File: '../constraints/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1743541807055 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743541807080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743541807080 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1743541807080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1743541807080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743541807129 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1743541807131 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743541807131 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743541807131 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  externalClk " "  20.000  externalClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743541807131 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743541807131 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1743541807131 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1743541807131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743541807895 ""}  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743541807895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743541807895 ""}  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743541807895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "externalClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node externalClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743541807895 ""}  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 16464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743541807895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743541807895 ""}  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 303 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743541807895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743541808602 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743541808610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743541808610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743541808620 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743541808636 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743541808653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743541808939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743541808948 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743541808948 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1743541808962 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1743541808962 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1743541808962 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 46 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 27 33 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 31 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743541808963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1743541808963 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1743541808963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541809499 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743541809509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743541810566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541811325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743541811383 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743541819627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541819627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743541820716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X56_Y11 X66_Y21 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21" {  } { { "loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21"} { { 12 { 0 ""} 56 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743541825158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743541825158 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "2 " "Failed to route the following 2 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mux62~2 " "Signal \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mux62~2\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541849314 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|op_1~8 " "Signal \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|op_1~8\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1743541849314 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1743541849314 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X45_Y12, I17) " "Routing resource LAB Block interconnect (X45_Y12, I17)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1743541849314 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1743541849314 ""}  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1743541849314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743541849315 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743541849315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541849321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743541849787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743541851455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541851455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743541852526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X56_Y11 X66_Y21 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21" {  } { { "loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21"} { { 12 { 0 ""} 56 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743541856802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743541856802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743541883861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743541883861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541883862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.34 " "Total time spent on timing analysis during the Fitter is 5.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743541884147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743541884202 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1743541884202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743541885752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743541885755 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1743541885755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743541887276 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743541888749 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1743541889464 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[0\] 3.3-V LVTTL AB7 " "Pin digitalIO_pins\[0\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[0] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[0\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[1\] 3.3-V LVTTL AB8 " "Pin digitalIO_pins\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[1] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[1\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[2\] 3.3-V LVTTL AB9 " "Pin digitalIO_pins\[2\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[2] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[2\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[3\] 3.3-V LVTTL Y10 " "Pin digitalIO_pins\[3\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[3] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[3\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[4\] 3.3-V LVTTL AA11 " "Pin digitalIO_pins\[4\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[4] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[4\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[5\] 3.3-V LVTTL AA12 " "Pin digitalIO_pins\[5\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[5] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[5\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enableSw 3.3-V LVTTL F15 " "Pin enableSw uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { enableSw } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "enableSw" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debugMode 3.3-V LVTTL A14 " "Pin debugMode uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { debugMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugMode" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "externalClk 3.3-V LVTTL P11 " "Pin externalClk uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { externalClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "externalClk" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetBtn 3.3-V LVTTL B8 " "Pin resetBtn uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { resetBtn } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetBtn" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClk 3.3-V LVTTL A7 " "Pin manualClk uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClk" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClocking 3.3-V LVTTL B14 " "Pin manualClocking uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClocking } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClocking" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "programmingMode 3.3-V LVTTL A13 " "Pin programmingMode uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { programmingMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "programmingMode" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL AB5 " "Pin rx uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743541889487 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1743541889487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/output_files/top.fit.smsg " "Generated suppressed messages file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743541889859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2206 " "Peak virtual memory: 2206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743541890826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 23:11:30 2025 " "Processing ended: Tue Apr  1 23:11:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743541890826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743541890826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743541890826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743541890826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743541891840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743541891841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 23:11:31 2025 " "Processing started: Tue Apr  1 23:11:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743541891841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743541891841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiPro-XG-V1 -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiPro-XG-V1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743541891841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743541893160 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743541893191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743541894062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 23:11:34 2025 " "Processing ended: Tue Apr  1 23:11:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743541894062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743541894062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743541894062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743541894062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743541894667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743541895022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743541895023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 23:11:34 2025 " "Processing started: Tue Apr  1 23:11:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743541895023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743541895023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiPro-XG-V1 -c top " "Command: quartus_sta MiPro-XG-V1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743541895023 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743541895046 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1743541895176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895193 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/top.sdc " "Reading SDC File: '../constraints/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1743541895625 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743541895646 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743541895646 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541895646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1743541895646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541895678 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743541895680 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743541895683 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1743541895726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743541895749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.753 " "Worst-case setup slack is -3.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.753             -35.786 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.753             -35.786 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.510               0.000 externalClk  " "   15.510               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.016               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.016               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 externalClk  " "    0.358               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.405               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.425               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.769 " "Worst-case recovery slack is 11.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.769               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   11.769               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.770               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.770               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 7.039 " "Worst-case removal slack is 7.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.039               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.039               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.488               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.488               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.583 " "Worst-case minimum pulse width slack is 9.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.583               0.000 externalClk  " "    9.583               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.649               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.671               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.671               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541895783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541895783 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541895840 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541895840 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541895840 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541895840 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.847 ns " "Worst Case Available Settling Time: 36.847 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541895840 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541895840 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541895840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743541895843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743541895869 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1743541895869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743541897433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541897685 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743541897746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.664 " "Worst-case setup slack is -1.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664              -2.822 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.664              -2.822 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.857               0.000 externalClk  " "   15.857               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.943               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.943               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541897747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 externalClk  " "    0.331               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.333               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.352               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541897768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.960 " "Worst-case recovery slack is 12.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.960               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.960               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.962               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.962               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541897773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.949 " "Worst-case removal slack is 5.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.949               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.949               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.361               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.361               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541897776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.595 " "Worst-case minimum pulse width slack is 9.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 externalClk  " "    9.595               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.669               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.669               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.690               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.690               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541897779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541897779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541897837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541897837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541897837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541897837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.068 ns " "Worst Case Available Settling Time: 37.068 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541897837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541897837 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541897837 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743541897839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541898043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.456 " "Worst-case setup slack is 8.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.456               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.456               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.626               0.000 externalClk  " "   17.626               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.937               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.937               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541898065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 externalClk  " "    0.163               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.201               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.210               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541898086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.818 " "Worst-case recovery slack is 15.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.818               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.818               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.824               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.824               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541898090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.444 " "Worst-case removal slack is 3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.444               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.444               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.651               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.651               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541898093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.326 " "Worst-case minimum pulse width slack is 9.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.326               0.000 externalClk  " "    9.326               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.710               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743541898096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743541898096 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541898156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541898156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541898156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541898156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.454 ns " "Worst Case Available Settling Time: 38.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541898156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1743541898156 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743541898156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743541898720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743541898733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743541898787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 23:11:38 2025 " "Processing ended: Tue Apr  1 23:11:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743541898787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743541898787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743541898787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743541898787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743541899842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743541899843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 23:11:39 2025 " "Processing started: Tue Apr  1 23:11:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743541899843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743541899843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiPro-XG-V1 -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiPro-XG-V1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743541899844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/simulation/questa/ simulation " "Generated file top.vho in folder \"/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743541900792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743541900845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 23:11:40 2025 " "Processing ended: Tue Apr  1 23:11:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743541900845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743541900845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743541900845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743541900845 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743541901477 ""}
