/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[190] ^ in_data[149];
  assign celloutsig_1_13z = ~(celloutsig_1_9z[0] ^ in_data[102]);
  assign celloutsig_1_17z = ~(celloutsig_1_16z ^ celloutsig_1_5z);
  assign celloutsig_1_19z = { celloutsig_1_12z[1], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_16z } & { celloutsig_1_6z[11:3], celloutsig_1_6z[8], celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_7z[2:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_10z } & { celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_1_7z = in_data[116:103] > { in_data[162:150], celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[58:56], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z } && { celloutsig_0_7z[5:3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_12z[7:6], celloutsig_0_15z } && celloutsig_0_8z[4:2];
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_2z);
  assign celloutsig_1_3z = in_data[116] & ~(in_data[153]);
  assign celloutsig_1_4z = celloutsig_1_1z & ~(in_data[168]);
  assign celloutsig_0_7z = celloutsig_0_5z[15:7] * celloutsig_0_4z[11:3];
  assign celloutsig_0_8z = celloutsig_0_7z[8:2] * { celloutsig_0_2z[5:0], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_3z } * celloutsig_0_5z[14:5];
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } * in_data[144:136];
  assign celloutsig_0_6z = { celloutsig_0_4z[10:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } != { celloutsig_0_4z[12:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_12z[5:1], celloutsig_0_14z } != { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[162:152], celloutsig_1_0z } != in_data[133:122];
  assign celloutsig_0_4z = { in_data[42:31], celloutsig_0_1z } | { in_data[52:43], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[11:3], celloutsig_0_2z, celloutsig_0_3z } | { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z[4:3], celloutsig_1_6z[8] } | { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_1z = | celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_7z[1] & celloutsig_0_9z;
  assign celloutsig_0_10z = ^ in_data[90:84];
  assign celloutsig_0_15z = ^ { in_data[44:37], celloutsig_0_9z };
  assign celloutsig_1_8z = ^ { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_8z } >>> { celloutsig_0_5z[10:3], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_12z = { in_data[168:163], celloutsig_1_1z } - { celloutsig_1_9z[1:0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_7z - { celloutsig_0_11z[7:2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[84:78] - in_data[36:30];
  assign celloutsig_1_14z = ~((celloutsig_1_6z[15] & celloutsig_1_8z) | celloutsig_1_8z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[19:17];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[4] & celloutsig_0_1z) | (celloutsig_0_0z[2] & celloutsig_0_1z));
  assign celloutsig_1_16z = ~((celloutsig_1_14z & celloutsig_1_13z) | (celloutsig_1_9z[0] & celloutsig_1_3z));
  assign celloutsig_1_0z = ~((in_data[158] & in_data[142]) | (in_data[189] & in_data[120]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_3z));
  assign { celloutsig_1_6z[11], celloutsig_1_6z[12], celloutsig_1_6z[13], celloutsig_1_6z[9], celloutsig_1_6z[10], celloutsig_1_6z[4], celloutsig_1_6z[7], celloutsig_1_6z[3], celloutsig_1_6z[1:0], celloutsig_1_6z[5], celloutsig_1_6z[6], celloutsig_1_6z[8], celloutsig_1_6z[14], celloutsig_1_6z[18:15] } = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[137:134] } | { celloutsig_1_4z, celloutsig_1_0z, in_data[121], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, in_data[122], in_data[126:123] };
  assign celloutsig_1_6z[2] = celloutsig_1_6z[8];
  assign { out_data[128], out_data[108:96], out_data[54:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
