
+incdir+${MOR1KX_SOC}/ve/mor1kx_soc_gate_uvm/tb
+incdir+${MOR1KX_SOC}/ve/mor1kx_soc_gate_uvm/tests

// Gate level design
 ${MOR1KX_SOC}/synth/rundir/mor1kx_soc/synth/simulation/modelsim/mor1kx_soc.vo
// ${QUARTUS_ROOTDIR}/../modelsim_ase/altera/verilog/src/altera_lnsim.sv
// ${QUARTUS_ROOTDIR}/../modelsim_ase/altera/verilog/src/altera_primitives.v
${QUARTUS_ROOTDIR}/eda/sim_lib/cyclonev_atoms.v
${QUARTUS_ROOTDIR}/eda/sim_lib/altera_primitives.v
${QUARTUS_ROOTDIR}/eda/sim_lib/altera_lnsim.sv
${QUARTUS_ROOTDIR}/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v

${MOR1KX_SOC}/ve/mor1kx_soc_gate_uvm/tb/mor1kx_soc_gate_uvm_env_pkg.sv
${MOR1KX_SOC}/ve/mor1kx_soc_gate_uvm/tests/mor1kx_soc_gate_uvm_tests_pkg.sv
${MOR1KX_SOC}/ve/mor1kx_soc_gate_uvm/tb/mor1kx_soc_gate_uvm_tb.sv


