INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../userdma_test.cpp in debug mode
   Compiling ../../../../userdma.cpp in debug mode
   Generating csim.exe
before-phase s2m_buf_sts is 0
Prepare data stream
before-phase m2s_buf_sts is 65
Call S2MM/MM2S design

after-phase s2m_buf_sts is 1
after-phase m2s_buf_sts is 1

s2m_err: 0
S2M data
out_b, address: a02ff640
3e8 3e9 3ea 3eb 3ec 3ed 3ee 3ef 3f0 3f1 3f2 3f3 3f4 3f5 3f6 3f7 3f8 3f9 3fa 3fb 3fc 3fd 3fe 3ff 400 401 402 403 404 405 406 407 
408 409 40a 40b 40c 40d 40e 40f 410 411 412 413 414 415 416 417 418 419 41a 41b 41c 41d 41e 41f 420 421 422 423 424 425 426 427 

M2S data

0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016 0017 0018 0019 0020 0021 0022 0023 0024 0025 0026 0027 0028 0029 0030 0031 
0032 0033 0034 0035 0036 0037 0038 0039 0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 

m2s_sof_err-->0 
m2s_sof_err-->0 
clear s2m_buf_sts -> 0
clear m2s_buf_sts -> 0
s2m_err: 0

WARNING: Hls::stream 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
