Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Mar 14 12:14:43 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.138        0.000                      0                11205        0.025        0.000                      0                11205        9.020        0.000                       0                  4516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.138        0.000                      0                11205        0.025        0.000                      0                11205        9.020        0.000                       0                  4516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.458ns  (logic 8.575ns (44.068%)  route 10.883ns (55.932%))
  Logic Levels:           27  (CARRY4=14 LUT2=2 LUT3=1 LUT4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.131     8.766    system_i/EV/SD_0/inst/mult0/p1/act[0]
    SLICE_X52Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.890 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.890    system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_13_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.530 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_9/O[3]
                         net (fo=4, routed)           0.604    10.134    system_i/EV/SD_0/inst/mult0/p1/in006_out[3]
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.306    10.440 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.440    system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_i_7_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.324 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__4/O[1]
                         net (fo=2, routed)           0.665    11.989    system_i/EV/SD_0/inst/mult0/p1/in1[21]
    SLICE_X51Y58         LUT3 (Prop_lut3_I2_O)        0.303    12.292 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.292    system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_i_3_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.842 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.842    system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.176 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__5/O[1]
                         net (fo=2, routed)           0.674    13.850    system_i/EV/SD_0/inst/plus0/out0[25]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.303    14.153 r  system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.153    system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_i_3_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.686 r  system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    14.686    system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.001 f  system_i/EV/SD_0/inst/plus0/panjang_r0[28]_INST_0/O[3]
                         net (fo=31, routed)          0.833    15.834    system_i/EV/SD_0/inst/plus0/panjang_r0[31]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.307    16.141 r  system_i/EV/SD_0/inst/plus0/panjang_w0[3]_INST_0/O
                         net (fo=11, routed)          1.005    17.146    system_i/EV/SD_0/inst/plus0/D[3]
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    17.270 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    17.270    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_107_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.803 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    17.803    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_76_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.920 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.920    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_49_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.037 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.037    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_22_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.154 f  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           1.091    19.245    system_i/EV/SD_0/inst/plus0/comp/level_r0310_in
    SLICE_X36Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.369 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0/O
                         net (fo=23, routed)          1.115    20.484    system_i/EV/RD_0/inst/analyzer0/reg1/state[1]
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.153    20.637 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_4__1/O
                         net (fo=1, routed)           0.663    21.300    system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_4__1_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I2_O)        0.331    21.631 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_2__1/O
                         net (fo=1, routed)           0.654    22.284    system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_2__1_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.408 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_1__1/O
                         net (fo=1, routed)           0.000    22.408    system_i/EV/RD_0/inst/analyzer0/reg1/w_min0[0]
    SLICE_X34Y59         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.478    22.657    system_i/EV/RD_0/inst/analyzer0/reg1/clk
    SLICE_X34Y59         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/C
                         clock pessimism              0.115    22.772    
                         clock uncertainty           -0.302    22.470    
    SLICE_X34Y59         FDRE (Setup_fdre_C_D)        0.077    22.547    system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -22.408    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.329ns  (logic 8.628ns (44.638%)  route 10.701ns (55.362%))
  Logic Levels:           27  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.965     8.601    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.725 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.725    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.609 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           0.745    10.354    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.303    10.657 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    10.657    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.189 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.653    12.175    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X48Y58         LUT3 (Prop_lut3_I2_O)        0.303    12.478 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.478    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.028 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.028    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.362 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.605    13.968    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X46Y59         LUT2 (Prop_lut2_I0_O)        0.303    14.271 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.271    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.914 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.056    15.970    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.307    16.277 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.775    17.052    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.124    17.176 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_91/O
                         net (fo=1, routed)           0.000    17.176    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_91_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.726 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.726    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_58_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.840 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.840    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_31_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.954 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.954    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.068 f  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.326    19.394    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.518 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.622    21.140    system_i/EV/RD_0/inst/analyzer0/reg0/state[4]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.264 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_5/O
                         net (fo=1, routed)           0.000    21.264    system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_5_n_0
    SLICE_X36Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    21.478 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]_i_3/O
                         net (fo=1, routed)           0.504    21.982    system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.297    22.279 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.279    system_i/EV/RD_0/inst/analyzer0/reg0/w_max0[0]
    SLICE_X36Y44         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.495    22.674    system_i/EV/RD_0/inst/analyzer0/reg0/clk
    SLICE_X36Y44         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/C
                         clock pessimism              0.129    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.079    22.580    system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                         -22.279    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.576ns  (logic 7.967ns (42.888%)  route 10.609ns (57.112%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.131     8.766    system_i/EV/SD_0/inst/mult0/p1/act[0]
    SLICE_X52Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.890 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.890    system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_13_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.530 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_9/O[3]
                         net (fo=4, routed)           0.604    10.134    system_i/EV/SD_0/inst/mult0/p1/in006_out[3]
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.306    10.440 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.440    system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_i_7_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.324 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__4/O[1]
                         net (fo=2, routed)           0.665    11.989    system_i/EV/SD_0/inst/mult0/p1/in1[21]
    SLICE_X51Y58         LUT3 (Prop_lut3_I2_O)        0.303    12.292 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.292    system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_i_3_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.842 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.842    system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.176 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__5/O[1]
                         net (fo=2, routed)           0.674    13.850    system_i/EV/SD_0/inst/plus0/out0[25]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.303    14.153 r  system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.153    system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_i_3_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.686 r  system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    14.686    system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.001 f  system_i/EV/SD_0/inst/plus0/panjang_r0[28]_INST_0/O[3]
                         net (fo=31, routed)          0.833    15.834    system_i/EV/SD_0/inst/plus0/panjang_r0[31]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.307    16.141 r  system_i/EV/SD_0/inst/plus0/panjang_w0[3]_INST_0/O
                         net (fo=11, routed)          1.005    17.146    system_i/EV/SD_0/inst/plus0/D[3]
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    17.270 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    17.270    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_107_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.803 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    17.803    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_76_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.920 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.920    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_49_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.037 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.037    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_22_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.154 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           1.342    19.496    system_i/EV/SD_0/inst/plus0/comp/level_r0310_in
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    19.620 r  system_i/EV/SD_0/inst/plus0/next_state[0]_INST_0/O
                         net (fo=20, routed)          1.906    21.526    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y5          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.523    22.702    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.831    
                         clock uncertainty           -0.302    22.529    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.963    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -21.526    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.598ns  (logic 7.936ns (42.670%)  route 10.662ns (57.330%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 22.790 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.124     8.760    system_i/EV/SD_0/inst/mult3/p1/act[0]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     8.884    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.417 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.417    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.740 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__3_i_9__2/O[1]
                         net (fo=4, routed)           0.804    10.544    system_i/EV/SD_0/inst/mult3/p1/in000_out[5]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.306    10.850 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    10.850    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.382 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.382    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.716 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.610    12.326    system_i/EV/SD_0/inst/mult3/p1/in1[25]
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.303    12.629 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    12.629    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.179 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.513 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.623    14.136    system_i/EV/SD_0/inst/plus3/out0[29]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.303    14.439 r  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.439    system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.079 f  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0/O[3]
                         net (fo=31, routed)          1.149    16.228    system_i/EV/SD_0/inst/plus3/panjang_r3[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.306    16.534 r  system_i/EV/SD_0/inst/plus3/panjang_w3[0]_INST_0/O
                         net (fo=11, routed)          0.869    17.404    system_i/EV/SD_0/inst/plus3/D[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    17.528    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.041 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.041    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.158 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.158    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.275 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.275    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.392 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.264    19.655    system_i/EV/SD_0/inst/plus3/comp/level_r332_in
    SLICE_X34Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.779 r  system_i/EV/SD_0/inst/plus3/next_state[6]_INST_0/O
                         net (fo=15, routed)          1.769    21.548    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.611    22.790    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.919    
                         clock uncertainty           -0.302    22.617    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    22.051    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.560ns  (logic 7.993ns (43.065%)  route 10.567ns (56.935%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 22.790 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          0.965     8.601    system_i/EV/SD_0/inst/mult2/p1/act[0]
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124     8.725 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1/O
                         net (fo=1, routed)           0.000     8.725    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_13__1_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.275 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/EV/SD_0/inst/mult2/p1/out0_carry__2_i_9__1_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.609 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__3_i_9__1/O[1]
                         net (fo=4, routed)           0.745    10.354    system_i/EV/SD_0/inst/mult2/p1/in002_out[5]
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.303    10.657 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    10.657    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_i_8__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.189 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/EV/SD_0/inst/mult2/p1/out0_carry__4_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  system_i/EV/SD_0/inst/mult2/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.653    12.175    system_i/EV/SD_0/inst/mult2/p1/in1[25]
    SLICE_X48Y58         LUT3 (Prop_lut3_I2_O)        0.303    12.478 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    12.478    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_i_3__1_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.028 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.028    system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__5_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.362 r  system_i/EV/SD_0/inst/mult2/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.605    13.968    system_i/EV/SD_0/inst/plus2/out0[29]
    SLICE_X46Y59         LUT2 (Prop_lut2_I0_O)        0.303    14.271 r  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.271    system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0_i_3_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.914 f  system_i/EV/SD_0/inst/plus2/panjang_r2[28]_INST_0/O[3]
                         net (fo=31, routed)          1.056    15.970    system_i/EV/SD_0/inst/plus2/panjang_r2[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.307    16.277 r  system_i/EV/SD_0/inst/plus2/panjang_w2[3]_INST_0/O
                         net (fo=11, routed)          0.775    17.052    system_i/EV/SD_0/inst/plus2/D[3]
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.124    17.176 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_91/O
                         net (fo=1, routed)           0.000    17.176    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_91_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.726 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.726    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_58_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.840 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.840    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_31_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.954 r  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.954    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.068 f  system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.326    19.394    system_i/EV/SD_0/inst/plus2/next_state[5]_INST_0_i_1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.518 r  system_i/EV/SD_0/inst/plus2/next_state[4]_INST_0/O
                         net (fo=19, routed)          1.992    21.510    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.611    22.790    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.919    
                         clock uncertainty           -0.302    22.617    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.051    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                         -21.510    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 7.967ns (43.006%)  route 10.558ns (56.994%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 22.790 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.131     8.766    system_i/EV/SD_0/inst/mult0/p1/act[0]
    SLICE_X52Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.890 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.890    system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_13_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.530 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__2_i_9/O[3]
                         net (fo=4, routed)           0.604    10.134    system_i/EV/SD_0/inst/mult0/p1/in006_out[3]
    SLICE_X53Y57         LUT4 (Prop_lut4_I2_O)        0.306    10.440 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.440    system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_i_7_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/EV/SD_0/inst/mult0/p1/out0_carry__3_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.324 r  system_i/EV/SD_0/inst/mult0/p1/out0_carry__4/O[1]
                         net (fo=2, routed)           0.665    11.989    system_i/EV/SD_0/inst/mult0/p1/in1[21]
    SLICE_X51Y58         LUT3 (Prop_lut3_I2_O)        0.303    12.292 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.292    system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_i_3_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.842 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.842    system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__4_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.176 r  system_i/EV/SD_0/inst/mult0/p1/out0__93_carry__5/O[1]
                         net (fo=2, routed)           0.674    13.850    system_i/EV/SD_0/inst/plus0/out0[25]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.303    14.153 r  system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.153    system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_i_3_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.686 r  system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    14.686    system_i/EV/SD_0/inst/plus0/panjang_r0[24]_INST_0_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.001 f  system_i/EV/SD_0/inst/plus0/panjang_r0[28]_INST_0/O[3]
                         net (fo=31, routed)          0.833    15.834    system_i/EV/SD_0/inst/plus0/panjang_r0[31]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.307    16.141 r  system_i/EV/SD_0/inst/plus0/panjang_w0[3]_INST_0/O
                         net (fo=11, routed)          1.005    17.146    system_i/EV/SD_0/inst/plus0/D[3]
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    17.270 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    17.270    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_107_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.803 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    17.803    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_76_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.920 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.920    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_49_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.037 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.037    system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_22_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.154 r  system_i/EV/SD_0/inst/plus0/next_state[1]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           1.342    19.496    system_i/EV/SD_0/inst/plus0/comp/level_r0310_in
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    19.620 r  system_i/EV/SD_0/inst/plus0/next_state[0]_INST_0/O
                         net (fo=20, routed)          1.856    21.475    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.611    22.790    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.919    
                         clock uncertainty           -0.302    22.617    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    22.051    system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                         -21.475    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.413ns  (logic 7.936ns (43.099%)  route 10.477ns (56.901%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.124     8.760    system_i/EV/SD_0/inst/mult3/p1/act[0]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     8.884    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.417 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.417    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.740 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__3_i_9__2/O[1]
                         net (fo=4, routed)           0.804    10.544    system_i/EV/SD_0/inst/mult3/p1/in000_out[5]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.306    10.850 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    10.850    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.382 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.382    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.716 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.610    12.326    system_i/EV/SD_0/inst/mult3/p1/in1[25]
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.303    12.629 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    12.629    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.179 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.513 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.623    14.136    system_i/EV/SD_0/inst/plus3/out0[29]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.303    14.439 r  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.439    system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.079 f  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0/O[3]
                         net (fo=31, routed)          1.149    16.228    system_i/EV/SD_0/inst/plus3/panjang_r3[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.306    16.534 r  system_i/EV/SD_0/inst/plus3/panjang_w3[0]_INST_0/O
                         net (fo=11, routed)          0.869    17.404    system_i/EV/SD_0/inst/plus3/D[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    17.528    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.041 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.041    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.158 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.158    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.275 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.275    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.392 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.264    19.655    system_i/EV/SD_0/inst/plus3/comp/level_r332_in
    SLICE_X34Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.779 r  system_i/EV/SD_0/inst/plus3/next_state[6]_INST_0/O
                         net (fo=15, routed)          1.584    21.363    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y5          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.523    22.702    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.831    
                         clock uncertainty           -0.302    22.529    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    21.963    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -21.363    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 7.936ns (42.936%)  route 10.547ns (57.064%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.124     8.760    system_i/EV/SD_0/inst/mult3/p1/act[0]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     8.884    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.417 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.417    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.740 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__3_i_9__2/O[1]
                         net (fo=4, routed)           0.804    10.544    system_i/EV/SD_0/inst/mult3/p1/in000_out[5]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.306    10.850 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    10.850    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.382 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.382    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.716 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.610    12.326    system_i/EV/SD_0/inst/mult3/p1/in1[25]
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.303    12.629 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    12.629    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.179 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.513 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.623    14.136    system_i/EV/SD_0/inst/plus3/out0[29]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.303    14.439 r  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.439    system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.079 f  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0/O[3]
                         net (fo=31, routed)          1.149    16.228    system_i/EV/SD_0/inst/plus3/panjang_r3[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.306    16.534 r  system_i/EV/SD_0/inst/plus3/panjang_w3[0]_INST_0/O
                         net (fo=11, routed)          0.869    17.404    system_i/EV/SD_0/inst/plus3/D[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    17.528    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.041 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.041    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.158 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.158    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.275 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.275    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.392 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.264    19.655    system_i/EV/SD_0/inst/plus3/comp/level_r332_in
    SLICE_X34Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.779 r  system_i/EV/SD_0/inst/plus3/next_state[6]_INST_0/O
                         net (fo=15, routed)          1.654    21.433    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.616    22.795    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.924    
                         clock uncertainty           -0.302    22.622    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    22.056    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                         -21.433    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.352ns  (logic 7.936ns (43.244%)  route 10.416ns (56.756%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 22.707 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.124     8.760    system_i/EV/SD_0/inst/mult3/p1/act[0]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     8.884    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.417 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.417    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.740 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__3_i_9__2/O[1]
                         net (fo=4, routed)           0.804    10.544    system_i/EV/SD_0/inst/mult3/p1/in000_out[5]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.306    10.850 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    10.850    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.382 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.382    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.716 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.610    12.326    system_i/EV/SD_0/inst/mult3/p1/in1[25]
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.303    12.629 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    12.629    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.179 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.513 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.623    14.136    system_i/EV/SD_0/inst/plus3/out0[29]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.303    14.439 r  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.439    system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.079 f  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0/O[3]
                         net (fo=31, routed)          1.149    16.228    system_i/EV/SD_0/inst/plus3/panjang_r3[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.306    16.534 r  system_i/EV/SD_0/inst/plus3/panjang_w3[0]_INST_0/O
                         net (fo=11, routed)          0.869    17.404    system_i/EV/SD_0/inst/plus3/D[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    17.528    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.041 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.041    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.158 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.158    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.275 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.275    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.392 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.264    19.655    system_i/EV/SD_0/inst/plus3/comp/level_r332_in
    SLICE_X34Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.779 r  system_i/EV/SD_0/inst/plus3/next_state[6]_INST_0/O
                         net (fo=15, routed)          1.522    21.302    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.528    22.707    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.836    
                         clock uncertainty           -0.302    22.534    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    21.968    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.968    
                         arrival time                         -21.302    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.298ns  (logic 7.936ns (43.370%)  route 10.362ns (56.630%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=1 LUT4=6 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.656     2.950    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=5, routed)           0.690     4.096    system_i/CU_0/inst/max_episode[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  system_i/CU_0/inst/epsilon0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.220    system_i/CU_0/inst/epsilon0_carry_i_3_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.800 r  system_i/CU_0/inst/epsilon0_carry/O[2]
                         net (fo=2, routed)           0.901     5.701    system_i/CU_0/inst/in7[2]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.302     6.003 r  system_i/CU_0/inst/sel_act_carry_i_7/O
                         net (fo=1, routed)           0.000     6.003    system_i/CU_0/inst/sel_act_carry_i_7_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.536 r  system_i/CU_0/inst/sel_act_carry/CO[3]
                         net (fo=1, routed)           0.000     6.536    system_i/CU_0/inst/sel_act_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.653 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.858     7.512    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=71, routed)          1.124     8.760    system_i/EV/SD_0/inst/mult3/p1/act[0]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2/O
                         net (fo=1, routed)           0.000     8.884    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_13__2_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.417 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     9.417    system_i/EV/SD_0/inst/mult3/p1/out0_carry__2_i_9__2_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.740 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__3_i_9__2/O[1]
                         net (fo=4, routed)           0.804    10.544    system_i/EV/SD_0/inst/mult3/p1/in000_out[5]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.306    10.850 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2/O
                         net (fo=1, routed)           0.000    10.850    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_i_8__2_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.382 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.382    system_i/EV/SD_0/inst/mult3/p1/out0_carry__4_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.716 r  system_i/EV/SD_0/inst/mult3/p1/out0_carry__5/O[1]
                         net (fo=2, routed)           0.610    12.326    system_i/EV/SD_0/inst/mult3/p1/in1[25]
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.303    12.629 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000    12.629    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_i_3__2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.179 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.179    system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__5_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.513 r  system_i/EV/SD_0/inst/mult3/p1/out0__93_carry__6/O[1]
                         net (fo=2, routed)           0.623    14.136    system_i/EV/SD_0/inst/plus3/out0[29]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.303    14.439 r  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.439    system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0_i_3_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.079 f  system_i/EV/SD_0/inst/plus3/panjang_r3[28]_INST_0/O[3]
                         net (fo=31, routed)          1.149    16.228    system_i/EV/SD_0/inst/plus3/panjang_r3[31]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.306    16.534 r  system_i/EV/SD_0/inst/plus3/panjang_w3[0]_INST_0/O
                         net (fo=11, routed)          0.869    17.404    system_i/EV/SD_0/inst/plus3/D[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    17.528    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_100_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.041 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.041    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_67_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.158 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.158    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_40_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.275 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.275    system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_13_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.392 f  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0_i_2/CO[3]
                         net (fo=2, routed)           1.076    19.468    system_i/EV/SD_0/inst/plus3/comp/level_r332_in
    SLICE_X34Y57         LUT4 (Prop_lut4_I2_O)        0.124    19.592 r  system_i/EV/SD_0/inst/plus3/next_state[7]_INST_0/O
                         net (fo=16, routed)          1.656    21.248    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y5          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        1.523    22.702    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129    22.831    
                         clock uncertainty           -0.302    22.529    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    21.963    system_i/RAM_Block/RAM_3/Action_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -21.248    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.846%)  route 0.181ns (56.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.639     0.975    system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/PS/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.181     1.297    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X38Y96         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.456%)  route 0.178ns (43.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.565     0.901    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y49         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/Q
                         net (fo=1, routed)           0.178     1.207    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[5]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.103     1.310 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.310    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.826     1.192    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y50         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.107     1.269    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.943%)  route 0.218ns (49.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.637     0.973    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y104        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=3, routed)           0.218     1.319    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X50Y104        LUT6 (Prop_lut6_I3_O)        0.098     1.417 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.417    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X50Y104        FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.906     1.272    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y104        FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.120     1.353    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.444%)  route 0.237ns (61.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.551     0.887    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y91         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.237     1.272    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X46Y89         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.822     1.188    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y89         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.208    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.769%)  route 0.229ns (55.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.556     0.892    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X45Y95         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.229     1.262    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][7]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.307    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[7]
    SLICE_X51Y96         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.820     1.186    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y96         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.243    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.295%)  route 0.219ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.558     0.894    system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y56         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.219     1.261    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.868     1.234    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.243     1.196    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.672%)  route 0.230ns (55.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.556     0.892    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X47Y94         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.230     1.263    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.308 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.308    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[0]
    SLICE_X51Y95         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.820     1.186    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y95         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     1.242    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.014%)  route 0.218ns (62.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.555     0.891    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X47Y90         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/Q
                         net (fo=1, routed)           0.218     1.236    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[35]
    SLICE_X51Y89         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.818     1.184    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X51Y89         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.017     1.166    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/CU_0/inst/i_lsfr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.280%)  route 0.254ns (57.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.553     0.889    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y50         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.254     1.284    system_i/CU_0/inst/seed[7]
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.329 r  system_i/CU_0/inst/i_lsfr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.329    system_i/CU_0/inst/i_lsfr[7]
    SLICE_X49Y49         FDRE                                         r  system_i/CU_0/inst/i_lsfr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.830     1.196    system_i/CU_0/inst/clk
    SLICE_X49Y49         FDRE                                         r  system_i/CU_0/inst/i_lsfr_reg[7]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/CU_0/inst/i_lsfr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.962%)  route 0.237ns (56.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.636     0.972    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X47Y111        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.237     1.350    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_1[0]
    SLICE_X53Y111        LUT5 (Prop_lut5_I4_O)        0.045     1.395 r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.395    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X53Y111        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4516, routed)        0.904     1.270    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X53Y111        FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X53Y111        FDRE (Hold_fdre_C_D)         0.091     1.322    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7   system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7   system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y72  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y72  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y72  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y72  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y67  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



