Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:07:33 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.376        0.000                      0                14811        0.044        0.000                      0                14811        3.225        0.000                       0                  7084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.376        0.000                      0                14811        0.044        0.000                      0                14811        3.225        0.000                       0                  7084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.669ns (11.938%)  route 4.935ns (88.062%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.311     1.760    j2_0/A_j2_k_0_write_en
    SLICE_X26Y117        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.799 r  j2_0/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.908     3.707    A0_0/out[31]_i_4_1
    SLICE_X21Y23         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     3.854 r  A0_0/out[11]_i_7/O
                         net (fo=1, routed)           0.099     3.953    A0_0/out[11]_i_7_n_0
    SLICE_X20Y23         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     4.051 r  A0_0/out[11]_i_2/O
                         net (fo=1, routed)           0.027     4.078    A0_0/out[11]_i_2_n_0
    SLICE_X20Y23         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     4.168 r  A0_0/out_reg[11]_i_1/O
                         net (fo=3, routed)           1.472     5.640    A_j2_k_0/A0_0_read_data[11]
    SLICE_X23Y124        FDRE                                         r  A_j2_k_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.024     7.024    A_j2_k_0/clk
    SLICE_X23Y124        FDRE                                         r  A_j2_k_0/out_reg[11]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y124        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_j2_k_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 0.913ns (16.418%)  route 4.648ns (83.582%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.307     1.355    fsm3/done_reg_1
    SLICE_X25Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.393 r  fsm3/mem[11][7][31]_i_12/O
                         net (fo=8, routed)           0.643     2.036    fsm3/mem[11][7][31]_i_12_n_0
    SLICE_X26Y89         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.210 r  fsm3/out[17]_i_39__0/O
                         net (fo=108, routed)         1.144     3.354    A0_0/out[9]_i_11_1
    SLICE_X31Y18         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     3.416 r  A0_0/out[17]_i_27/O
                         net (fo=1, routed)           0.207     3.623    A0_0/out[17]_i_27_n_0
    SLICE_X31Y20         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     3.771 r  A0_0/out[17]_i_9/O
                         net (fo=1, routed)           0.126     3.897    A0_0/out[17]_i_9_n_0
    SLICE_X29Y20         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.044 r  A0_0/out[17]_i_3/O
                         net (fo=1, routed)           0.023     4.067    A0_0/out[17]_i_3_n_0
    SLICE_X29Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.156 r  A0_0/out_reg[17]_i_1/O
                         net (fo=3, routed)           1.441     5.597    A_j2_k_0/A0_0_read_data[17]
    SLICE_X29Y121        FDRE                                         r  A_j2_k_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_j2_k_0/clk
    SLICE_X29Y121        FDRE                                         r  A_j2_k_0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y121        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_j2_k_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.669ns (12.082%)  route 4.868ns (87.918%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.311     1.760    j2_0/A_j2_k_0_write_en
    SLICE_X26Y117        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.799 r  j2_0/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.908     3.707    A0_0/out[31]_i_4_1
    SLICE_X21Y23         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     3.854 r  A0_0/out[11]_i_7/O
                         net (fo=1, routed)           0.099     3.953    A0_0/out[11]_i_7_n_0
    SLICE_X20Y23         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     4.051 r  A0_0/out[11]_i_2/O
                         net (fo=1, routed)           0.027     4.078    A0_0/out[11]_i_2_n_0
    SLICE_X20Y23         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     4.168 r  A0_0/out_reg[11]_i_1/O
                         net (fo=3, routed)           1.405     5.573    A_read0_0/A0_0_read_data[11]
    SLICE_X21Y124        FDRE                                         r  A_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X21Y124        FDRE                                         r  A_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y124        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.668ns (12.110%)  route 4.848ns (87.890%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.261     1.710    j2_0/A_j2_k_0_write_en
    SLICE_X25Y117        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.808 r  j2_0/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.721     3.529    A0_0/out[31]_i_4_0
    SLICE_X16Y35         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.677 r  A0_0/out[10]_i_11/O
                         net (fo=1, routed)           0.341     4.018    A0_0/out[10]_i_11_n_0
    SLICE_X19Y37         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.056 r  A0_0/out[10]_i_3/O
                         net (fo=1, routed)           0.023     4.079    A0_0/out[10]_i_3_n_0
    SLICE_X19Y37         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.168 r  A0_0/out_reg[10]_i_1/O
                         net (fo=3, routed)           1.384     5.552    A_read0_0/A0_0_read_data[10]
    SLICE_X19Y120        FDRE                                         r  A_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X19Y120        FDRE                                         r  A_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y120        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.913ns (16.609%)  route 4.584ns (83.391%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.307     1.355    fsm3/done_reg_1
    SLICE_X25Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     1.393 r  fsm3/mem[11][7][31]_i_12/O
                         net (fo=8, routed)           0.643     2.036    fsm3/mem[11][7][31]_i_12_n_0
    SLICE_X26Y89         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.210 r  fsm3/out[17]_i_39__0/O
                         net (fo=108, routed)         1.144     3.354    A0_0/out[9]_i_11_1
    SLICE_X31Y18         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     3.416 r  A0_0/out[17]_i_27/O
                         net (fo=1, routed)           0.207     3.623    A0_0/out[17]_i_27_n_0
    SLICE_X31Y20         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     3.771 r  A0_0/out[17]_i_9/O
                         net (fo=1, routed)           0.126     3.897    A0_0/out[17]_i_9_n_0
    SLICE_X29Y20         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.044 r  A0_0/out[17]_i_3/O
                         net (fo=1, routed)           0.023     4.067    A0_0/out[17]_i_3_n_0
    SLICE_X29Y20         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.156 r  A0_0/out_reg[17]_i_1/O
                         net (fo=3, routed)           1.377     5.533    A_read0_0/A0_0_read_data[17]
    SLICE_X26Y121        FDRE                                         r  A_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X26Y121        FDRE                                         r  A_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y121        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.768ns (14.022%)  route 4.709ns (85.978%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.261     1.710    j2_0/A_j2_k_0_write_en
    SLICE_X25Y117        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.808 r  j2_0/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.795     3.603    A0_0/out[31]_i_4_0
    SLICE_X17Y20         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.780 r  A0_0/out[5]_i_5/O
                         net (fo=1, routed)           0.210     3.990    A0_0/out[5]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.106 r  A0_0/out[5]_i_2/O
                         net (fo=1, routed)           0.010     4.116    A0_0/out[5]_i_2_n_0
    SLICE_X18Y23         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.198 r  A0_0/out_reg[5]_i_1/O
                         net (fo=3, routed)           1.315     5.513    A_sh_read0_0/A0_0_read_data[5]
    SLICE_X22Y114        FDRE                                         r  A_sh_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X22Y114        FDRE                                         r  A_sh_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y114        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.722ns (13.226%)  route 4.737ns (86.774%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.261     1.710    j2_0/A_j2_k_0_write_en
    SLICE_X25Y117        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.808 r  j2_0/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.714     3.522    A0_0/out[31]_i_4_0
    SLICE_X31Y23         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     3.670 r  A0_0/out[14]_i_7/O
                         net (fo=1, routed)           0.221     3.891    A0_0/out[14]_i_7_n_0
    SLICE_X30Y20         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.990 r  A0_0/out[14]_i_2/O
                         net (fo=1, routed)           0.010     4.000    A0_0/out[14]_i_2_n_0
    SLICE_X30Y20         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.082 r  A0_0/out_reg[14]_i_1/O
                         net (fo=3, routed)           1.413     5.495    A_read0_0/A0_0_read_data[14]
    SLICE_X21Y124        FDRE                                         r  A_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X21Y124        FDRE                                         r  A_read0_0/out_reg[14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y124        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.722ns (13.272%)  route 4.718ns (86.728%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.261     1.710    j2_0/A_j2_k_0_write_en
    SLICE_X25Y117        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.808 r  j2_0/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.714     3.522    A0_0/out[31]_i_4_0
    SLICE_X31Y23         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     3.670 r  A0_0/out[14]_i_7/O
                         net (fo=1, routed)           0.221     3.891    A0_0/out[14]_i_7_n_0
    SLICE_X30Y20         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.990 r  A0_0/out[14]_i_2/O
                         net (fo=1, routed)           0.010     4.000    A0_0/out[14]_i_2_n_0
    SLICE_X30Y20         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.082 r  A0_0/out_reg[14]_i_1/O
                         net (fo=3, routed)           1.394     5.476    A_j2_k_0/A0_0_read_data[14]
    SLICE_X29Y122        FDRE                                         r  A_j2_k_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.026     7.026    A_j2_k_0/clk
    SLICE_X29Y122        FDRE                                         r  A_j2_k_0/out_reg[14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y122        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    A_j2_k_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.645ns (11.916%)  route 4.768ns (88.084%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.261     1.710    j2_0/A_j2_k_0_write_en
    SLICE_X25Y117        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.808 r  j2_0/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.777     3.585    A0_0/out[31]_i_4_0
    SLICE_X31Y37         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.685 r  A0_0/out[0]_i_7/O
                         net (fo=1, routed)           0.159     3.844    A0_0/out[0]_i_7_n_0
    SLICE_X29Y37         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     3.906 r  A0_0/out[0]_i_2/O
                         net (fo=1, routed)           0.027     3.933    A0_0/out[0]_i_2_n_0
    SLICE_X29Y37         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     4.023 r  A0_0/out_reg[0]_i_1/O
                         net (fo=3, routed)           1.426     5.449    A_sh_read0_0/A0_0_read_data[0]
    SLICE_X23Y114        FDRE                                         r  A_sh_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X23Y114        FDRE                                         r  A_sh_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y114        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j2_k_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.768ns (14.217%)  route 4.634ns (85.783%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.036     0.036    cond_computed3/clk
    SLICE_X25Y117        FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed3/out_reg[0]/Q
                         net (fo=5, routed)           0.506     0.638    fsm4/cond_computed3_out
    SLICE_X25Y117        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     0.756 f  fsm4/out[3]_i_5__0/O
                         net (fo=2, routed)           0.251     1.007    fsm4/out_reg[0]_2
    SLICE_X24Y118        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.048 f  fsm4/out[31]_i_2__3/O
                         net (fo=9, routed)           0.361     1.409    fsm3/done_reg_1
    SLICE_X25Y124        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.449 r  fsm3/out[31]_i_1__1/O
                         net (fo=36, routed)          0.261     1.710    j2_0/A_j2_k_0_write_en
    SLICE_X25Y117        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     1.808 r  j2_0/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.795     3.603    A0_0/out[31]_i_4_0
    SLICE_X17Y20         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.780 r  A0_0/out[5]_i_5/O
                         net (fo=1, routed)           0.210     3.990    A0_0/out[5]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.106 r  A0_0/out[5]_i_2/O
                         net (fo=1, routed)           0.010     4.116    A0_0/out[5]_i_2_n_0
    SLICE_X18Y23         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.198 r  A0_0/out_reg[5]_i_1/O
                         net (fo=3, routed)           1.240     5.438    A_j2_k_0/A0_0_read_data[5]
    SLICE_X22Y120        FDRE                                         r  A_j2_k_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7163, unset)         0.025     7.025    A_j2_k_0/clk
    SLICE_X22Y120        FDRE                                         r  A_j2_k_0/out_reg[5]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y120        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_j2_k_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  1.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X20Y115        FDRE                                         r  mult_pipe0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.057     0.109    mult_pipe0/p_1_in[1]
    SLICE_X21Y115        FDRE                                         r  mult_pipe0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    mult_pipe0/clk
    SLICE_X21Y115        FDRE                                         r  mult_pipe0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y115        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[2][3][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X20Y58         FDRE                                         r  A_int_read0_0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[22]/Q
                         net (fo=96, routed)          0.059     0.111    A0_0/mem_reg[11][7][22]_0
    SLICE_X20Y58         FDRE                                         r  A0_0/mem_reg[2][3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    A0_0/clk
    SLICE_X20Y58         FDRE                                         r  A0_0/mem_reg[2][3][22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y58         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[2][3][22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X18Y128        FDRE                                         r  mult_pipe2/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe2/p_1_in[6]
    SLICE_X18Y127        FDRE                                         r  mult_pipe2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X18Y127        FDRE                                         r  mult_pipe2/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y127        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X21Y114        FDRE                                         r  mult_pipe0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[2]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read0_0/Q[2]
    SLICE_X21Y115        FDRE                                         r  bin_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X21Y115        FDRE                                         r  bin_read0_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y115        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y122        FDRE                                         r  mult_pipe4/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe4/out_reg[21]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read4_0/out[21]
    SLICE_X18Y122        FDRE                                         r  bin_read4_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X18Y122        FDRE                                         r  bin_read4_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y122        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y123        FDRE                                         r  mult_pipe4/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_reg[31]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read4_0/out[31]
    SLICE_X18Y123        FDRE                                         r  bin_read4_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X18Y123        FDRE                                         r  bin_read4_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y123        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X21Y115        FDRE                                         r  mult_pipe0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[4]/Q
                         net (fo=1, routed)           0.062     0.113    bin_read0_0/Q[4]
    SLICE_X21Y117        FDRE                                         r  bin_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X21Y117        FDRE                                         r  bin_read0_0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y117        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    par_done_reg7/clk
    SLICE_X25Y122        FDRE                                         r  par_done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg7/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    par_reset2/par_done_reg7_out
    SLICE_X25Y122        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  par_reset2/out[0]_i_1__30/O
                         net (fo=1, routed)           0.017     0.112    par_done_reg7/out_reg[0]_0
    SLICE_X25Y122        FDRE                                         r  par_done_reg7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.018     0.018    par_done_reg7/clk
    SLICE_X25Y122        FDRE                                         r  par_done_reg7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y122        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X24Y122        FDRE                                         r  mult_pipe1/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe1/done_buf_reg[1]__0
    SLICE_X24Y122        FDRE                                         r  mult_pipe1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X24Y122        FDRE                                         r  mult_pipe1/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y122        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[11][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.041ns (39.806%)  route 0.062ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X23Y87         FDRE                                         r  A_int_read0_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  A_int_read0_0/out_reg[30]/Q
                         net (fo=96, routed)          0.062     0.115    A0_0/mem_reg[11][7][30]_0
    SLICE_X22Y87         FDRE                                         r  A0_0/mem_reg[11][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7163, unset)         0.019     0.019    A0_0/clk
    SLICE_X22Y87         FDRE                                         r  A0_0/mem_reg[11][0][30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y87         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[11][0][30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y47  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y45  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y49  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y54  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y50  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y51  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y52  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y50  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y48  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y119  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y119  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y37   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y37   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y23   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y25   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y25   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y60   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y60   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y24   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y119  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y119  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y37   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y37   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y37   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y37   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y23   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y23   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y25   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y25   A0_0/mem_reg[0][0][12]/C



