# m1 产出邱丹

## sail-riscv
- pr#1468: [add Zicclsm extension](https://github.com/riscv/sail-riscv/pull/1468)
- pr#1491 [add configuration option for dynamic rounding mode.](https://github.com/riscv/sail-riscv/pull/1491)
- pr#1507 [add zibi extension](https://github.com/riscv/sail-riscv/pull/1507)
- pr#1510 [print register number for amocas use odd-number register.](https://github.com/riscv/sail-riscv/pull/1510)
- 合并pr#1422: [Add configuration option for reserved behavior  pmpcfg with r=0, w=1](https://github.com/riscv/sail-riscv/pull/1422)
- 合并pr#1447 [Add configuration option for reserved behavior xenvcfg.CBIE = 0b10](https://github.com/riscv/sail-riscv/pull/1447)
- 合并pr#1462 [Add configuration option for reserved behavior: odd number register for RV32Zdinx](https://github.com/riscv/sail-riscv/pull/1462)

---

## 技术分享
- 浮点指令在整数寄存器中的实现(https://github.com/challenger1024/plct-works/blob/main/tech-sharing/2026-01-RISC-V%E6%9E%B6%E6%9E%84%E4%B8%8B-%E6%B5%AE%E7%82%B9%E6%8C%87%E4%BB%A4%E5%9C%A8%E6%95%B4%E6%95%B0%E5%AF%84%E5%AD%98%E5%99%A8%E4%B8%AD%E7%9A%84%E5%AE%9E%E7%8E%B0%E6%9C%BA%E5%88%B6.md)
