

================================================================
== Vitis HLS Report for 'fft32_Pipeline_bit_rev_assign_loop'
================================================================
* Date:           Wed Jun 25 08:18:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_rev_assign_loop  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln84_fu_110_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln84_fu_104_p2  |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          13|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |i_1_fu_38                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_38                |  6|   0|    6|          0|
    |i_reg_149                |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_bit_rev_assign_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_bit_rev_assign_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_bit_rev_assign_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_bit_rev_assign_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_bit_rev_assign_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_bit_rev_assign_loop|  return value|
|data_real_address0    |  out|    5|   ap_memory|                           data_real|         array|
|data_real_ce0         |  out|    1|   ap_memory|                           data_real|         array|
|data_real_q0          |   in|   16|   ap_memory|                           data_real|         array|
|data_imag_address0    |  out|    5|   ap_memory|                           data_imag|         array|
|data_imag_ce0         |  out|    1|   ap_memory|                           data_imag|         array|
|data_imag_q0          |   in|   16|   ap_memory|                           data_imag|         array|
|stage0_real_address0  |  out|    5|   ap_memory|                         stage0_real|         array|
|stage0_real_ce0       |  out|    1|   ap_memory|                         stage0_real|         array|
|stage0_real_we0       |  out|    1|   ap_memory|                         stage0_real|         array|
|stage0_real_d0        |  out|   16|   ap_memory|                         stage0_real|         array|
|stage0_imag_address0  |  out|    5|   ap_memory|                         stage0_imag|         array|
|stage0_imag_ce0       |  out|    1|   ap_memory|                         stage0_imag|         array|
|stage0_imag_we0       |  out|    1|   ap_memory|                         stage0_imag|         array|
|stage0_imag_d0        |  out|   16|   ap_memory|                         stage0_imag|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

