$comment
	File created using the following command:
		vcd file part4.msim.vcd -direction
$end
$date
	Tue Oct 27 10:18:11 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module part4_vlg_vec_tst $end
$var reg 1 ! clear $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var wire 1 $ count [15] $end
$var wire 1 % count [14] $end
$var wire 1 & count [13] $end
$var wire 1 ' count [12] $end
$var wire 1 ( count [11] $end
$var wire 1 ) count [10] $end
$var wire 1 * count [9] $end
$var wire 1 + count [8] $end
$var wire 1 , count [7] $end
$var wire 1 - count [6] $end
$var wire 1 . count [5] $end
$var wire 1 / count [4] $end
$var wire 1 0 count [3] $end
$var wire 1 1 count [2] $end
$var wire 1 2 count [1] $end
$var wire 1 3 count [0] $end
$var wire 1 4 sampler $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 < clk~input_o $end
$var wire 1 = clk~inputCLKENA0_outclk $end
$var wire 1 > count[0]~0_combout $end
$var wire 1 ? clear~input_o $end
$var wire 1 @ enable~input_o $end
$var wire 1 A count[0]~reg0_q $end
$var wire 1 B Add0~1_sumout $end
$var wire 1 C count[1]~reg0_q $end
$var wire 1 D Add0~2 $end
$var wire 1 E Add0~5_sumout $end
$var wire 1 F count[2]~reg0_q $end
$var wire 1 G Add0~6 $end
$var wire 1 H Add0~9_sumout $end
$var wire 1 I count[3]~reg0_q $end
$var wire 1 J Add0~10 $end
$var wire 1 K Add0~13_sumout $end
$var wire 1 L count[4]~reg0_q $end
$var wire 1 M Add0~14 $end
$var wire 1 N Add0~17_sumout $end
$var wire 1 O count[5]~reg0_q $end
$var wire 1 P Add0~18 $end
$var wire 1 Q Add0~21_sumout $end
$var wire 1 R count[6]~reg0_q $end
$var wire 1 S Add0~22 $end
$var wire 1 T Add0~25_sumout $end
$var wire 1 U count[7]~reg0_q $end
$var wire 1 V Add0~26 $end
$var wire 1 W Add0~29_sumout $end
$var wire 1 X count[8]~reg0_q $end
$var wire 1 Y Add0~30 $end
$var wire 1 Z Add0~33_sumout $end
$var wire 1 [ count[9]~reg0_q $end
$var wire 1 \ Add0~34 $end
$var wire 1 ] Add0~37_sumout $end
$var wire 1 ^ count[10]~reg0_q $end
$var wire 1 _ Add0~38 $end
$var wire 1 ` Add0~41_sumout $end
$var wire 1 a count[11]~reg0_q $end
$var wire 1 b Add0~42 $end
$var wire 1 c Add0~45_sumout $end
$var wire 1 d count[12]~reg0_q $end
$var wire 1 e Add0~46 $end
$var wire 1 f Add0~49_sumout $end
$var wire 1 g count[13]~reg0_q $end
$var wire 1 h Add0~50 $end
$var wire 1 i Add0~53_sumout $end
$var wire 1 j count[14]~reg0_q $end
$var wire 1 k Add0~54 $end
$var wire 1 l Add0~57_sumout $end
$var wire 1 m count[15]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x4
05
16
x7
18
19
1:
0;
0<
0=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
$end
#20000
1"
1#
1<
1@
04
1=
1A
13
1B
0>
#40000
0"
0<
14
0=
#60000
1"
1<
04
1=
1C
0A
03
12
1>
#80000
0"
0<
14
0=
#100000
1"
1<
04
1=
1A
1D
13
0B
0>
1E
#120000
0"
0<
14
0=
#140000
1"
1<
04
1=
1F
0C
0A
0D
1G
03
02
11
1>
0E
0G
1E
1H
0H
#160000
0"
0<
14
0=
#180000
1"
1<
04
1=
1A
13
1B
0>
#200000
0"
0<
14
0=
#220000
1"
1<
04
1=
1C
0A
03
12
1>
#240000
0"
0<
14
0=
#260000
1"
1<
04
1=
1A
1D
13
0B
0>
1G
0E
1H
#280000
0"
0<
14
0=
#640000
0!
0?
04
0A
0C
0F
0G
0D
01
02
03
1E
1>
0H
0E
#860000
0#
0@
14
#1000000
