Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:07:41 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -file pcie3_ultrascale_0_utilization_synth.rpt -pb pcie3_ultrascale_0_utilization_synth.pb
| Design       : pcie3_ultrascale_0
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  |  633 |     0 |          0 |    203128 |  0.31 |
|   LUT as Logic             |  629 |     0 |          0 |    203128 |  0.31 |
|   LUT as Memory            |    4 |     0 |          0 |    112800 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |    4 |     0 |            |           |       |
| CLB Registers              | 2937 |     0 |          0 |    406256 |  0.72 |
|   Register as Flip Flop    | 2937 |     0 |          0 |    406256 |  0.72 |
|   Register as Latch        |    0 |     0 |          0 |    406256 |  0.00 |
| CARRY8                     |   27 |     0 |          0 |     30300 |  0.09 |
| F7 Muxes                   |    0 |     0 |          0 |    121200 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 7     |          Yes |           - |          Set |
| 44    |          Yes |           - |        Reset |
| 83    |          Yes |         Set |            - |
| 2803  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    9 |     0 |          0 |       540 |  1.67 |
|   RAMB36/FIFO*    |    3 |     0 |          0 |       540 |  0.56 |
|     RAMB36E2 only |    3 |       |            |           |       |
|   RAMB18          |   12 |     0 |          0 |      1080 |  1.11 |
|     RAMB18E2 only |   12 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1700 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       312 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       240 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
| BUFG_GT    |    5 |     0 |          0 |       120 |  4.17 |
| BUFGCTRL*  |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV  |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV |    0 |     0 |          0 |        10 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     0 |          0 |        16 | 50.00 |
| GTHE3_COMMON    |    2 |     0 |          0 |         4 | 50.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE_3_1        |    1 |     0 |          0 |         2 | 50.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 2803 |            Register |
| LUT5          |  273 |                 CLB |
| LUT4          |  190 |                 CLB |
| LUT6          |  108 |                 CLB |
| LUT3          |   98 |                 CLB |
| FDSE          |   83 |            Register |
| FDCE          |   44 |            Register |
| LUT2          |   36 |                 CLB |
| LUT1          |   34 |                 CLB |
| CARRY8        |   27 |                 CLB |
| RAMB18E2      |   12 |            BLOCKRAM |
| GTHE3_CHANNEL |    8 |            Advanced |
| FDPE          |    7 |            Register |
| BUFG_GT       |    5 |               Clock |
| SRL16E        |    4 |                 CLB |
| RAMB36E2      |    3 |            BLOCKRAM |
| GTHE3_COMMON  |    2 |            Advanced |
| BUFG_GT_SYNC  |    2 |               Clock |
| PCIE_3_1      |    1 |            Advanced |
+---------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


