$date
  Tue Jan 18 16:13:04 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " finished $end
$var reg 5 # a1[4:0] $end
$var reg 5 $ a2[4:0] $end
$var reg 5 % a3[4:0] $end
$var reg 32 & wd3[31:0] $end
$var reg 32 ' rd1[31:0] $end
$var reg 32 ( rd2[31:0] $end
$var reg 1 ) we3 $end
$scope module regfile1 $end
$var reg 1 * clk $end
$var reg 1 + we3 $end
$var reg 5 , a1[4:0] $end
$var reg 5 - a2[4:0] $end
$var reg 5 . a3[4:0] $end
$var reg 32 / wd3[31:0] $end
$var reg 32 0 rd1[31:0] $end
$var reg 32 1 rd2[31:0] $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
0!
0"
bUUUUU #
bUUUUU $
b00100 %
b00000000000000000000000001010000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
1)
0*
1+
bUUUUU ,
bUUUUU -
b00100 .
b00000000000000000000000001010000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
#5000000
1!
1*
#10000000
0!
b00010 %
b00000000011000010000000001010000 &
0*
b00010 .
b00000000011000010000000001010000 /
#15000000
1!
1*
#20000000
0!
b00100 #
b00010 $
b00000000000000000000000001010000 '
b00000000011000010000000001010000 (
0*
b00100 ,
b00010 -
b00000000000000000000000001010000 0
b00000000011000010000000001010000 1
#25000000
1!
1*
#30000000
0!
1"
0*
