

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Jun 22 09:34:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.803 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dense_in_1_input_read = read i32 @_ssdm_op_Read.ap_vld.i32P0A, i32 %dense_in_1_input"   --->   Operation 6 'read' 'dense_in_1_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.72ns)   --->   "%call_ret1 = call i48 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i32 %dense_in_1_input_read" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:41]   --->   Operation 7 'call' 'call_ret1' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out = extractvalue i48 %call_ret1" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:41]   --->   Operation 8 'extractvalue' 'layer2_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_1 = extractvalue i48 %call_ret1" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:41]   --->   Operation 9 'extractvalue' 'layer2_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_2 = extractvalue i48 %call_ret1" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:41]   --->   Operation 10 'extractvalue' 'layer2_out_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.07ns)   --->   "%call_ret2 = call i48 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>, i16 %layer2_out, i16 %layer2_out_1, i16 %layer2_out_2" [firmware/myproject.cpp:45]   --->   Operation 11 'call' 'call_ret2' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer3_out = extractvalue i48 %call_ret2" [firmware/myproject.cpp:45]   --->   Operation 12 'extractvalue' 'layer3_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer3_out_1 = extractvalue i48 %call_ret2" [firmware/myproject.cpp:45]   --->   Operation 13 'extractvalue' 'layer3_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer3_out_2 = extractvalue i48 %call_ret2" [firmware/myproject.cpp:45]   --->   Operation 14 'extractvalue' 'layer3_out_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 15 [1/1] (2.72ns)   --->   "%call_ret3 = call i96 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 15 'call' 'call_ret3' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%layer4_out = extractvalue i96 %call_ret3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 16 'extractvalue' 'layer4_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%layer4_out_1 = extractvalue i96 %call_ret3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 17 'extractvalue' 'layer4_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer4_out_2 = extractvalue i96 %call_ret3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 18 'extractvalue' 'layer4_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer4_out_3 = extractvalue i96 %call_ret3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 19 'extractvalue' 'layer4_out_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer4_out_4 = extractvalue i96 %call_ret3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 20 'extractvalue' 'layer4_out_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer4_out_5 = extractvalue i96 %call_ret3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49]   --->   Operation 21 'extractvalue' 'layer4_out_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.07ns)   --->   "%call_ret4 = call i96 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5" [firmware/myproject.cpp:53]   --->   Operation 22 'call' 'call_ret4' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%layer5_out = extractvalue i96 %call_ret4" [firmware/myproject.cpp:53]   --->   Operation 23 'extractvalue' 'layer5_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer5_out_1 = extractvalue i96 %call_ret4" [firmware/myproject.cpp:53]   --->   Operation 24 'extractvalue' 'layer5_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer5_out_2 = extractvalue i96 %call_ret4" [firmware/myproject.cpp:53]   --->   Operation 25 'extractvalue' 'layer5_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer5_out_3 = extractvalue i96 %call_ret4" [firmware/myproject.cpp:53]   --->   Operation 26 'extractvalue' 'layer5_out_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer5_out_4 = extractvalue i96 %call_ret4" [firmware/myproject.cpp:53]   --->   Operation 27 'extractvalue' 'layer5_out_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer5_out_5 = extractvalue i96 %call_ret4" [firmware/myproject.cpp:53]   --->   Operation 28 'extractvalue' 'layer5_out_5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 29 [1/1] (2.72ns)   --->   "%call_ret5 = call i96 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>, i16 %layer5_out, i16 %layer5_out_1, i16 %layer5_out_2, i16 %layer5_out_3, i16 %layer5_out_4, i16 %layer5_out_5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 29 'call' 'call_ret5' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%layer6_out = extractvalue i96 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 30 'extractvalue' 'layer6_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%layer6_out_1 = extractvalue i96 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 31 'extractvalue' 'layer6_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%layer6_out_2 = extractvalue i96 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 32 'extractvalue' 'layer6_out_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%layer6_out_3 = extractvalue i96 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 33 'extractvalue' 'layer6_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer6_out_4 = extractvalue i96 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 34 'extractvalue' 'layer6_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%layer6_out_5 = extractvalue i96 %call_ret5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57]   --->   Operation 35 'extractvalue' 'layer6_out_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.07ns)   --->   "%call_ret6 = call i96 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>, i16 %layer6_out, i16 %layer6_out_1, i16 %layer6_out_2, i16 %layer6_out_3, i16 %layer6_out_4, i16 %layer6_out_5" [firmware/myproject.cpp:61]   --->   Operation 36 'call' 'call_ret6' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%layer7_out = extractvalue i96 %call_ret6" [firmware/myproject.cpp:61]   --->   Operation 37 'extractvalue' 'layer7_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%layer7_out_1 = extractvalue i96 %call_ret6" [firmware/myproject.cpp:61]   --->   Operation 38 'extractvalue' 'layer7_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%layer7_out_2 = extractvalue i96 %call_ret6" [firmware/myproject.cpp:61]   --->   Operation 39 'extractvalue' 'layer7_out_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%layer7_out_3 = extractvalue i96 %call_ret6" [firmware/myproject.cpp:61]   --->   Operation 40 'extractvalue' 'layer7_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%layer7_out_4 = extractvalue i96 %call_ret6" [firmware/myproject.cpp:61]   --->   Operation 41 'extractvalue' 'layer7_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%layer7_out_5 = extractvalue i96 %call_ret6" [firmware/myproject.cpp:61]   --->   Operation 42 'extractvalue' 'layer7_out_5' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 43 [1/1] (3.40ns)   --->   "%call_ret7 = call i112 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>, i16 %layer7_out, i16 %layer7_out_1, i16 %layer7_out_2, i16 %layer7_out_3, i16 %layer7_out_4, i16 %layer7_out_5" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 43 'call' 'call_ret7' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%layer8_out = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 44 'extractvalue' 'layer8_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%layer8_out_1 = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 45 'extractvalue' 'layer8_out_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%layer8_out_2 = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 46 'extractvalue' 'layer8_out_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%layer8_out_3 = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 47 'extractvalue' 'layer8_out_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%layer8_out_4 = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 48 'extractvalue' 'layer8_out_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%layer8_out_5 = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 49 'extractvalue' 'layer8_out_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%layer8_out_6 = extractvalue i112 %call_ret7" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65]   --->   Operation 50 'extractvalue' 'layer8_out_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dense_in_1_input"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_in_1_input, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_0"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_2"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_3"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_4"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_5"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_6"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer9_out_7"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer9_out_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.07ns)   --->   "%call_ret = call i112 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>, i16 %layer8_out, i16 %layer8_out_1, i16 %layer8_out_2, i16 %layer8_out_3, i16 %layer8_out_4, i16 %layer8_out_5, i16 %layer8_out_6" [firmware/myproject.cpp:67]   --->   Operation 71 'call' 'call_ret' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%newret = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 72 'extractvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%newret7 = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 73 'extractvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%newret8 = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 74 'extractvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%newret9 = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 75 'extractvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%newret1 = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 76 'extractvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%newret2 = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 77 'extractvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%newret3 = extractvalue i112 %call_ret" [firmware/myproject.cpp:67]   --->   Operation 78 'extractvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_0, i16 %newret" [firmware/myproject.cpp:67]   --->   Operation 79 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_1, i16 %newret7" [firmware/myproject.cpp:67]   --->   Operation 80 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_2, i16 0" [firmware/myproject.cpp:67]   --->   Operation 81 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_3, i16 %newret8" [firmware/myproject.cpp:67]   --->   Operation 82 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_4, i16 %newret9" [firmware/myproject.cpp:67]   --->   Operation 83 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_5, i16 %newret1" [firmware/myproject.cpp:67]   --->   Operation 84 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_6, i16 %newret2" [firmware/myproject.cpp:67]   --->   Operation 85 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer9_out_7, i16 %newret3" [firmware/myproject.cpp:67]   --->   Operation 86 'write' 'write_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [firmware/myproject.cpp:69]   --->   Operation 87 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.803ns
The critical path consists of the following:
	wire read operation ('dense_in_1_input_read') on port 'dense_in_1_input' [30]  (0.000 ns)
	'call' operation ('call_ret1', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:41) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [31]  (2.725 ns)
	'call' operation ('call_ret2', firmware/myproject.cpp:45) to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' [35]  (1.078 ns)

 <State 2>: 3.803ns
The critical path consists of the following:
	'call' operation ('call_ret3', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:49) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [39]  (2.725 ns)
	'call' operation ('call_ret4', firmware/myproject.cpp:53) to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>' [46]  (1.078 ns)

 <State 3>: 3.803ns
The critical path consists of the following:
	'call' operation ('call_ret5', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:57) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' [53]  (2.725 ns)
	'call' operation ('call_ret6', firmware/myproject.cpp:61) to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>' [60]  (1.078 ns)

 <State 4>: 3.400ns
The critical path consists of the following:
	'call' operation ('call_ret7', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:65) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' [67]  (3.400 ns)

 <State 5>: 1.078ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/myproject.cpp:67) to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>' [75]  (1.078 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
