# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=tahiti -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s

---
name: sin_s32_vs
legalized: true
regBankSelected: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0

    ; CHECK-LABEL: name: sin_s32_vs
    ; CHECK: liveins: $sgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; CHECK-NEXT: [[V_SIN_F32_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_SIN_F32_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[V_SIN_F32_e64_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:vgpr(f32) = G_INTRINSIC intrinsic(@llvm.amdgcn.sin), %1(f32)
    %3:vgpr(i32) = G_BITCAST %2(f32)
    S_ENDPGM 0, implicit %3(i32)
...

---
name: sin_s32_vv
legalized: true
regBankSelected: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0

    ; CHECK-LABEL: name: sin_s32_vv
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
    ; CHECK-NEXT: [[V_SIN_F32_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_SIN_F32_e64 0, [[COPY]], 0, 0, implicit $mode, implicit $exec
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[V_SIN_F32_e64_]]
    %0:vgpr(i32) = COPY $vgpr0
    %1:vgpr(f32) = G_BITCAST %0(i32)
    %2:vgpr(f32) = G_INTRINSIC intrinsic(@llvm.amdgcn.sin), %1(f32)
    %3:vgpr(i32) = G_BITCAST %2(f32)
    S_ENDPGM 0, implicit %3(i32)
...
