SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/reverse_bits.v
TOPLEVEL        = reverse_bits
MODULE          = test_reverse_bits
PYTHONPATH      = /src
HASH            = 1-reverse-bits-of-a-32-bit-unsigned-number