ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"lptim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.REG_OFFSET_TAB_TIMER,"a"
  18              		.align	2
  21              	REG_OFFSET_TAB_TIMER:
  22 0000 0000     		.short	0
  23 0002 8000     		.short	128
  24 0004 0001     		.short	256
  25 0006 8001     		.short	384
  26 0008 0002     		.short	512
  27 000a 8002     		.short	640
  28 000c 0003     		.short	768
  29              		.section	.rodata.REG_OFFSET_TAB_ADCER,"a"
  30              		.align	2
  33              	REG_OFFSET_TAB_ADCER:
  34 0000 00       		.byte	0
  35 0001 04       		.byte	4
  36 0002 08       		.byte	8
  37 0003 0C       		.byte	12
  38 0004 3C       		.byte	60
  39 0005 3C       		.byte	60
  40 0006 3C       		.byte	60
  41 0007 3C       		.byte	60
  42 0008 3C       		.byte	60
  43 0009 3C       		.byte	60
  44              		.section	.rodata.REG_OFFSET_TAB_ADCUR,"a"
  45              		.align	2
  48              	REG_OFFSET_TAB_ADCUR:
  49 0000 00       		.byte	0
  50 0001 00       		.byte	0
  51 0002 00       		.byte	0
  52 0003 00       		.byte	0
  53 0004 7C       		.byte	124
  54 0005 7C       		.byte	124
  55 0006 7C       		.byte	124
  56 0007 7C       		.byte	124
  57 0008 7C       		.byte	124
  58 0009 7C       		.byte	124
  59              		.section	.rodata.REG_SHIFT_TAB_ADCER,"a"
  60              		.align	2
  63              	REG_SHIFT_TAB_ADCER:
  64 0000 00       		.byte	0
  65 0001 00       		.byte	0
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 2


  66 0002 00       		.byte	0
  67 0003 00       		.byte	0
  68 0004 00       		.byte	0
  69 0005 05       		.byte	5
  70 0006 0A       		.byte	10
  71 0007 10       		.byte	16
  72 0008 15       		.byte	21
  73 0009 1A       		.byte	26
  74              		.section	.rodata.REG_SHIFT_TAB_ADCUR,"a"
  75              		.align	2
  78              	REG_SHIFT_TAB_ADCUR:
  79 0000 10       		.byte	16
  80 0001 13       		.byte	19
  81 0002 16       		.byte	22
  82 0003 19       		.byte	25
  83 0004 00       		.byte	0
  84 0005 04       		.byte	4
  85 0006 08       		.byte	8
  86 0007 0C       		.byte	12
  87 0008 10       		.byte	16
  88 0009 14       		.byte	20
  89              		.section	.rodata.REG_MASK_TAB_ADCER,"a"
  90              		.align	2
  93              	REG_MASK_TAB_ADCER:
  94 0000 FFFFFFFF 		.word	-1
  95 0004 FFFFFFFF 		.word	-1
  96 0008 FFFFFFFF 		.word	-1
  97 000c FFFFFFFF 		.word	-1
  98 0010 1F000000 		.word	31
  99 0014 E0030000 		.word	992
 100 0018 007C0000 		.word	31744
 101 001c 00001F00 		.word	2031616
 102 0020 0000E003 		.word	65011712
 103 0024 0000007C 		.word	2080374784
 104              		.section	.rodata.REG_MASK_TAB_ADCUR,"a"
 105              		.align	2
 108              	REG_MASK_TAB_ADCUR:
 109 0000 00000700 		.word	458752
 110 0004 00003800 		.word	3670016
 111 0008 0000C001 		.word	29360128
 112 000c 0000000E 		.word	234881024
 113 0010 07000000 		.word	7
 114 0014 70000000 		.word	112
 115 0018 00070000 		.word	1792
 116 001c 00700000 		.word	28672
 117 0020 00000700 		.word	458752
 118 0024 00007000 		.word	7340032
 119              		.section	.rodata.REG_OFFSET_TAB_ADCPSx,"a"
 120              		.align	2
 123              	REG_OFFSET_TAB_ADCPSx:
 124 0000 00       		.byte	0
 125 0001 06       		.byte	6
 126 0002 0C       		.byte	12
 127 0003 12       		.byte	18
 128 0004 18       		.byte	24
 129 0005 20       		.byte	32
 130 0006 26       		.byte	38
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 3


 131 0007 2C       		.byte	44
 132 0008 32       		.byte	50
 133 0009 38       		.byte	56
 134              		.section	.rodata.REG_OFFSET_TAB_SETxR,"a"
 135              		.align	2
 138              	REG_OFFSET_TAB_SETxR:
 139 0000 0000     		.short	0
 140 0002 0800     		.short	8
 141 0004 8000     		.short	128
 142 0006 8800     		.short	136
 143 0008 0001     		.short	256
 144 000a 0801     		.short	264
 145 000c 8001     		.short	384
 146 000e 8801     		.short	392
 147 0010 0002     		.short	512
 148 0012 0802     		.short	520
 149 0014 8002     		.short	640
 150 0016 8802     		.short	648
 151              		.section	.rodata.REG_OFFSET_TAB_OUTxR,"a"
 152              		.align	2
 155              	REG_OFFSET_TAB_OUTxR:
 156 0000 0000     		.short	0
 157 0002 0000     		.short	0
 158 0004 8000     		.short	128
 159 0006 8000     		.short	128
 160 0008 0001     		.short	256
 161 000a 0001     		.short	256
 162 000c 8001     		.short	384
 163 000e 8001     		.short	384
 164 0010 0002     		.short	512
 165 0012 0002     		.short	512
 166 0014 8002     		.short	640
 167 0016 8002     		.short	640
 168              		.section	.rodata.REG_OFFSET_TAB_EECR,"a"
 169              		.align	2
 172              	REG_OFFSET_TAB_EECR:
 173 0000 00       		.byte	0
 174 0001 00       		.byte	0
 175 0002 00       		.byte	0
 176 0003 00       		.byte	0
 177 0004 00       		.byte	0
 178 0005 04       		.byte	4
 179 0006 04       		.byte	4
 180 0007 04       		.byte	4
 181 0008 04       		.byte	4
 182 0009 04       		.byte	4
 183              		.section	.rodata.REG_OFFSET_TAB_FLTINR,"a"
 184              		.align	2
 187              	REG_OFFSET_TAB_FLTINR:
 188 0000 00       		.byte	0
 189 0001 00       		.byte	0
 190 0002 00       		.byte	0
 191 0003 00       		.byte	0
 192 0004 04       		.byte	4
 193 0005 04       		.byte	4
 194              		.section	.rodata.REG_MASK_TAB_UPDATETRIG,"a"
 195              		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 4


 198              	REG_MASK_TAB_UPDATETRIG:
 199 0000 00000020 		.word	536870912
 200 0004 0000FF01 		.word	33488896
 201 0008 0000FF01 		.word	33488896
 202 000c 0000FF01 		.word	33488896
 203 0010 0000FF01 		.word	33488896
 204 0014 0000FF01 		.word	33488896
 205 0018 0000FF01 		.word	33488896
 206 001c 0000FF01 		.word	33488896
 207              		.section	.rodata.REG_SHIFT_TAB_UPDATETRIG,"a"
 208              		.align	2
 211              	REG_SHIFT_TAB_UPDATETRIG:
 212 0000 0C       		.byte	12
 213 0001 00       		.byte	0
 214 0002 00       		.byte	0
 215 0003 00       		.byte	0
 216 0004 00       		.byte	0
 217 0005 00       		.byte	0
 218 0006 00       		.byte	0
 219              		.section	.rodata.REG_SHIFT_TAB_EExSRC,"a"
 220              		.align	2
 223              	REG_SHIFT_TAB_EExSRC:
 224 0000 00       		.byte	0
 225 0001 06       		.byte	6
 226 0002 0C       		.byte	12
 227 0003 12       		.byte	18
 228 0004 18       		.byte	24
 229 0005 00       		.byte	0
 230 0006 06       		.byte	6
 231 0007 0C       		.byte	12
 232 0008 12       		.byte	18
 233 0009 18       		.byte	24
 234              		.section	.rodata.REG_MASK_TAB_UPDATEGATING,"a"
 235              		.align	2
 238              	REG_MASK_TAB_UPDATEGATING:
 239 0000 000000C0 		.word	-1073741824
 240 0004 000000F0 		.word	-268435456
 241 0008 000000F0 		.word	-268435456
 242 000c 000000F0 		.word	-268435456
 243 0010 000000F0 		.word	-268435456
 244 0014 000000F0 		.word	-268435456
 245 0018 000000F0 		.word	-268435456
 246              		.section	.rodata.REG_SHIFT_TAB_UPDATEGATING,"a"
 247              		.align	2
 250              	REG_SHIFT_TAB_UPDATEGATING:
 251 0000 02       		.byte	2
 252 0001 00       		.byte	0
 253 0002 00       		.byte	0
 254 0003 00       		.byte	0
 255 0004 00       		.byte	0
 256 0005 00       		.byte	0
 257 0006 00       		.byte	0
 258              		.section	.rodata.REG_SHIFT_TAB_OUTxR,"a"
 259              		.align	2
 262              	REG_SHIFT_TAB_OUTxR:
 263 0000 00       		.byte	0
 264 0001 10       		.byte	16
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 5


 265 0002 00       		.byte	0
 266 0003 10       		.byte	16
 267 0004 00       		.byte	0
 268 0005 10       		.byte	16
 269 0006 00       		.byte	0
 270 0007 10       		.byte	16
 271 0008 00       		.byte	0
 272 0009 10       		.byte	16
 273 000a 00       		.byte	0
 274 000b 10       		.byte	16
 275              		.section	.rodata.REG_SHIFT_TAB_OxSTAT,"a"
 276              		.align	2
 279              	REG_SHIFT_TAB_OxSTAT:
 280 0000 00       		.byte	0
 281 0001 01       		.byte	1
 282 0002 00       		.byte	0
 283 0003 01       		.byte	1
 284 0004 00       		.byte	0
 285 0005 01       		.byte	1
 286 0006 00       		.byte	0
 287 0007 01       		.byte	1
 288 0008 00       		.byte	0
 289 0009 01       		.byte	1
 290 000a 00       		.byte	0
 291 000b 01       		.byte	1
 292              		.section	.rodata.REG_SHIFT_TAB_FLTxE,"a"
 293              		.align	2
 296              	REG_SHIFT_TAB_FLTxE:
 297 0000 00       		.byte	0
 298 0001 08       		.byte	8
 299 0002 10       		.byte	16
 300 0003 18       		.byte	24
 301 0004 00       		.byte	0
 302 0005 08       		.byte	8
 303              		.section	.rodata.REG_SHIFT_TAB_FLTxF,"a"
 304              		.align	2
 307              	REG_SHIFT_TAB_FLTxF:
 308 0000 00       		.byte	0
 309 0001 08       		.byte	8
 310 0002 10       		.byte	16
 311 0003 18       		.byte	24
 312 0004 20       		.byte	32
 313 0005 28       		.byte	40
 314              		.section	.rodata.REG_SHIFT_TAB_FLTx,"a"
 315              		.align	2
 318              	REG_SHIFT_TAB_FLTx:
 319 0000 00       		.byte	0
 320 0001 01       		.byte	1
 321 0002 02       		.byte	2
 322 0003 03       		.byte	3
 323 0004 04       		.byte	4
 324 0005 05       		.byte	5
 325              		.section	.rodata.REG_SHIFT_TAB_INTLVD,"a"
 326              		.align	2
 329              	REG_SHIFT_TAB_INTLVD:
 330 0000 00       		.byte	0
 331 0001 01       		.byte	1
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 6


 332 0002 01       		.byte	1
 333 0003 01       		.byte	1
 334 0004 01       		.byte	1
 335 0005 01       		.byte	1
 336 0006 01       		.byte	1
 337              		.section	.rodata.REG_MASK_TAB_INTLVD,"a"
 338              		.align	2
 341              	REG_MASK_TAB_INTLVD:
 342 0000 E0000000 		.word	224
 343 0004 A0010000 		.word	416
 344 0008 A0010000 		.word	416
 345 000c A0010000 		.word	416
 346 0010 A0010000 		.word	416
 347 0014 A0010000 		.word	416
 348 0018 A0010000 		.word	416
 349              		.section	.rodata.REG_SHIFT_TAB_CPT,"a"
 350              		.align	2
 353              	REG_SHIFT_TAB_CPT:
 354 0000 0C       		.byte	12
 355 0001 10       		.byte	16
 356 0002 14       		.byte	20
 357 0003 18       		.byte	24
 358 0004 1C       		.byte	28
 359 0005 20       		.byte	32
 360              		.section	.rodata.REG_MASK_TAB_CPT,"a"
 361              		.align	2
 364              	REG_MASK_TAB_CPT:
 365 0000 0000FFFF 		.word	-65536
 366 0004 00F0F0FF 		.word	-987136
 367 0008 00F00FFF 		.word	-15732736
 368 000c 00F0FFF0 		.word	-251662336
 369 0010 00F0FF0F 		.word	268431360
 370 0014 00F0FFFF 		.word	-4096
 371              		.section	.text.LL_LPTIM_Enable,"ax",%progbits
 372              		.align	1
 373              		.arch armv7e-m
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu fpv4-sp-d16
 379              	LL_LPTIM_Enable:
 380              	.LFB733:
 381              		.file 1 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @file    stm32g4xx_ll_lptim.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief   Header file of LPTIM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****     * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * License. You may obtain a copy of the License at:
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 7


  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #ifndef STM32G4xx_LL_LPTIM_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define STM32G4xx_LL_LPTIM_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL LPTIM
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Private macros ------------------------------------------------------------*/
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(USE_FULL_LL_DRIVER)
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Private_Macros LPTIM Private Macros
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /*USE_FULL_LL_DRIVER*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Exported types ------------------------------------------------------------*/
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(USE_FULL_LL_DRIVER)
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_ES_INIT LPTIM Exported Init structure
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  LPTIM Init structure definition
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** typedef struct
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   uint32_t ClockSource;    /*!< Specifies the source of the clock used by the LPTIM instance.
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_CLK_SOURCE.
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This feature can be modified afterwards using unitary function @ref
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 8


  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   uint32_t Prescaler;      /*!< Specifies the prescaler division ratio.
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_PRESCALER.
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This feature can be modified afterwards using using unitary functio
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   uint32_t Waveform;       /*!< Specifies the waveform shape.
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_WAVEFORM.
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This feature can be modified afterwards using unitary function @ref
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   uint32_t Polarity;       /*!< Specifies waveform polarity.
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_POLARITY.
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****                                 This feature can be modified afterwards using unitary function @ref
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** } LL_LPTIM_InitTypeDef;
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* USE_FULL_LL_DRIVER */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Exported constants --------------------------------------------------------*/
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Exported_Constants LPTIM Exported Constants
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_GET_FLAG Get Flags Defines
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief    Flags defines which can be used with LL_LPTIM_ReadReg function
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_CMPM                     LPTIM_ISR_CMPM     /*!< Compare match */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_ARRM                     LPTIM_ISR_ARRM     /*!< Autoreload match */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_EXTTRIG                  LPTIM_ISR_EXTTRIG  /*!< External trigger edge event *
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_CMPOK                    LPTIM_ISR_CMPOK    /*!< Compare register update OK */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_ARROK                    LPTIM_ISR_ARROK    /*!< Autoreload register update OK
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_UP                       LPTIM_ISR_UP       /*!< Counter direction change down
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ISR_DOWN                     LPTIM_ISR_DOWN     /*!< Counter direction change up t
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_IT IT Defines
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief    IT defines which can be used with LL_LPTIM_ReadReg and  LL_LPTIM_WriteReg functions
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_CMPMIE                   LPTIM_IER_CMPMIE       /*!< Compare match Interrupt E
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_ARRMIE                   LPTIM_IER_ARRMIE       /*!< Autoreload match Interrup
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_EXTTRIGIE                LPTIM_IER_EXTTRIGIE    /*!< External trigger valid ed
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_CMPOKIE                  LPTIM_IER_CMPOKIE      /*!< Compare register update O
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_ARROKIE                  LPTIM_IER_ARROKIE      /*!< Autoreload register updat
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_UPIE                     LPTIM_IER_UPIE         /*!< Direction change to UP In
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_IER_DOWNIE                   LPTIM_IER_DOWNIE       /*!< Direction change to down 
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_OPERATING_MODE Operating Mode
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 9


 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_OPERATING_MODE_CONTINUOUS    LPTIM_CR_CNTSTRT /*!<LP Timer starts in continuous mo
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_OPERATING_MODE_ONESHOT       LPTIM_CR_SNGSTRT /*!<LP Tilmer starts in single mode*
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_UPDATE_MODE Update Mode
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_UPDATE_MODE_IMMEDIATE        0x00000000U        /*!<Preload is disabled: registers
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_UPDATE_MODE_ENDOFPERIOD      LPTIM_CFGR_PRELOAD /*!<preload is enabled: registers 
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_COUNTER_MODE Counter Mode
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_COUNTER_MODE_INTERNAL        0x00000000U          /*!<The counter is incremented f
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_COUNTER_MODE_EXTERNAL        LPTIM_CFGR_COUNTMODE /*!<The counter is incremented f
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_OUTPUT_WAVEFORM Output Waveform Type
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_WAVEFORM_PWM          0x00000000U     /*!<LPTIM  generates either a PWM wav
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_WAVEFORM_SETONCE      LPTIM_CFGR_WAVE /*!<LPTIM  generates a Set Once wavef
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_OUTPUT_POLARITY Output Polarity
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_POLARITY_REGULAR      0x00000000U             /*!<The LPTIM output reflects
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_POLARITY_INVERSE      LPTIM_CFGR_WAVPOL       /*!<The LPTIM output reflects
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_PRESCALER Prescaler Value
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV1               0x00000000U                               /*!<Prescal
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV2               LPTIM_CFGR_PRESC_0                        /*!<Prescal
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV4               LPTIM_CFGR_PRESC_1                        /*!<Prescal
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV8               (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_0) /*!<Prescal
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV16              LPTIM_CFGR_PRESC_2                        /*!<Prescal
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV32              (LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_0) /*!<Prescal
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV64              (LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_1) /*!<Prescal
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV128             LPTIM_CFGR_PRESC                          /*!<Prescal
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 10


 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_TRIG_SOURCE Trigger Source
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_GPIO             0x00000000U                                          
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCALARMA        LPTIM_CFGR_TRIGSEL_0                                 
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCALARMB        LPTIM_CFGR_TRIGSEL_1                                 
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCTAMP1         (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_0)        
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCTAMP2         LPTIM_CFGR_TRIGSEL_2                                 
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCTAMP3         (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_0)        
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP1            (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_1)        
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP2            (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_1 | LPTIM_
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP3            LPTIM_CFGR_TRIGSEL_3                                 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP4            (LPTIM_CFGR_TRIGSEL_3 | LPTIM_CFGR_TRIGSEL_0)        
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(COMP5)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP5            (LPTIM_CFGR_TRIGSEL_3 | LPTIM_CFGR_TRIGSEL_1)        
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* COMP5 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(COMP6)
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP6            (LPTIM_CFGR_TRIGSEL_3 | LPTIM_CFGR_TRIGSEL_1 | LPTIM_
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* COMP6 */
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(COMP7)
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP7            (LPTIM_CFGR_TRIGSEL_3 | LPTIM_CFGR_TRIGSEL_2)        
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* COMP7 */
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_TRIG_FILTER Trigger Filter
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_NONE             0x00000000U         /*!<Any trigger active level chan
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_2                LPTIM_CFGR_TRGFLT_0 /*!<Trigger active level change m
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_4                LPTIM_CFGR_TRGFLT_1 /*!<Trigger active level change m
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_8                LPTIM_CFGR_TRGFLT   /*!<Trigger active level change m
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_TRIG_POLARITY Trigger Polarity
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_POLARITY_RISING         LPTIM_CFGR_TRIGEN_0 /*!<LPTIM counter starts when a r
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_POLARITY_FALLING        LPTIM_CFGR_TRIGEN_1 /*!<LPTIM counter starts when a f
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_TRIG_POLARITY_RISING_FALLING LPTIM_CFGR_TRIGEN   /*!<LPTIM counter starts when a r
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_CLK_SOURCE Clock Source
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_SOURCE_INTERNAL          0x00000000U      /*!<LPTIM is clocked by internal clo
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_SOURCE_EXTERNAL          LPTIM_CFGR_CKSEL /*!<LPTIM is clocked by an external 
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 11


 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_CLK_FILTER Clock Filter
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_NONE              0x00000000U        /*!<Any external clock signal leve
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_2                 LPTIM_CFGR_CKFLT_0 /*!<External clock signal level ch
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_4                 LPTIM_CFGR_CKFLT_1 /*!<External clock signal level ch
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_8                 LPTIM_CFGR_CKFLT   /*!<External clock signal level ch
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_CLK_POLARITY Clock Polarity
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_POLARITY_RISING          0x00000000U        /*!< The rising edge is the active
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_POLARITY_FALLING         LPTIM_CFGR_CKPOL_0 /*!< The falling edge is the activ
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_CLK_POLARITY_RISING_FALLING  LPTIM_CFGR_CKPOL_1 /*!< Both edges are active edges*/
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_ENCODER_MODE Encoder Mode
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ENCODER_MODE_RISING          0x00000000U        /*!< The rising edge is the active
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ENCODER_MODE_FALLING         LPTIM_CFGR_CKPOL_0 /*!< The falling edge is the activ
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ENCODER_MODE_RISING_FALLING  LPTIM_CFGR_CKPOL_1 /*!< Both edges are active edges*/
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_EC_INPUT1_SRC Input1 Source
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT1_SRC_GPIO         0x00000000U
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT1_SRC_COMP1        LPTIM_OR_IN1_0
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT1_SRC_COMP3        (LPTIM_OR_IN1_1 | LPTIM_OR_IN1_0)
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(COMP5)
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT1_SRC_COMP5        (LPTIM_OR_IN1_2 | LPTIM_OR_IN1_0)
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* COMP5 */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(COMP7)
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT1_SRC_COMP7        (LPTIM_OR_IN1_2 | LPTIM_OR_IN1_1 | LPTIM_OR_IN1_0)
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* COMP7 */
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_EC_INPUT2_SRC Input2 Source
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT2_SRC_GPIO         0x00000000U
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT2_SRC_COMP2        LPTIM_OR_IN2_0
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT2_SRC_COMP4        (LPTIM_OR_IN2_1 | LPTIM_OR_IN2_0)
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(COMP6)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_INPUT2_SRC_COMP6        (LPTIM_OR_IN2_2 | LPTIM_OR_IN2_0)
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* COMP6 */
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 12


 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Exported macro ------------------------------------------------------------*/
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Exported_Macros LPTIM Exported Macros
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EM_WRITE_READ Common Write and read registers Macros
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Write a value in LPTIM register
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  __INSTANCE__ LPTIM Instance
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  __REG__ Register to be written
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  __VALUE__ Value to be written in the register
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__V
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Read a value in LPTIM register
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  __INSTANCE__ LPTIM Instance
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  __REG__ Register to be read
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Register value
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #define LL_LPTIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /* Exported functions --------------------------------------------------------*/
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Exported_Functions LPTIM Exported Functions
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #if defined(USE_FULL_LL_DRIVER)
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Init Initialisation and deinitialisation functions
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** ErrorStatus LL_LPTIM_DeInit(LPTIM_TypeDef *LPTIMx);
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct);
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, LL_LPTIM_InitTypeDef *LPTIM_InitStruct);
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx);
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 13


 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** #endif /* USE_FULL_LL_DRIVER */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_LPTIM_Configuration LPTIM Configuration
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Enable the LPTIM instance
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note After setting the ENABLE bit, a delay of two counter clock is needed
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       before the LPTIM instance is actually enabled.
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           ENABLE        LL_LPTIM_Enable
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx)
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 382              		.loc 1 374 1
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 8
 385              		@ frame_needed = 1, uses_anonymous_args = 0
 386              		@ link register save eliminated.
 387 0000 80B4     		push	{r7}
 388              	.LCFI0:
 389              		.cfi_def_cfa_offset 4
 390              		.cfi_offset 7, -4
 391 0002 83B0     		sub	sp, sp, #12
 392              	.LCFI1:
 393              		.cfi_def_cfa_offset 16
 394 0004 00AF     		add	r7, sp, #0
 395              	.LCFI2:
 396              		.cfi_def_cfa_register 7
 397 0006 7860     		str	r0, [r7, #4]
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 398              		.loc 1 375 3
 399 0008 7B68     		ldr	r3, [r7, #4]
 400 000a 1B69     		ldr	r3, [r3, #16]
 401 000c 43F00102 		orr	r2, r3, #1
 402 0010 7B68     		ldr	r3, [r7, #4]
 403 0012 1A61     		str	r2, [r3, #16]
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 404              		.loc 1 376 1
 405 0014 00BF     		nop
 406 0016 0C37     		adds	r7, r7, #12
 407              	.LCFI3:
 408              		.cfi_def_cfa_offset 4
 409 0018 BD46     		mov	sp, r7
 410              	.LCFI4:
 411              		.cfi_def_cfa_register 13
 412              		@ sp needed
 413 001a 5DF8047B 		ldr	r7, [sp], #4
 414              	.LCFI5:
 415              		.cfi_restore 7
 416              		.cfi_def_cfa_offset 0
 417 001e 7047     		bx	lr
 418              		.cfi_endproc
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 14


 419              	.LFE733:
 421              		.section	.text.LL_LPTIM_StartCounter,"ax",%progbits
 422              		.align	1
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu fpv4-sp-d16
 428              	LL_LPTIM_StartCounter:
 429              	.LFB735:
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Indicates whether the LPTIM instance is enabled.
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           ENABLE        LL_LPTIM_IsEnabled
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsEnabled(LPTIM_TypeDef *LPTIMx)
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->CR, LPTIM_CR_ENABLE) == LPTIM_CR_ENABLE)? 1UL : 0UL));
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Starts the LPTIM counter in the desired mode.
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note LPTIM instance must be enabled before starting the counter.
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note It is possible to change on the fly from One Shot mode to
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       Continuous mode.
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           CNTSTRT       LL_LPTIM_StartCounter\n
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         CR           SNGSTRT       LL_LPTIM_StartCounter
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  OperatingMode This parameter can be one of the following values:
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode)
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 430              		.loc 1 403 1
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 8
 433              		@ frame_needed = 1, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 435 0000 80B4     		push	{r7}
 436              	.LCFI6:
 437              		.cfi_def_cfa_offset 4
 438              		.cfi_offset 7, -4
 439 0002 83B0     		sub	sp, sp, #12
 440              	.LCFI7:
 441              		.cfi_def_cfa_offset 16
 442 0004 00AF     		add	r7, sp, #0
 443              	.LCFI8:
 444              		.cfi_def_cfa_register 7
 445 0006 7860     		str	r0, [r7, #4]
 446 0008 3960     		str	r1, [r7]
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 447              		.loc 1 404 3
 448 000a 7B68     		ldr	r3, [r7, #4]
 449 000c 1B69     		ldr	r3, [r3, #16]
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 15


 450 000e 23F00602 		bic	r2, r3, #6
 451 0012 3B68     		ldr	r3, [r7]
 452 0014 1A43     		orrs	r2, r2, r3
 453 0016 7B68     		ldr	r3, [r7, #4]
 454 0018 1A61     		str	r2, [r3, #16]
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 455              		.loc 1 405 1
 456 001a 00BF     		nop
 457 001c 0C37     		adds	r7, r7, #12
 458              	.LCFI9:
 459              		.cfi_def_cfa_offset 4
 460 001e BD46     		mov	sp, r7
 461              	.LCFI10:
 462              		.cfi_def_cfa_register 13
 463              		@ sp needed
 464 0020 5DF8047B 		ldr	r7, [sp], #4
 465              	.LCFI11:
 466              		.cfi_restore 7
 467              		.cfi_def_cfa_offset 0
 468 0024 7047     		bx	lr
 469              		.cfi_endproc
 470              	.LFE735:
 472              		.section	.text.LL_LPTIM_SetUpdateMode,"ax",%progbits
 473              		.align	1
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu fpv4-sp-d16
 479              	LL_LPTIM_SetUpdateMode:
 480              	.LFB740:
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Enable reset after read.
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note After calling this function any read access to LPTIM_CNT
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *        register will asynchronously reset the LPTIM_CNT register content.
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           RSTARE        LL_LPTIM_EnableResetAfterRead
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_EnableResetAfterRead(LPTIM_TypeDef *LPTIMx)
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   SET_BIT(LPTIMx->CR, LPTIM_CR_RSTARE);
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Disable reset after read.
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           RSTARE        LL_LPTIM_DisableResetAfterRead
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_DisableResetAfterRead(LPTIM_TypeDef *LPTIMx)
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   CLEAR_BIT(LPTIMx->CR, LPTIM_CR_RSTARE);
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Indicate whether the reset after read feature is enabled.
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 16


 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           RSTARE        LL_LPTIM_IsEnabledResetAfterRead
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsEnabledResetAfterRead(LPTIM_TypeDef *LPTIMx)
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->CR, LPTIM_CR_RSTARE) == LPTIM_CR_RSTARE)? 1UL : 0UL));
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Reset of the LPTIM_CNT counter register (synchronous).
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note Due to the synchronous nature of this reset, it only takes
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       place after a synchronization delay of 3 LPTIM core clock cycles
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *      (LPTIM core clock may be different from APB clock).
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note COUNTRST is automatically cleared by hardware
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CR           COUNTRST       LL_LPTIM_ResetCounter\n
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ResetCounter(LPTIM_TypeDef *LPTIMx)
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   SET_BIT(LPTIMx->CR, LPTIM_CR_COUNTRST);
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set the LPTIM registers update mode (enable/disable register preload)
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         PRELOAD       LL_LPTIM_SetUpdateMode
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  UpdateMode This parameter can be one of the following values:
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 481              		.loc 1 468 1
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 8
 484              		@ frame_needed = 1, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 486 0000 80B4     		push	{r7}
 487              	.LCFI12:
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 7, -4
 490 0002 83B0     		sub	sp, sp, #12
 491              	.LCFI13:
 492              		.cfi_def_cfa_offset 16
 493 0004 00AF     		add	r7, sp, #0
 494              	.LCFI14:
 495              		.cfi_def_cfa_register 7
 496 0006 7860     		str	r0, [r7, #4]
 497 0008 3960     		str	r1, [r7]
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 498              		.loc 1 469 3
 499 000a 7B68     		ldr	r3, [r7, #4]
 500 000c DB68     		ldr	r3, [r3, #12]
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 17


 501 000e 23F48002 		bic	r2, r3, #4194304
 502 0012 3B68     		ldr	r3, [r7]
 503 0014 1A43     		orrs	r2, r2, r3
 504 0016 7B68     		ldr	r3, [r7, #4]
 505 0018 DA60     		str	r2, [r3, #12]
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 506              		.loc 1 470 1
 507 001a 00BF     		nop
 508 001c 0C37     		adds	r7, r7, #12
 509              	.LCFI15:
 510              		.cfi_def_cfa_offset 4
 511 001e BD46     		mov	sp, r7
 512              	.LCFI16:
 513              		.cfi_def_cfa_register 13
 514              		@ sp needed
 515 0020 5DF8047B 		ldr	r7, [sp], #4
 516              	.LCFI17:
 517              		.cfi_restore 7
 518              		.cfi_def_cfa_offset 0
 519 0024 7047     		bx	lr
 520              		.cfi_endproc
 521              	.LFE740:
 523              		.section	.text.LL_LPTIM_SetAutoReload,"ax",%progbits
 524              		.align	1
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 528              		.fpu fpv4-sp-d16
 530              	LL_LPTIM_SetAutoReload:
 531              	.LFB742:
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get the LPTIM registers update mode
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         PRELOAD       LL_LPTIM_GetUpdateMode
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetUpdateMode(LPTIM_TypeDef *LPTIMx)
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD));
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set the auto reload value
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note The LPTIMx_ARR register content must only be modified when the LPTIM is enabled
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note After a write to the LPTIMx_ARR register a new write operation to the
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       same register can only be performed when the previous write operation
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       is completed. Any successive write before  the ARROK flag be set, will
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       lead to unpredictable results.
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note autoreload value be strictly greater than the compare value.
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll ARR          ARR           LL_LPTIM_SetAutoReload
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 18


 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload)
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 532              		.loc 1 499 1
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 8
 535              		@ frame_needed = 1, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 537 0000 80B4     		push	{r7}
 538              	.LCFI18:
 539              		.cfi_def_cfa_offset 4
 540              		.cfi_offset 7, -4
 541 0002 83B0     		sub	sp, sp, #12
 542              	.LCFI19:
 543              		.cfi_def_cfa_offset 16
 544 0004 00AF     		add	r7, sp, #0
 545              	.LCFI20:
 546              		.cfi_def_cfa_register 7
 547 0006 7860     		str	r0, [r7, #4]
 548 0008 3960     		str	r1, [r7]
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 549              		.loc 1 500 3
 550 000a 7B68     		ldr	r3, [r7, #4]
 551 000c 9B69     		ldr	r3, [r3, #24]
 552 000e 1B0C     		lsrs	r3, r3, #16
 553 0010 1B04     		lsls	r3, r3, #16
 554 0012 3A68     		ldr	r2, [r7]
 555 0014 1A43     		orrs	r2, r2, r3
 556 0016 7B68     		ldr	r3, [r7, #4]
 557 0018 9A61     		str	r2, [r3, #24]
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 558              		.loc 1 501 1
 559 001a 00BF     		nop
 560 001c 0C37     		adds	r7, r7, #12
 561              	.LCFI21:
 562              		.cfi_def_cfa_offset 4
 563 001e BD46     		mov	sp, r7
 564              	.LCFI22:
 565              		.cfi_def_cfa_register 13
 566              		@ sp needed
 567 0020 5DF8047B 		ldr	r7, [sp], #4
 568              	.LCFI23:
 569              		.cfi_restore 7
 570              		.cfi_def_cfa_offset 0
 571 0024 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE742:
 575              		.section	.text.LL_LPTIM_SetCounterMode,"ax",%progbits
 576              		.align	1
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 580              		.fpu fpv4-sp-d16
 582              	LL_LPTIM_SetCounterMode:
 583              	.LFB747:
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual auto reload value
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 19


 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll ARR          ARR           LL_LPTIM_GetAutoReload
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetAutoReload(LPTIM_TypeDef *LPTIMx)
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->ARR, LPTIM_ARR_ARR));
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set the compare value
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note After a write to the LPTIMx_CMP register a new write operation to the
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       same register can only be performed when the previous write operation
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       is completed. Any successive write before the CMPOK flag be set, will
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       lead to unpredictable results.
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CMP          CMP           LL_LPTIM_SetCompare
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetCompare(LPTIM_TypeDef *LPTIMx, uint32_t CompareValue)
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CMP, LPTIM_CMP_CMP, CompareValue);
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual compare value
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CMP          CMP           LL_LPTIM_GetCompare
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetCompare(LPTIM_TypeDef *LPTIMx)
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CMP, LPTIM_CMP_CMP));
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual counter value
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note When the LPTIM instance is running with an asynchronous clock, reading
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       the LPTIMx_CNT register may return unreliable values. So in this case
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       it is necessary to perform two consecutive read accesses and verify
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       that the two returned values are identical.
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CNT          CNT           LL_LPTIM_GetCounter
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Counter value
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetCounter(LPTIM_TypeDef *LPTIMx)
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT));
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set the counter mode (selection of the LPTIM counter clock source).
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note The counter mode can be set only when the LPTIM instance is disabled.
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         COUNTMODE     LL_LPTIM_SetCounterMode
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  CounterMode This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 20


 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 584              		.loc 1 567 1
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 8
 587              		@ frame_needed = 1, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 589 0000 80B4     		push	{r7}
 590              	.LCFI24:
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 7, -4
 593 0002 83B0     		sub	sp, sp, #12
 594              	.LCFI25:
 595              		.cfi_def_cfa_offset 16
 596 0004 00AF     		add	r7, sp, #0
 597              	.LCFI26:
 598              		.cfi_def_cfa_register 7
 599 0006 7860     		str	r0, [r7, #4]
 600 0008 3960     		str	r1, [r7]
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 601              		.loc 1 568 3
 602 000a 7B68     		ldr	r3, [r7, #4]
 603 000c DB68     		ldr	r3, [r3, #12]
 604 000e 23F40002 		bic	r2, r3, #8388608
 605 0012 3B68     		ldr	r3, [r7]
 606 0014 1A43     		orrs	r2, r2, r3
 607 0016 7B68     		ldr	r3, [r7, #4]
 608 0018 DA60     		str	r2, [r3, #12]
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 609              		.loc 1 569 1
 610 001a 00BF     		nop
 611 001c 0C37     		adds	r7, r7, #12
 612              	.LCFI27:
 613              		.cfi_def_cfa_offset 4
 614 001e BD46     		mov	sp, r7
 615              	.LCFI28:
 616              		.cfi_def_cfa_register 13
 617              		@ sp needed
 618 0020 5DF8047B 		ldr	r7, [sp], #4
 619              	.LCFI29:
 620              		.cfi_restore 7
 621              		.cfi_def_cfa_offset 0
 622 0024 7047     		bx	lr
 623              		.cfi_endproc
 624              	.LFE747:
 626              		.section	.text.LL_LPTIM_SetPolarity,"ax",%progbits
 627              		.align	1
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 631              		.fpu fpv4-sp-d16
 633              	LL_LPTIM_SetPolarity:
 634              	.LFB752:
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 21


 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get the counter mode
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         COUNTMODE     LL_LPTIM_GetCounterMode
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetCounterMode(LPTIM_TypeDef *LPTIMx)
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE));
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Configure the LPTIM instance output (LPTIMx_OUT)
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note Regarding the LPTIM output polarity the change takes effect
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       immediately, so the output default value will change immediately after
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       the polarity is re-configured, even before the timer is enabled.
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         WAVE          LL_LPTIM_ConfigOutput\n
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         CFGR         WAVPOL        LL_LPTIM_ConfigOutput
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Waveform This parameter can be one of the following values:
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Polarity This parameter can be one of the following values:
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ConfigOutput(LPTIM_TypeDef *LPTIMx, uint32_t Waveform, uint32_t Polar
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL, Waveform | Polarity);
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set  waveform shape
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         WAVE          LL_LPTIM_SetWaveform
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Waveform This parameter can be one of the following values:
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetWaveform(LPTIM_TypeDef *LPTIMx, uint32_t Waveform)
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE, Waveform);
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual waveform shape
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         WAVE          LL_LPTIM_GetWaveform
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 22


 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetWaveform(LPTIM_TypeDef *LPTIMx)
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVE));
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set  output polarity
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         WAVPOL        LL_LPTIM_SetPolarity
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Polarity This parameter can be one of the following values:
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 635              		.loc 1 643 1
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 8
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 640 0000 80B4     		push	{r7}
 641              	.LCFI30:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 7, -4
 644 0002 83B0     		sub	sp, sp, #12
 645              	.LCFI31:
 646              		.cfi_def_cfa_offset 16
 647 0004 00AF     		add	r7, sp, #0
 648              	.LCFI32:
 649              		.cfi_def_cfa_register 7
 650 0006 7860     		str	r0, [r7, #4]
 651 0008 3960     		str	r1, [r7]
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 652              		.loc 1 644 3
 653 000a 7B68     		ldr	r3, [r7, #4]
 654 000c DB68     		ldr	r3, [r3, #12]
 655 000e 23F40012 		bic	r2, r3, #2097152
 656 0012 3B68     		ldr	r3, [r7]
 657 0014 1A43     		orrs	r2, r2, r3
 658 0016 7B68     		ldr	r3, [r7, #4]
 659 0018 DA60     		str	r2, [r3, #12]
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 660              		.loc 1 645 1
 661 001a 00BF     		nop
 662 001c 0C37     		adds	r7, r7, #12
 663              	.LCFI33:
 664              		.cfi_def_cfa_offset 4
 665 001e BD46     		mov	sp, r7
 666              	.LCFI34:
 667              		.cfi_def_cfa_register 13
 668              		@ sp needed
 669 0020 5DF8047B 		ldr	r7, [sp], #4
 670              	.LCFI35:
 671              		.cfi_restore 7
 672              		.cfi_def_cfa_offset 0
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 23


 673 0024 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE752:
 677              		.section	.text.LL_LPTIM_SetPrescaler,"ax",%progbits
 678              		.align	1
 679              		.syntax unified
 680              		.thumb
 681              		.thumb_func
 682              		.fpu fpv4-sp-d16
 684              	LL_LPTIM_SetPrescaler:
 685              	.LFB754:
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual output polarity
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         WAVPOL        LL_LPTIM_GetPolarity
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetPolarity(LPTIM_TypeDef *LPTIMx)
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL));
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set actual prescaler division ratio.
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note When the LPTIM is configured to be clocked by an internal clock source
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       and the LPTIM counter is configured to be updated by active edges
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       detected on the LPTIM external Input1, the internal clock provided to
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       the LPTIM must be not be prescaled.
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         PRESC         LL_LPTIM_SetPrescaler
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Prescaler This parameter can be one of the following values:
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV1
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV2
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV4
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV8
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV16
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV32
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV64
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV128
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 686              		.loc 1 681 1
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 8
 689              		@ frame_needed = 1, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 691 0000 80B4     		push	{r7}
 692              	.LCFI36:
 693              		.cfi_def_cfa_offset 4
 694              		.cfi_offset 7, -4
 695 0002 83B0     		sub	sp, sp, #12
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 24


 696              	.LCFI37:
 697              		.cfi_def_cfa_offset 16
 698 0004 00AF     		add	r7, sp, #0
 699              	.LCFI38:
 700              		.cfi_def_cfa_register 7
 701 0006 7860     		str	r0, [r7, #4]
 702 0008 3960     		str	r1, [r7]
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 703              		.loc 1 682 3
 704 000a 7B68     		ldr	r3, [r7, #4]
 705 000c DB68     		ldr	r3, [r3, #12]
 706 000e 23F46062 		bic	r2, r3, #3584
 707 0012 3B68     		ldr	r3, [r7]
 708 0014 1A43     		orrs	r2, r2, r3
 709 0016 7B68     		ldr	r3, [r7, #4]
 710 0018 DA60     		str	r2, [r3, #12]
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 711              		.loc 1 683 1
 712 001a 00BF     		nop
 713 001c 0C37     		adds	r7, r7, #12
 714              	.LCFI39:
 715              		.cfi_def_cfa_offset 4
 716 001e BD46     		mov	sp, r7
 717              	.LCFI40:
 718              		.cfi_def_cfa_register 13
 719              		@ sp needed
 720 0020 5DF8047B 		ldr	r7, [sp], #4
 721              	.LCFI41:
 722              		.cfi_restore 7
 723              		.cfi_def_cfa_offset 0
 724 0024 7047     		bx	lr
 725              		.cfi_endproc
 726              	.LFE754:
 728              		.section	.text.LL_LPTIM_SetInput1Src,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu fpv4-sp-d16
 735              	LL_LPTIM_SetInput1Src:
 736              	.LFB756:
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual prescaler division ratio.
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         PRESC         LL_LPTIM_GetPrescaler
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV1
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV2
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV4
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV8
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV16
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV32
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV64
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV128
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetPrescaler(LPTIM_TypeDef *LPTIMx)
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 25


 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRESC));
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set LPTIM input 1 source (default GPIO).
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll OR      IN1          LL_LPTIM_SetInput1Src
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Src This parameter can be one of the following values:
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT1_SRC_GPIO
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP1
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP3
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP5 (*)
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP7 (*)
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         (*) Value not defined for all devices
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 737              		.loc 1 718 1
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 8
 740              		@ frame_needed = 1, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 742 0000 80B4     		push	{r7}
 743              	.LCFI42:
 744              		.cfi_def_cfa_offset 4
 745              		.cfi_offset 7, -4
 746 0002 83B0     		sub	sp, sp, #12
 747              	.LCFI43:
 748              		.cfi_def_cfa_offset 16
 749 0004 00AF     		add	r7, sp, #0
 750              	.LCFI44:
 751              		.cfi_def_cfa_register 7
 752 0006 7860     		str	r0, [r7, #4]
 753 0008 3960     		str	r1, [r7]
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   WRITE_REG(LPTIMx->OR, Src);
 754              		.loc 1 719 3
 755 000a 7B68     		ldr	r3, [r7, #4]
 756 000c 3A68     		ldr	r2, [r7]
 757 000e 1A62     		str	r2, [r3, #32]
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 758              		.loc 1 720 1
 759 0010 00BF     		nop
 760 0012 0C37     		adds	r7, r7, #12
 761              	.LCFI45:
 762              		.cfi_def_cfa_offset 4
 763 0014 BD46     		mov	sp, r7
 764              	.LCFI46:
 765              		.cfi_def_cfa_register 13
 766              		@ sp needed
 767 0016 5DF8047B 		ldr	r7, [sp], #4
 768              	.LCFI47:
 769              		.cfi_restore 7
 770              		.cfi_def_cfa_offset 0
 771 001a 7047     		bx	lr
 772              		.cfi_endproc
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 26


 773              	.LFE756:
 775              		.section	.text.LL_LPTIM_SetInput2Src,"ax",%progbits
 776              		.align	1
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv4-sp-d16
 782              	LL_LPTIM_SetInput2Src:
 783              	.LFB757:
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set LPTIM input 2 source (default GPIO).
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll OR      IN2          LL_LPTIM_SetInput2Src
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Src This parameter can be one of the following values:
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT2_SRC_GPIO
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT2_SRC_COMP2
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT2_SRC_COMP4
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_INPUT2_SRC_COMP6 (*)
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         (*) Value not defined for all devices
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetInput2Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 784              		.loc 1 735 1
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 8
 787              		@ frame_needed = 1, uses_anonymous_args = 0
 788              		@ link register save eliminated.
 789 0000 80B4     		push	{r7}
 790              	.LCFI48:
 791              		.cfi_def_cfa_offset 4
 792              		.cfi_offset 7, -4
 793 0002 83B0     		sub	sp, sp, #12
 794              	.LCFI49:
 795              		.cfi_def_cfa_offset 16
 796 0004 00AF     		add	r7, sp, #0
 797              	.LCFI50:
 798              		.cfi_def_cfa_register 7
 799 0006 7860     		str	r0, [r7, #4]
 800 0008 3960     		str	r1, [r7]
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   WRITE_REG(LPTIMx->OR, Src);
 801              		.loc 1 736 3
 802 000a 7B68     		ldr	r3, [r7, #4]
 803 000c 3A68     		ldr	r2, [r7]
 804 000e 1A62     		str	r2, [r3, #32]
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 805              		.loc 1 737 1
 806 0010 00BF     		nop
 807 0012 0C37     		adds	r7, r7, #12
 808              	.LCFI51:
 809              		.cfi_def_cfa_offset 4
 810 0014 BD46     		mov	sp, r7
 811              	.LCFI52:
 812              		.cfi_def_cfa_register 13
 813              		@ sp needed
 814 0016 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 27


 815              	.LCFI53:
 816              		.cfi_restore 7
 817              		.cfi_def_cfa_offset 0
 818 001a 7047     		bx	lr
 819              		.cfi_endproc
 820              	.LFE757:
 822              		.section	.text.LL_LPTIM_TrigSw,"ax",%progbits
 823              		.align	1
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 827              		.fpu fpv4-sp-d16
 829              	LL_LPTIM_TrigSw:
 830              	.LFB761:
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Trigger_Configuration Trigger Configuration
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Enable the timeout function
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note The first trigger event will start the timer, any successive trigger
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       event will reset the counter and the timer will restart.
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note The timeout value corresponds to the compare value; if no trigger
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       occurs within the expected time frame, the MCU is waked-up by the
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       compare match event.
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TIMOUT        LL_LPTIM_EnableTimeout
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_EnableTimeout(LPTIM_TypeDef *LPTIMx)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT);
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Disable the timeout function
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note A trigger event arriving when the timer is already started will be
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       ignored.
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TIMOUT        LL_LPTIM_DisableTimeout
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_DisableTimeout(LPTIM_TypeDef *LPTIMx)
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT);
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Indicate whether the timeout function is enabled.
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TIMOUT        LL_LPTIM_IsEnabledTimeout
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 28


 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsEnabledTimeout(LPTIM_TypeDef *LPTIMx)
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT) == LPTIM_CFGR_TIMOUT)? 1UL : 0UL));
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Start the LPTIM counter
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 831              		.loc 1 797 1
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 8
 834              		@ frame_needed = 1, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 836 0000 80B4     		push	{r7}
 837              	.LCFI54:
 838              		.cfi_def_cfa_offset 4
 839              		.cfi_offset 7, -4
 840 0002 83B0     		sub	sp, sp, #12
 841              	.LCFI55:
 842              		.cfi_def_cfa_offset 16
 843 0004 00AF     		add	r7, sp, #0
 844              	.LCFI56:
 845              		.cfi_def_cfa_register 7
 846 0006 7860     		str	r0, [r7, #4]
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 847              		.loc 1 798 3
 848 0008 7B68     		ldr	r3, [r7, #4]
 849 000a DB68     		ldr	r3, [r3, #12]
 850 000c 23F4C022 		bic	r2, r3, #393216
 851 0010 7B68     		ldr	r3, [r7, #4]
 852 0012 DA60     		str	r2, [r3, #12]
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 853              		.loc 1 799 1
 854 0014 00BF     		nop
 855 0016 0C37     		adds	r7, r7, #12
 856              	.LCFI57:
 857              		.cfi_def_cfa_offset 4
 858 0018 BD46     		mov	sp, r7
 859              	.LCFI58:
 860              		.cfi_def_cfa_register 13
 861              		@ sp needed
 862 001a 5DF8047B 		ldr	r7, [sp], #4
 863              	.LCFI59:
 864              		.cfi_restore 7
 865              		.cfi_def_cfa_offset 0
 866 001e 7047     		bx	lr
 867              		.cfi_endproc
 868              	.LFE761:
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 29


 870              		.section	.text.LL_LPTIM_SetClockSource,"ax",%progbits
 871              		.align	1
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu fpv4-sp-d16
 877              	LL_LPTIM_SetClockSource:
 878              	.LFB766:
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Configure the external trigger used as a trigger event for the LPTIM.
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note An internal clock source must be present when a digital filter is
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       required for the trigger.
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGSEL       LL_LPTIM_ConfigTrigger\n
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         CFGR         TRGFLT        LL_LPTIM_ConfigTrigger\n
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         CFGR         TRIGEN        LL_LPTIM_ConfigTrigger
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Source This parameter can be one of the following values:
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP3
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP4
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP5 (*)
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP6 (*)
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP7 (*)
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         (*)  Value not defined in all devices. \n
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Filter This parameter can be one of the following values:
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_NONE
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_2
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_4
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_8
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  Polarity This parameter can be one of the following values:
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ConfigTrigger(LPTIM_TypeDef *LPTIMx, uint32_t Source, uint32_t Filter
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL | LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGEN, Source | Fil
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual external trigger source.
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGSEL       LL_LPTIM_GetTriggerSource
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 30


 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP3
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP4
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP5 (*)
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP6 (*)
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP7 (*)
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         (*)  Value not defined in all devices. \n
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetTriggerSource(LPTIM_TypeDef *LPTIMx)
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL));
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual external trigger filter.
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TRGFLT        LL_LPTIM_GetTriggerFilter
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_NONE
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_2
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_4
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_8
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetTriggerFilter(LPTIM_TypeDef *LPTIMx)
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRGFLT));
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual external trigger polarity.
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGEN        LL_LPTIM_GetTriggerPolarity
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetTriggerPolarity(LPTIM_TypeDef *LPTIMx)
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN));
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Clock_Configuration Clock Configuration
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 31


 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Set the source of the clock used by the LPTIM instance.
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKSEL         LL_LPTIM_SetClockSource
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  ClockSource This parameter can be one of the following values:
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 879              		.loc 1 917 1
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 8
 882              		@ frame_needed = 1, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 884 0000 80B4     		push	{r7}
 885              	.LCFI60:
 886              		.cfi_def_cfa_offset 4
 887              		.cfi_offset 7, -4
 888 0002 83B0     		sub	sp, sp, #12
 889              	.LCFI61:
 890              		.cfi_def_cfa_offset 16
 891 0004 00AF     		add	r7, sp, #0
 892              	.LCFI62:
 893              		.cfi_def_cfa_register 7
 894 0006 7860     		str	r0, [r7, #4]
 895 0008 3960     		str	r1, [r7]
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 896              		.loc 1 918 3
 897 000a 7B68     		ldr	r3, [r7, #4]
 898 000c DB68     		ldr	r3, [r3, #12]
 899 000e 23F00102 		bic	r2, r3, #1
 900 0012 3B68     		ldr	r3, [r7]
 901 0014 1A43     		orrs	r2, r2, r3
 902 0016 7B68     		ldr	r3, [r7, #4]
 903 0018 DA60     		str	r2, [r3, #12]
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 904              		.loc 1 919 1
 905 001a 00BF     		nop
 906 001c 0C37     		adds	r7, r7, #12
 907              	.LCFI63:
 908              		.cfi_def_cfa_offset 4
 909 001e BD46     		mov	sp, r7
 910              	.LCFI64:
 911              		.cfi_def_cfa_register 13
 912              		@ sp needed
 913 0020 5DF8047B 		ldr	r7, [sp], #4
 914              	.LCFI65:
 915              		.cfi_restore 7
 916              		.cfi_def_cfa_offset 0
 917 0024 7047     		bx	lr
 918              		.cfi_endproc
 919              	.LFE766:
 921              		.section	.text.LL_LPTIM_SetEncoderMode,"ax",%progbits
 922              		.align	1
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 32


 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	LL_LPTIM_SetEncoderMode:
 929              	.LFB771:
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual LPTIM instance clock source.
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKSEL         LL_LPTIM_GetClockSource
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetClockSource(LPTIM_TypeDef *LPTIMx)
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKSEL));
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Configure the active edge or edges used by the counter when the LPTIM is clocked by an 
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note When both external clock signal edges are considered active ones,
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       the LPTIM must also be clocked by an internal clock source with a
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       frequency equal to at least four times the external clock frequency.
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note An internal clock source must be present when a digital filter is
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       required for external clock.
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKFLT         LL_LPTIM_ConfigClock\n
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         CFGR         CKPOL         LL_LPTIM_ConfigClock
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  ClockFilter This parameter can be one of the following values:
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_NONE
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_2
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_4
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_8
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_FALLING
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ConfigClock(LPTIM_TypeDef *LPTIMx, uint32_t ClockFilter, uint32_t Clo
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKFLT | LPTIM_CFGR_CKPOL, ClockFilter | ClockPolarity);
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual clock polarity
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKPOL         LL_LPTIM_GetClockPolarity
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_FALLING
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetClockPolarity(LPTIM_TypeDef *LPTIMx)
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 33


 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL));
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual clock digital filter
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKFLT         LL_LPTIM_GetClockFilter
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_NONE
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_2
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_4
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_8
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetClockFilter(LPTIM_TypeDef *LPTIMx)
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKFLT));
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @}
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Encoder_Mode Encoder Mode
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @{
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Configure the encoder mode.
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKPOL         LL_LPTIM_SetEncoderMode
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  EncoderMode This parameter can be one of the following values:
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetEncoderMode(LPTIM_TypeDef *LPTIMx, uint32_t EncoderMode)
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 930              		.loc 1 1010 1
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 8
 933              		@ frame_needed = 1, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 935 0000 80B4     		push	{r7}
 936              	.LCFI66:
 937              		.cfi_def_cfa_offset 4
 938              		.cfi_offset 7, -4
 939 0002 83B0     		sub	sp, sp, #12
 940              	.LCFI67:
 941              		.cfi_def_cfa_offset 16
 942 0004 00AF     		add	r7, sp, #0
 943              	.LCFI68:
 944              		.cfi_def_cfa_register 7
 945 0006 7860     		str	r0, [r7, #4]
 946 0008 3960     		str	r1, [r7]
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 34


1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKPOL, EncoderMode);
 947              		.loc 1 1011 3
 948 000a 7B68     		ldr	r3, [r7, #4]
 949 000c DB68     		ldr	r3, [r3, #12]
 950 000e 23F00602 		bic	r2, r3, #6
 951 0012 3B68     		ldr	r3, [r7]
 952 0014 1A43     		orrs	r2, r2, r3
 953 0016 7B68     		ldr	r3, [r7, #4]
 954 0018 DA60     		str	r2, [r3, #12]
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 955              		.loc 1 1012 1
 956 001a 00BF     		nop
 957 001c 0C37     		adds	r7, r7, #12
 958              	.LCFI69:
 959              		.cfi_def_cfa_offset 4
 960 001e BD46     		mov	sp, r7
 961              	.LCFI70:
 962              		.cfi_def_cfa_register 13
 963              		@ sp needed
 964 0020 5DF8047B 		ldr	r7, [sp], #4
 965              	.LCFI71:
 966              		.cfi_restore 7
 967              		.cfi_def_cfa_offset 0
 968 0024 7047     		bx	lr
 969              		.cfi_endproc
 970              	.LFE771:
 972              		.section	.text.LL_LPTIM_EnableEncoderMode,"ax",%progbits
 973              		.align	1
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	LL_LPTIM_EnableEncoderMode:
 980              	.LFB773:
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Get actual encoder mode.
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         CKPOL         LL_LPTIM_GetEncoderMode
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetEncoderMode(LPTIM_TypeDef *LPTIMx)
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL));
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** 
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** /**
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @brief  Enable the encoder mode
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note In this mode the LPTIM instance must be clocked by an internal clock
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       source. Also, the prescaler division ratio must be equal to 1.
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @note LPTIM instance must be configured in continuous mode prior enabling
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   *       the encoder mode.
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @rmtoll CFGR         ENC           LL_LPTIM_EnableEncoderMode
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 35


1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   * @retval None
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   */
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_EnableEncoderMode(LPTIM_TypeDef *LPTIMx)
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** {
 981              		.loc 1 1040 1
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 8
 984              		@ frame_needed = 1, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 986 0000 80B4     		push	{r7}
 987              	.LCFI72:
 988              		.cfi_def_cfa_offset 4
 989              		.cfi_offset 7, -4
 990 0002 83B0     		sub	sp, sp, #12
 991              	.LCFI73:
 992              		.cfi_def_cfa_offset 16
 993 0004 00AF     		add	r7, sp, #0
 994              	.LCFI74:
 995              		.cfi_def_cfa_register 7
 996 0006 7860     		str	r0, [r7, #4]
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h ****   SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC);
 997              		.loc 1 1041 3
 998 0008 7B68     		ldr	r3, [r7, #4]
 999 000a DB68     		ldr	r3, [r3, #12]
 1000 000c 43F08072 		orr	r2, r3, #16777216
 1001 0010 7B68     		ldr	r3, [r7, #4]
 1002 0012 DA60     		str	r2, [r3, #12]
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lptim.h **** }
 1003              		.loc 1 1042 1
 1004 0014 00BF     		nop
 1005 0016 0C37     		adds	r7, r7, #12
 1006              	.LCFI75:
 1007              		.cfi_def_cfa_offset 4
 1008 0018 BD46     		mov	sp, r7
 1009              	.LCFI76:
 1010              		.cfi_def_cfa_register 13
 1011              		@ sp needed
 1012 001a 5DF8047B 		ldr	r7, [sp], #4
 1013              	.LCFI77:
 1014              		.cfi_restore 7
 1015              		.cfi_def_cfa_offset 0
 1016 001e 7047     		bx	lr
 1017              		.cfi_endproc
 1018              	.LFE773:
 1020              		.section	.text.LL_AHB2_GRP1_EnableClock,"ax",%progbits
 1021              		.align	1
 1022              		.syntax unified
 1023              		.thumb
 1024              		.thumb_func
 1025              		.fpu fpv4-sp-d16
 1027              	LL_AHB2_GRP1_EnableClock:
 1028              	.LFB957:
 1029              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @file    stm32g4xx_ll_bus.h
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 36


   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****     [..]
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @attention
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #ifndef STM32G4xx_LL_BUS_H
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define STM32G4xx_LL_BUS_H
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #include "stm32g4xx.h"
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @addtogroup STM32G4xx_LL_Driver
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 37


  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CORDIC         RCC_AHB1ENR_CORDICEN
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMAC           RCC_AHB1ENR_FMACEN
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CCM            RCC_AHB2SMENR_CCMSMEN
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC12          RCC_AHB2ENR_ADC12EN
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(ADC345_COMMON)
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC345         RCC_AHB2ENR_ADC345EN
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* ADC345_COMMON */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC1           RCC_AHB2ENR_DAC1EN
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(DAC2)
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC2           RCC_AHB2ENR_DAC2EN
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* DAC2 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC3           RCC_AHB2ENR_DAC3EN
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(DAC4)
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC4           RCC_AHB2ENR_DAC4EN
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* DAC4 */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(AES)
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* AES */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 38


 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(QUADSPI)
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* QUADSPI */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(TIM5)
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* TIM5 */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(UART4)
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* UART4 */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(UART5)
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* UART5 */
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(FDCAN1)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FDCAN          RCC_APB1ENR1_FDCANEN
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* FDCAN1 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 39


 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(I2C4)
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* I2C4 */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1         RCC_APB1ENR2_UCPD1EN
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(SPI4)
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* SPI4 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(TIM20)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* TIM20 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(HRTIM1)
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* HRTIM1 */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMMUXEN     LL_AHB1_GRP1_EnableClock\n
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_EnableClock\n
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 40


 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_EnableClock\n
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_IsEnabledClock\n
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_IsEnabledClock\n
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_IsEnabledClock\n
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_DisableClock\n
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_DisableClock\n
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_DisableClock\n
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 41


 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ForceReset\n
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ForceReset\n
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ForceReset\n
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ReleaseReset\n
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ReleaseReset\n
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ReleaseReset\n
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 42


 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 43


 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_EnableClock\n
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_EnableClock\n
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_EnableClock\n
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_EnableClock\n
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_EnableClock\n
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_EnableClock\n
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 1030              		.loc 2 454 1
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 16
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 44


 1035 0000 80B4     		push	{r7}
 1036              	.LCFI78:
 1037              		.cfi_def_cfa_offset 4
 1038              		.cfi_offset 7, -4
 1039 0002 85B0     		sub	sp, sp, #20
 1040              	.LCFI79:
 1041              		.cfi_def_cfa_offset 24
 1042 0004 00AF     		add	r7, sp, #0
 1043              	.LCFI80:
 1044              		.cfi_def_cfa_register 7
 1045 0006 7860     		str	r0, [r7, #4]
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 1046              		.loc 2 456 3
 1047 0008 084B     		ldr	r3, .L15
 1048 000a DA6C     		ldr	r2, [r3, #76]
 1049 000c 0749     		ldr	r1, .L15
 1050 000e 7B68     		ldr	r3, [r7, #4]
 1051 0010 1343     		orrs	r3, r3, r2
 1052 0012 CB64     		str	r3, [r1, #76]
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 1053              		.loc 2 458 12
 1054 0014 054B     		ldr	r3, .L15
 1055 0016 DA6C     		ldr	r2, [r3, #76]
 1056 0018 7B68     		ldr	r3, [r7, #4]
 1057 001a 1340     		ands	r3, r3, r2
 1058              		.loc 2 458 10
 1059 001c FB60     		str	r3, [r7, #12]
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 1060              		.loc 2 459 3
 1061 001e FB68     		ldr	r3, [r7, #12]
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 1062              		.loc 2 460 1
 1063 0020 00BF     		nop
 1064 0022 1437     		adds	r7, r7, #20
 1065              	.LCFI81:
 1066              		.cfi_def_cfa_offset 4
 1067 0024 BD46     		mov	sp, r7
 1068              	.LCFI82:
 1069              		.cfi_def_cfa_register 13
 1070              		@ sp needed
 1071 0026 5DF8047B 		ldr	r7, [sp], #4
 1072              	.LCFI83:
 1073              		.cfi_restore 7
 1074              		.cfi_def_cfa_offset 0
 1075 002a 7047     		bx	lr
 1076              	.L16:
 1077              		.align	2
 1078              	.L15:
 1079 002c 00100240 		.word	1073876992
 1080              		.cfi_endproc
 1081              	.LFE957:
 1083              		.section	.text.LL_APB1_GRP1_EnableClock,"ax",%progbits
 1084              		.align	1
 1085              		.syntax unified
 1086              		.thumb
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 45


 1087              		.thumb_func
 1088              		.fpu fpv4-sp-d16
 1090              	LL_APB1_GRP1_EnableClock:
 1091              	.LFB971:
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_IsEnabledClock\n
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_IsEnabledClock\n
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_IsEnabledClock\n
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_IsEnabledClock\n
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_IsEnabledClock\n
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_IsEnabledClock\n
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_DisableClock\n
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 46


 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_DisableClock\n
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_DisableClock\n
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_DisableClock\n
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_DisableClock\n
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_DisableClock\n
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ForceReset\n
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ForceReset\n
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ForceReset\n
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ForceReset\n
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ForceReset\n
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ForceReset\n
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ForceReset\n
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ForceReset\n
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ForceReset\n
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ForceReset\n
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ForceReset\n
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ForceReset\n
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ForceReset\n
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ForceReset\n
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ForceReset
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 47


 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ReleaseReset\n
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ReleaseReset\n
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ReleaseReset\n
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ReleaseReset\n
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ReleaseReset\n
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ReleaseReset\n
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ReleaseReset\n
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ReleaseReset\n
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ReleaseReset\n
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ReleaseReset\n
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ReleaseReset\n
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ReleaseReset\n
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ReleaseReset\n
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ReleaseReset\n
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ReleaseReset
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 48


 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 49


 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 50


 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 51


 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_EnableClockStopSleep
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC  (*)
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_DisableClockStopSleep
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 52


 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_EnableClock\n
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_EnableClock\n
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 53


 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 1092              		.loc 2 916 1
 1093              		.cfi_startproc
 1094              		@ args = 0, pretend = 0, frame = 16
 1095              		@ frame_needed = 1, uses_anonymous_args = 0
 1096              		@ link register save eliminated.
 1097 0000 80B4     		push	{r7}
 1098              	.LCFI84:
 1099              		.cfi_def_cfa_offset 4
 1100              		.cfi_offset 7, -4
 1101 0002 85B0     		sub	sp, sp, #20
 1102              	.LCFI85:
 1103              		.cfi_def_cfa_offset 24
 1104 0004 00AF     		add	r7, sp, #0
 1105              	.LCFI86:
 1106              		.cfi_def_cfa_register 7
 1107 0006 7860     		str	r0, [r7, #4]
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 1108              		.loc 2 918 3
 1109 0008 084B     		ldr	r3, .L18
 1110 000a 9A6D     		ldr	r2, [r3, #88]
 1111 000c 0749     		ldr	r1, .L18
 1112 000e 7B68     		ldr	r3, [r7, #4]
 1113 0010 1343     		orrs	r3, r3, r2
 1114 0012 8B65     		str	r3, [r1, #88]
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 1115              		.loc 2 920 12
 1116 0014 054B     		ldr	r3, .L18
 1117 0016 9A6D     		ldr	r2, [r3, #88]
 1118 0018 7B68     		ldr	r3, [r7, #4]
 1119 001a 1340     		ands	r3, r3, r2
 1120              		.loc 2 920 10
 1121 001c FB60     		str	r3, [r7, #12]
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 1122              		.loc 2 921 3
 1123 001e FB68     		ldr	r3, [r7, #12]
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 1124              		.loc 2 922 1
 1125 0020 00BF     		nop
 1126 0022 1437     		adds	r7, r7, #20
 1127              	.LCFI87:
 1128              		.cfi_def_cfa_offset 4
 1129 0024 BD46     		mov	sp, r7
 1130              	.LCFI88:
 1131              		.cfi_def_cfa_register 13
 1132              		@ sp needed
 1133 0026 5DF8047B 		ldr	r7, [sp], #4
 1134              	.LCFI89:
 1135              		.cfi_restore 7
 1136              		.cfi_def_cfa_offset 0
 1137 002a 7047     		bx	lr
 1138              	.L19:
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 54


 1139              		.align	2
 1140              	.L18:
 1141 002c 00100240 		.word	1073876992
 1142              		.cfi_endproc
 1143              	.LFE971:
 1145              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
 1146              		.align	2
 1149              	CHANNEL_OFFSET_TAB:
 1150 0000 08       		.byte	8
 1151 0001 1C       		.byte	28
 1152 0002 30       		.byte	48
 1153 0003 44       		.byte	68
 1154 0004 58       		.byte	88
 1155 0005 6C       		.byte	108
 1156 0006 80       		.byte	-128
 1157 0007 94       		.byte	-108
 1158              		.section	.rodata.OFFSET_TAB_CCMRx,"a"
 1159              		.align	2
 1162              	OFFSET_TAB_CCMRx:
 1163 0000 00       		.byte	0
 1164 0001 00       		.byte	0
 1165 0002 00       		.byte	0
 1166 0003 00       		.byte	0
 1167 0004 04       		.byte	4
 1168 0005 04       		.byte	4
 1169 0006 04       		.byte	4
 1170 0007 04       		.byte	4
 1171 0008 38       		.byte	56
 1172 0009 38       		.byte	56
 1173              		.section	.rodata.SHIFT_TAB_OCxx,"a"
 1174              		.align	2
 1177              	SHIFT_TAB_OCxx:
 1178 0000 00       		.byte	0
 1179 0001 00       		.byte	0
 1180 0002 08       		.byte	8
 1181 0003 00       		.byte	0
 1182 0004 00       		.byte	0
 1183 0005 00       		.byte	0
 1184 0006 08       		.byte	8
 1185 0007 00       		.byte	0
 1186 0008 00       		.byte	0
 1187 0009 08       		.byte	8
 1188              		.section	.rodata.SHIFT_TAB_ICxx,"a"
 1189              		.align	2
 1192              	SHIFT_TAB_ICxx:
 1193 0000 00       		.byte	0
 1194 0001 00       		.byte	0
 1195 0002 08       		.byte	8
 1196 0003 00       		.byte	0
 1197 0004 00       		.byte	0
 1198 0005 00       		.byte	0
 1199 0006 08       		.byte	8
 1200 0007 00       		.byte	0
 1201 0008 00       		.byte	0
 1202 0009 00       		.byte	0
 1203              		.section	.rodata.SHIFT_TAB_CCxP,"a"
 1204              		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 55


 1207              	SHIFT_TAB_CCxP:
 1208 0000 00       		.byte	0
 1209 0001 02       		.byte	2
 1210 0002 04       		.byte	4
 1211 0003 06       		.byte	6
 1212 0004 08       		.byte	8
 1213 0005 0A       		.byte	10
 1214 0006 0C       		.byte	12
 1215 0007 0E       		.byte	14
 1216 0008 10       		.byte	16
 1217 0009 14       		.byte	20
 1218              		.section	.rodata.SHIFT_TAB_OISx,"a"
 1219              		.align	2
 1222              	SHIFT_TAB_OISx:
 1223 0000 00       		.byte	0
 1224 0001 01       		.byte	1
 1225 0002 02       		.byte	2
 1226 0003 03       		.byte	3
 1227 0004 04       		.byte	4
 1228 0005 05       		.byte	5
 1229 0006 06       		.byte	6
 1230 0007 07       		.byte	7
 1231 0008 08       		.byte	8
 1232 0009 0A       		.byte	10
 1233              		.section	.rodata.USART_PRESCALER_TAB,"a"
 1234              		.align	2
 1237              	USART_PRESCALER_TAB:
 1238 0000 01000000 		.word	1
 1239 0004 02000000 		.word	2
 1240 0008 04000000 		.word	4
 1241 000c 06000000 		.word	6
 1242 0010 08000000 		.word	8
 1243 0014 0A000000 		.word	10
 1244 0018 0C000000 		.word	12
 1245 001c 10000000 		.word	16
 1246 0020 20000000 		.word	32
 1247 0024 40000000 		.word	64
 1248 0028 80000000 		.word	128
 1249 002c 00010000 		.word	256
 1250              		.section	.text.lptim_start,"ax",%progbits
 1251              		.align	1
 1252              		.global	lptim_start
 1253              		.syntax unified
 1254              		.thumb
 1255              		.thumb_func
 1256              		.fpu fpv4-sp-d16
 1258              	lptim_start:
 1259              	.LFB1990:
 1260              		.file 3 "Src/lptim.c"
   1:Src/lptim.c   **** /**
   2:Src/lptim.c   ****   ******************************************************************************
   3:Src/lptim.c   ****   * File Name          : LPTIM.c
   4:Src/lptim.c   ****   * Description        : This file provides code for the configuration
   5:Src/lptim.c   ****   *                      of the LPTIM instances.
   6:Src/lptim.c   ****   ******************************************************************************
   7:Src/lptim.c   ****   * @attention
   8:Src/lptim.c   ****   *
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 56


   9:Src/lptim.c   ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/lptim.c   ****   * All rights reserved.</center></h2>
  11:Src/lptim.c   ****   *
  12:Src/lptim.c   ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/lptim.c   ****   * the "License"; You may not use this file except in compliance with the
  14:Src/lptim.c   ****   * License. You may obtain a copy of the License at:
  15:Src/lptim.c   ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/lptim.c   ****   *
  17:Src/lptim.c   ****   ******************************************************************************
  18:Src/lptim.c   ****   */
  19:Src/lptim.c   **** 
  20:Src/lptim.c   **** /* Includes ------------------------------------------------------------------*/
  21:Src/lptim.c   **** #include "lptim.h"
  22:Src/lptim.c   **** 
  23:Src/lptim.c   **** /* USER CODE BEGIN 0 */
  24:Src/lptim.c   **** void lptim_start(uint32_t period)
  25:Src/lptim.c   **** {
 1261              		.loc 3 25 1
 1262              		.cfi_startproc
 1263              		@ args = 0, pretend = 0, frame = 8
 1264              		@ frame_needed = 1, uses_anonymous_args = 0
 1265 0000 80B5     		push	{r7, lr}
 1266              	.LCFI90:
 1267              		.cfi_def_cfa_offset 8
 1268              		.cfi_offset 7, -8
 1269              		.cfi_offset 14, -4
 1270 0002 82B0     		sub	sp, sp, #8
 1271              	.LCFI91:
 1272              		.cfi_def_cfa_offset 16
 1273 0004 00AF     		add	r7, sp, #0
 1274              	.LCFI92:
 1275              		.cfi_def_cfa_register 7
 1276 0006 7860     		str	r0, [r7, #4]
  26:Src/lptim.c   ****   LL_LPTIM_Enable(LPTIM1);
 1277              		.loc 3 26 3
 1278 0008 0748     		ldr	r0, .L21
 1279 000a FFF7FEFF 		bl	LL_LPTIM_Enable
  27:Src/lptim.c   ****   LL_LPTIM_SetAutoReload(LPTIM1, period);
 1280              		.loc 3 27 3
 1281 000e 7968     		ldr	r1, [r7, #4]
 1282 0010 0548     		ldr	r0, .L21
 1283 0012 FFF7FEFF 		bl	LL_LPTIM_SetAutoReload
  28:Src/lptim.c   ****   LL_LPTIM_StartCounter(LPTIM1, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 1284              		.loc 3 28 3
 1285 0016 0421     		movs	r1, #4
 1286 0018 0348     		ldr	r0, .L21
 1287 001a FFF7FEFF 		bl	LL_LPTIM_StartCounter
  29:Src/lptim.c   **** }
 1288              		.loc 3 29 1
 1289 001e 00BF     		nop
 1290 0020 0837     		adds	r7, r7, #8
 1291              	.LCFI93:
 1292              		.cfi_def_cfa_offset 8
 1293 0022 BD46     		mov	sp, r7
 1294              	.LCFI94:
 1295              		.cfi_def_cfa_register 13
 1296              		@ sp needed
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 57


 1297 0024 80BD     		pop	{r7, pc}
 1298              	.L22:
 1299 0026 00BF     		.align	2
 1300              	.L21:
 1301 0028 007C0040 		.word	1073773568
 1302              		.cfi_endproc
 1303              	.LFE1990:
 1305              		.section	.text.MX_LPTIM1_Init,"ax",%progbits
 1306              		.align	1
 1307              		.global	MX_LPTIM1_Init
 1308              		.syntax unified
 1309              		.thumb
 1310              		.thumb_func
 1311              		.fpu fpv4-sp-d16
 1313              	MX_LPTIM1_Init:
 1314              	.LFB1991:
  30:Src/lptim.c   **** 
  31:Src/lptim.c   **** /* USER CODE END 0 */
  32:Src/lptim.c   **** 
  33:Src/lptim.c   **** /* LPTIM1 init function */
  34:Src/lptim.c   **** void MX_LPTIM1_Init(void)
  35:Src/lptim.c   **** {
 1315              		.loc 3 35 1
 1316              		.cfi_startproc
 1317              		@ args = 0, pretend = 0, frame = 24
 1318              		@ frame_needed = 1, uses_anonymous_args = 0
 1319 0000 80B5     		push	{r7, lr}
 1320              	.LCFI95:
 1321              		.cfi_def_cfa_offset 8
 1322              		.cfi_offset 7, -8
 1323              		.cfi_offset 14, -4
 1324 0002 86B0     		sub	sp, sp, #24
 1325              	.LCFI96:
 1326              		.cfi_def_cfa_offset 32
 1327 0004 00AF     		add	r7, sp, #0
 1328              	.LCFI97:
 1329              		.cfi_def_cfa_register 7
  36:Src/lptim.c   **** 
  37:Src/lptim.c   ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 1330              		.loc 3 37 23
 1331 0006 3B46     		mov	r3, r7
 1332 0008 0022     		movs	r2, #0
 1333 000a 1A60     		str	r2, [r3]
 1334 000c 5A60     		str	r2, [r3, #4]
 1335 000e 9A60     		str	r2, [r3, #8]
 1336 0010 DA60     		str	r2, [r3, #12]
 1337 0012 1A61     		str	r2, [r3, #16]
 1338 0014 5A61     		str	r2, [r3, #20]
  38:Src/lptim.c   **** 
  39:Src/lptim.c   ****   /* Peripheral clock enable */
  40:Src/lptim.c   ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1);
 1339              		.loc 3 40 3
 1340 0016 4FF00040 		mov	r0, #-2147483648
 1341 001a FFF7FEFF 		bl	LL_APB1_GRP1_EnableClock
  41:Src/lptim.c   **** 
  42:Src/lptim.c   ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 1342              		.loc 3 42 3
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 58


 1343 001e 0220     		movs	r0, #2
 1344 0020 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
  43:Src/lptim.c   ****   /**LPTIM1 GPIO Configuration  
  44:Src/lptim.c   ****   PB5   ------> LPTIM1_IN1
  45:Src/lptim.c   ****   PB7   ------> LPTIM1_IN2 
  46:Src/lptim.c   ****   */
  47:Src/lptim.c   ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 1345              		.loc 3 47 23
 1346 0024 2023     		movs	r3, #32
 1347 0026 3B60     		str	r3, [r7]
  48:Src/lptim.c   ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 1348              		.loc 3 48 24
 1349 0028 0223     		movs	r3, #2
 1350 002a 7B60     		str	r3, [r7, #4]
  49:Src/lptim.c   ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 1351              		.loc 3 49 25
 1352 002c 0223     		movs	r3, #2
 1353 002e BB60     		str	r3, [r7, #8]
  50:Src/lptim.c   ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 1354              		.loc 3 50 30
 1355 0030 0023     		movs	r3, #0
 1356 0032 FB60     		str	r3, [r7, #12]
  51:Src/lptim.c   ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1357              		.loc 3 51 24
 1358 0034 0023     		movs	r3, #0
 1359 0036 3B61     		str	r3, [r7, #16]
  52:Src/lptim.c   ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 1360              		.loc 3 52 29
 1361 0038 0B23     		movs	r3, #11
 1362 003a 7B61     		str	r3, [r7, #20]
  53:Src/lptim.c   ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1363              		.loc 3 53 3
 1364 003c 3B46     		mov	r3, r7
 1365 003e 1946     		mov	r1, r3
 1366 0040 1F48     		ldr	r0, .L24
 1367 0042 FFF7FEFF 		bl	LL_GPIO_Init
  54:Src/lptim.c   **** 
  55:Src/lptim.c   ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 1368              		.loc 3 55 23
 1369 0046 8023     		movs	r3, #128
 1370 0048 3B60     		str	r3, [r7]
  56:Src/lptim.c   ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 1371              		.loc 3 56 24
 1372 004a 0223     		movs	r3, #2
 1373 004c 7B60     		str	r3, [r7, #4]
  57:Src/lptim.c   ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 1374              		.loc 3 57 25
 1375 004e 0223     		movs	r3, #2
 1376 0050 BB60     		str	r3, [r7, #8]
  58:Src/lptim.c   ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 1377              		.loc 3 58 30
 1378 0052 0023     		movs	r3, #0
 1379 0054 FB60     		str	r3, [r7, #12]
  59:Src/lptim.c   ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1380              		.loc 3 59 24
 1381 0056 0023     		movs	r3, #0
 1382 0058 3B61     		str	r3, [r7, #16]
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 59


  60:Src/lptim.c   ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 1383              		.loc 3 60 29
 1384 005a 0B23     		movs	r3, #11
 1385 005c 7B61     		str	r3, [r7, #20]
  61:Src/lptim.c   ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1386              		.loc 3 61 3
 1387 005e 3B46     		mov	r3, r7
 1388 0060 1946     		mov	r1, r3
 1389 0062 1748     		ldr	r0, .L24
 1390 0064 FFF7FEFF 		bl	LL_GPIO_Init
  62:Src/lptim.c   **** 
  63:Src/lptim.c   ****   LL_LPTIM_SetClockSource(LPTIM1, LL_LPTIM_CLK_SOURCE_INTERNAL);
 1391              		.loc 3 63 3
 1392 0068 0021     		movs	r1, #0
 1393 006a 1648     		ldr	r0, .L24+4
 1394 006c FFF7FEFF 		bl	LL_LPTIM_SetClockSource
  64:Src/lptim.c   ****   LL_LPTIM_SetPrescaler(LPTIM1, LL_LPTIM_PRESCALER_DIV1);
 1395              		.loc 3 64 3
 1396 0070 0021     		movs	r1, #0
 1397 0072 1448     		ldr	r0, .L24+4
 1398 0074 FFF7FEFF 		bl	LL_LPTIM_SetPrescaler
  65:Src/lptim.c   ****   LL_LPTIM_SetPolarity(LPTIM1, LL_LPTIM_OUTPUT_POLARITY_REGULAR);
 1399              		.loc 3 65 3
 1400 0078 0021     		movs	r1, #0
 1401 007a 1248     		ldr	r0, .L24+4
 1402 007c FFF7FEFF 		bl	LL_LPTIM_SetPolarity
  66:Src/lptim.c   ****   LL_LPTIM_SetUpdateMode(LPTIM1, LL_LPTIM_UPDATE_MODE_IMMEDIATE);
 1403              		.loc 3 66 3
 1404 0080 0021     		movs	r1, #0
 1405 0082 1048     		ldr	r0, .L24+4
 1406 0084 FFF7FEFF 		bl	LL_LPTIM_SetUpdateMode
  67:Src/lptim.c   ****   LL_LPTIM_SetCounterMode(LPTIM1, LL_LPTIM_COUNTER_MODE_EXTERNAL);
 1407              		.loc 3 67 3
 1408 0088 4FF40001 		mov	r1, #8388608
 1409 008c 0D48     		ldr	r0, .L24+4
 1410 008e FFF7FEFF 		bl	LL_LPTIM_SetCounterMode
  68:Src/lptim.c   ****   LL_LPTIM_TrigSw(LPTIM1);
 1411              		.loc 3 68 3
 1412 0092 0C48     		ldr	r0, .L24+4
 1413 0094 FFF7FEFF 		bl	LL_LPTIM_TrigSw
  69:Src/lptim.c   ****   LL_LPTIM_SetInput1Src(LPTIM1, LL_LPTIM_INPUT1_SRC_GPIO);
 1414              		.loc 3 69 3
 1415 0098 0021     		movs	r1, #0
 1416 009a 0A48     		ldr	r0, .L24+4
 1417 009c FFF7FEFF 		bl	LL_LPTIM_SetInput1Src
  70:Src/lptim.c   ****   LL_LPTIM_SetInput2Src(LPTIM1, LL_LPTIM_INPUT2_SRC_GPIO);
 1418              		.loc 3 70 3
 1419 00a0 0021     		movs	r1, #0
 1420 00a2 0848     		ldr	r0, .L24+4
 1421 00a4 FFF7FEFF 		bl	LL_LPTIM_SetInput2Src
  71:Src/lptim.c   ****   LL_LPTIM_SetEncoderMode(LPTIM1, LL_LPTIM_ENCODER_MODE_RISING_FALLING);
 1422              		.loc 3 71 3
 1423 00a8 0421     		movs	r1, #4
 1424 00aa 0648     		ldr	r0, .L24+4
 1425 00ac FFF7FEFF 		bl	LL_LPTIM_SetEncoderMode
  72:Src/lptim.c   ****   LL_LPTIM_EnableEncoderMode(LPTIM1);
 1426              		.loc 3 72 3
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 60


 1427 00b0 0448     		ldr	r0, .L24+4
 1428 00b2 FFF7FEFF 		bl	LL_LPTIM_EnableEncoderMode
  73:Src/lptim.c   **** }
 1429              		.loc 3 73 1
 1430 00b6 00BF     		nop
 1431 00b8 1837     		adds	r7, r7, #24
 1432              	.LCFI98:
 1433              		.cfi_def_cfa_offset 8
 1434 00ba BD46     		mov	sp, r7
 1435              	.LCFI99:
 1436              		.cfi_def_cfa_register 13
 1437              		@ sp needed
 1438 00bc 80BD     		pop	{r7, pc}
 1439              	.L25:
 1440 00be 00BF     		.align	2
 1441              	.L24:
 1442 00c0 00040048 		.word	1207960576
 1443 00c4 007C0040 		.word	1073773568
 1444              		.cfi_endproc
 1445              	.LFE1991:
 1447              		.text
 1448              	.Letext0:
 1449              		.file 4 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1450              		.file 5 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1451              		.file 6 "Drivers/CMSIS/Include/core_cm4.h"
 1452              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 1453              		.file 8 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 1454              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h"
 1455              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 1456              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 1457              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 1458              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h"
 1459              		.file 14 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\lock.h"
 1460              		.file 15 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_types.h"
 1461              		.file 16 "d:\\apps\\embedded_gcc\\arm_gcc\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 1462              		.file 17 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\reent.h"
 1463              		.file 18 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\math.h"
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lptim.c
D:\apps\VSCode\data\tmp\ccr1eBZb.s:18     .rodata.REG_OFFSET_TAB_TIMER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:21     .rodata.REG_OFFSET_TAB_TIMER:0000000000000000 REG_OFFSET_TAB_TIMER
D:\apps\VSCode\data\tmp\ccr1eBZb.s:30     .rodata.REG_OFFSET_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:33     .rodata.REG_OFFSET_TAB_ADCER:0000000000000000 REG_OFFSET_TAB_ADCER
D:\apps\VSCode\data\tmp\ccr1eBZb.s:45     .rodata.REG_OFFSET_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:48     .rodata.REG_OFFSET_TAB_ADCUR:0000000000000000 REG_OFFSET_TAB_ADCUR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:60     .rodata.REG_SHIFT_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:63     .rodata.REG_SHIFT_TAB_ADCER:0000000000000000 REG_SHIFT_TAB_ADCER
D:\apps\VSCode\data\tmp\ccr1eBZb.s:75     .rodata.REG_SHIFT_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:78     .rodata.REG_SHIFT_TAB_ADCUR:0000000000000000 REG_SHIFT_TAB_ADCUR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:90     .rodata.REG_MASK_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:93     .rodata.REG_MASK_TAB_ADCER:0000000000000000 REG_MASK_TAB_ADCER
D:\apps\VSCode\data\tmp\ccr1eBZb.s:105    .rodata.REG_MASK_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:108    .rodata.REG_MASK_TAB_ADCUR:0000000000000000 REG_MASK_TAB_ADCUR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:120    .rodata.REG_OFFSET_TAB_ADCPSx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:123    .rodata.REG_OFFSET_TAB_ADCPSx:0000000000000000 REG_OFFSET_TAB_ADCPSx
D:\apps\VSCode\data\tmp\ccr1eBZb.s:135    .rodata.REG_OFFSET_TAB_SETxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:138    .rodata.REG_OFFSET_TAB_SETxR:0000000000000000 REG_OFFSET_TAB_SETxR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:152    .rodata.REG_OFFSET_TAB_OUTxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:155    .rodata.REG_OFFSET_TAB_OUTxR:0000000000000000 REG_OFFSET_TAB_OUTxR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:169    .rodata.REG_OFFSET_TAB_EECR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:172    .rodata.REG_OFFSET_TAB_EECR:0000000000000000 REG_OFFSET_TAB_EECR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:184    .rodata.REG_OFFSET_TAB_FLTINR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:187    .rodata.REG_OFFSET_TAB_FLTINR:0000000000000000 REG_OFFSET_TAB_FLTINR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:195    .rodata.REG_MASK_TAB_UPDATETRIG:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:198    .rodata.REG_MASK_TAB_UPDATETRIG:0000000000000000 REG_MASK_TAB_UPDATETRIG
D:\apps\VSCode\data\tmp\ccr1eBZb.s:208    .rodata.REG_SHIFT_TAB_UPDATETRIG:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:211    .rodata.REG_SHIFT_TAB_UPDATETRIG:0000000000000000 REG_SHIFT_TAB_UPDATETRIG
D:\apps\VSCode\data\tmp\ccr1eBZb.s:220    .rodata.REG_SHIFT_TAB_EExSRC:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:223    .rodata.REG_SHIFT_TAB_EExSRC:0000000000000000 REG_SHIFT_TAB_EExSRC
D:\apps\VSCode\data\tmp\ccr1eBZb.s:235    .rodata.REG_MASK_TAB_UPDATEGATING:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:238    .rodata.REG_MASK_TAB_UPDATEGATING:0000000000000000 REG_MASK_TAB_UPDATEGATING
D:\apps\VSCode\data\tmp\ccr1eBZb.s:247    .rodata.REG_SHIFT_TAB_UPDATEGATING:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:250    .rodata.REG_SHIFT_TAB_UPDATEGATING:0000000000000000 REG_SHIFT_TAB_UPDATEGATING
D:\apps\VSCode\data\tmp\ccr1eBZb.s:259    .rodata.REG_SHIFT_TAB_OUTxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:262    .rodata.REG_SHIFT_TAB_OUTxR:0000000000000000 REG_SHIFT_TAB_OUTxR
D:\apps\VSCode\data\tmp\ccr1eBZb.s:276    .rodata.REG_SHIFT_TAB_OxSTAT:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:279    .rodata.REG_SHIFT_TAB_OxSTAT:0000000000000000 REG_SHIFT_TAB_OxSTAT
D:\apps\VSCode\data\tmp\ccr1eBZb.s:293    .rodata.REG_SHIFT_TAB_FLTxE:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:296    .rodata.REG_SHIFT_TAB_FLTxE:0000000000000000 REG_SHIFT_TAB_FLTxE
D:\apps\VSCode\data\tmp\ccr1eBZb.s:304    .rodata.REG_SHIFT_TAB_FLTxF:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:307    .rodata.REG_SHIFT_TAB_FLTxF:0000000000000000 REG_SHIFT_TAB_FLTxF
D:\apps\VSCode\data\tmp\ccr1eBZb.s:315    .rodata.REG_SHIFT_TAB_FLTx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:318    .rodata.REG_SHIFT_TAB_FLTx:0000000000000000 REG_SHIFT_TAB_FLTx
D:\apps\VSCode\data\tmp\ccr1eBZb.s:326    .rodata.REG_SHIFT_TAB_INTLVD:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:329    .rodata.REG_SHIFT_TAB_INTLVD:0000000000000000 REG_SHIFT_TAB_INTLVD
D:\apps\VSCode\data\tmp\ccr1eBZb.s:338    .rodata.REG_MASK_TAB_INTLVD:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:341    .rodata.REG_MASK_TAB_INTLVD:0000000000000000 REG_MASK_TAB_INTLVD
D:\apps\VSCode\data\tmp\ccr1eBZb.s:350    .rodata.REG_SHIFT_TAB_CPT:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:353    .rodata.REG_SHIFT_TAB_CPT:0000000000000000 REG_SHIFT_TAB_CPT
D:\apps\VSCode\data\tmp\ccr1eBZb.s:361    .rodata.REG_MASK_TAB_CPT:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:364    .rodata.REG_MASK_TAB_CPT:0000000000000000 REG_MASK_TAB_CPT
D:\apps\VSCode\data\tmp\ccr1eBZb.s:372    .text.LL_LPTIM_Enable:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:379    .text.LL_LPTIM_Enable:0000000000000000 LL_LPTIM_Enable
D:\apps\VSCode\data\tmp\ccr1eBZb.s:422    .text.LL_LPTIM_StartCounter:0000000000000000 $t
ARM GAS  D:\apps\VSCode\data\tmp\ccr1eBZb.s 			page 62


D:\apps\VSCode\data\tmp\ccr1eBZb.s:428    .text.LL_LPTIM_StartCounter:0000000000000000 LL_LPTIM_StartCounter
D:\apps\VSCode\data\tmp\ccr1eBZb.s:473    .text.LL_LPTIM_SetUpdateMode:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:479    .text.LL_LPTIM_SetUpdateMode:0000000000000000 LL_LPTIM_SetUpdateMode
D:\apps\VSCode\data\tmp\ccr1eBZb.s:524    .text.LL_LPTIM_SetAutoReload:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:530    .text.LL_LPTIM_SetAutoReload:0000000000000000 LL_LPTIM_SetAutoReload
D:\apps\VSCode\data\tmp\ccr1eBZb.s:576    .text.LL_LPTIM_SetCounterMode:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:582    .text.LL_LPTIM_SetCounterMode:0000000000000000 LL_LPTIM_SetCounterMode
D:\apps\VSCode\data\tmp\ccr1eBZb.s:627    .text.LL_LPTIM_SetPolarity:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:633    .text.LL_LPTIM_SetPolarity:0000000000000000 LL_LPTIM_SetPolarity
D:\apps\VSCode\data\tmp\ccr1eBZb.s:678    .text.LL_LPTIM_SetPrescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:684    .text.LL_LPTIM_SetPrescaler:0000000000000000 LL_LPTIM_SetPrescaler
D:\apps\VSCode\data\tmp\ccr1eBZb.s:729    .text.LL_LPTIM_SetInput1Src:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:735    .text.LL_LPTIM_SetInput1Src:0000000000000000 LL_LPTIM_SetInput1Src
D:\apps\VSCode\data\tmp\ccr1eBZb.s:776    .text.LL_LPTIM_SetInput2Src:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:782    .text.LL_LPTIM_SetInput2Src:0000000000000000 LL_LPTIM_SetInput2Src
D:\apps\VSCode\data\tmp\ccr1eBZb.s:823    .text.LL_LPTIM_TrigSw:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:829    .text.LL_LPTIM_TrigSw:0000000000000000 LL_LPTIM_TrigSw
D:\apps\VSCode\data\tmp\ccr1eBZb.s:871    .text.LL_LPTIM_SetClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:877    .text.LL_LPTIM_SetClockSource:0000000000000000 LL_LPTIM_SetClockSource
D:\apps\VSCode\data\tmp\ccr1eBZb.s:922    .text.LL_LPTIM_SetEncoderMode:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:928    .text.LL_LPTIM_SetEncoderMode:0000000000000000 LL_LPTIM_SetEncoderMode
D:\apps\VSCode\data\tmp\ccr1eBZb.s:973    .text.LL_LPTIM_EnableEncoderMode:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:979    .text.LL_LPTIM_EnableEncoderMode:0000000000000000 LL_LPTIM_EnableEncoderMode
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1021   .text.LL_AHB2_GRP1_EnableClock:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1027   .text.LL_AHB2_GRP1_EnableClock:0000000000000000 LL_AHB2_GRP1_EnableClock
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1079   .text.LL_AHB2_GRP1_EnableClock:000000000000002c $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1084   .text.LL_APB1_GRP1_EnableClock:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1090   .text.LL_APB1_GRP1_EnableClock:0000000000000000 LL_APB1_GRP1_EnableClock
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1141   .text.LL_APB1_GRP1_EnableClock:000000000000002c $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1146   .rodata.CHANNEL_OFFSET_TAB:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1149   .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1159   .rodata.OFFSET_TAB_CCMRx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1162   .rodata.OFFSET_TAB_CCMRx:0000000000000000 OFFSET_TAB_CCMRx
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1174   .rodata.SHIFT_TAB_OCxx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1177   .rodata.SHIFT_TAB_OCxx:0000000000000000 SHIFT_TAB_OCxx
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1189   .rodata.SHIFT_TAB_ICxx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1192   .rodata.SHIFT_TAB_ICxx:0000000000000000 SHIFT_TAB_ICxx
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1204   .rodata.SHIFT_TAB_CCxP:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1207   .rodata.SHIFT_TAB_CCxP:0000000000000000 SHIFT_TAB_CCxP
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1219   .rodata.SHIFT_TAB_OISx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1222   .rodata.SHIFT_TAB_OISx:0000000000000000 SHIFT_TAB_OISx
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1234   .rodata.USART_PRESCALER_TAB:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1237   .rodata.USART_PRESCALER_TAB:0000000000000000 USART_PRESCALER_TAB
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1251   .text.lptim_start:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1258   .text.lptim_start:0000000000000000 lptim_start
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1301   .text.lptim_start:0000000000000028 $d
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1306   .text.MX_LPTIM1_Init:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1313   .text.MX_LPTIM1_Init:0000000000000000 MX_LPTIM1_Init
D:\apps\VSCode\data\tmp\ccr1eBZb.s:1442   .text.MX_LPTIM1_Init:00000000000000c0 $d

UNDEFINED SYMBOLS
LL_GPIO_Init
