{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 18:20:56 2012 " "Info: Processing started: Tue Jun 12 18:20:56 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c MainController " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c MainController" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../packages/filter_masks.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../packages/filter_masks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_masks " "Info: Found design unit 1: filter_masks" {  } { { "../packages/filter_masks.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/packages/filter_masks.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../packages/matrix_types.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../packages/matrix_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_types " "Info: Found design unit 1: matrix_types" {  } { { "../packages/matrix_types.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/packages/matrix_types.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../packages/mem_size.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../packages/mem_size.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_size " "Info: Found design unit 1: mem_size" {  } { { "../packages/mem_size.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/packages/mem_size.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/ConvolutionHV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/ConvolutionHV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionHV-rtl " "Info: Found design unit 1: ConvolutionHV-rtl" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionHV " "Info: Found entity 1: ConvolutionHV" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/ConvolutionN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/ConvolutionN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionN-rtl " "Info: Found design unit 1: ConvolutionN-rtl" {  } { { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionN " "Info: Found entity 1: ConvolutionN" {  } { { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/MAC_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/MAC_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_signed-rtl " "Info: Found design unit 1: MAC_signed-rtl" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAC_signed " "Info: Found entity 1: MAC_signed" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/MainController.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/MainController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainController-rtl " "Info: Found design unit 1: MainController-rtl" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MainController " "Info: Found entity 1: MainController" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/MemImgROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/MemImgROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemImgROM-rtl " "Info: Found design unit 1: MemImgROM-rtl" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MemImgROM " "Info: Found entity 1: MemImgROM" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/Saturator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/Saturator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturator-sature " "Info: Found design unit 1: Saturator-sature" {  } { { "../vhdl/Saturator.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/Saturator.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Saturator " "Info: Found entity 1: Saturator" {  } { { "../vhdl/Saturator.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/Saturator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vhdl/SelectAC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vhdl/SelectAC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectAC-conv " "Info: Found design unit 1: SelectAC-conv" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SelectAC " "Info: Found entity 1: SelectAC" {  } { { "../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainController " "Info: Elaborating entity \"MainController\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count MainController.vhd(119) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(119): signal \"sig_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count_i MainController.vhd(119) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(119): signal \"sig_count_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count_i MainController.vhd(120) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(120): signal \"sig_count_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_count MainController.vhd(122) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(122): signal \"sig_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "si_q MainController.vhd(123) " "Warning (10492): VHDL Process Statement warning at MainController.vhd(123): signal \"si_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "si_addr_i MainController.vhd(117) " "Warning (10631): VHDL Process Statement warning at MainController.vhd(117): inferring latch(es) for signal or variable \"si_addr_i\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "si_addr_j MainController.vhd(117) " "Warning (10631): VHDL Process Statement warning at MainController.vhd(117): inferring latch(es) for signal or variable \"si_addr_j\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sc_img_in MainController.vhd(117) " "Warning (10631): VHDL Process Statement warning at MainController.vhd(117): inferring latch(es) for signal or variable \"sc_img_in\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[5\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[5\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[4\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[4\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[3\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[3\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[2\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[2\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[1\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[1\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[5\]\[0\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[5\]\[0\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[5\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[5\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[4\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[4\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[3\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[3\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[2\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[2\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[1\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[1\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[4\]\[0\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[4\]\[0\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[5\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[5\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[4\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[4\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[3\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[3\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[2\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[2\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[1\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[1\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[3\]\[0\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[3\]\[0\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[5\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[5\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[4\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[4\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[3\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[3\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[2\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[2\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[1\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[1\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[2\]\[0\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[2\]\[0\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[5\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[5\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[4\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[4\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[3\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[3\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[2\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[2\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[1\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[1\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[1\]\[0\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[1\]\[0\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[5\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[5\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[4\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[4\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[3\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[3\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[2\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[2\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[1\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[1\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[6\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[6\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc_img_in\[0\]\[0\]\[7\] MainController.vhd(117) " "Info (10041): Inferred latch for \"sc_img_in\[0\]\[0\]\[7\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_j\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_j\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_j\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_j\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_j\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_j\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_j\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[0\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_i\[0\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[1\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_i\[1\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[2\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_i\[2\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[3\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_i\[3\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[4\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_i\[4\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "si_addr_i\[5\] MainController.vhd(117) " "Info (10041): Inferred latch for \"si_addr_i\[5\]\" at MainController.vhd(117)" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "m " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"m\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "si_q " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"si_q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sc_img_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sc_img_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sc_img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sc_img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "m " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"m\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemImgROM MemImgROM:imgROM " "Info: Elaborating entity \"MemImgROM\" for hierarchy \"MemImgROM:imgROM\"" {  } { { "../vhdl/MainController.vhd" "imgROM" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom MemImgROM.vhd(1803) " "Warning (10540): VHDL Signal Declaration warning at MemImgROM.vhd(1803): used explicit default value for signal \"rom\" because signal was never assigned a value" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1803 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom MemImgROM.vhd(1810) " "Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal \"rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_i MemImgROM.vhd(1810) " "Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal \"addr_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_j MemImgROM.vhd(1810) " "Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal \"addr_j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "q " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "t " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"t\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "q " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvolutionN ConvolutionN:convN " "Info: Elaborating entity \"ConvolutionN\" for hierarchy \"ConvolutionN:convN\"" {  } { { "../vhdl/MainController.vhd" "convN" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sig_img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sig_img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "img_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"img_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvolutionHV ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con " "Info: Elaborating entity \"ConvolutionHV\" for hierarchy \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\"" {  } { { "../vhdl/ConvolutionN.vhd" "\\gen_lin:1:gen_col:1:con" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[0\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[0\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[1\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[1\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[2\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[2\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[3\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[3\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[4\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[4\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[5\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[5\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[6\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[6\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[7\] ConvolutionHV.vhd(188) " "Info (10041): Inferred latch for \"pixel_out\[7\]\" at ConvolutionHV.vhd(188)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[0\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[0\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[1\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[1\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[2\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[2\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[3\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[3\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[4\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[4\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[5\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[5\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[6\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[6\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[7\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[7\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[8\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[8\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[9\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[9\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[10\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[10\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[11\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[11\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[12\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[12\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[13\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[13\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[14\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[14\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_s\[15\] ConvolutionHV.vhd(186) " "Info (10041): Inferred latch for \"sig_s\[15\]\" at ConvolutionHV.vhd(186)" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_signed ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH " "Info: Elaborating entity \"MAC_signed\" for hierarchy \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\"" {  } { { "../vhdl/ConvolutionHV.vhd" "macH" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saturator ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|Saturator:sat " "Info: Elaborating entity \"Saturator\" for hierarchy \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|Saturator:sat\"" {  } { { "../vhdl/ConvolutionHV.vhd" "sat" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sig_count_j\[0\] data_in GND " "Warning (14130): Reduced register \"sig_count_j\[0\]\" with stuck data_in port to stuck value GND" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|sload_reg ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|sload_reg\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|sload_reg\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[4\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[2\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[4\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[4\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aH\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_aV\[6\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|a_reg\[6\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|a_reg\[6\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[7\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[7\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[7\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aH\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_aV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|a_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|a_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aH\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_aV\[5\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|a_reg\[5\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|a_reg\[5\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aH\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_aV\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|a_reg\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|a_reg\[3\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 139 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[2\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[2\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[3\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|reg_counter\[3\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\"" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[0\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\] " "Info: Duplicate register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\" merged to single register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|b_reg\[1\]\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Info: Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "Mult0" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|MAC_signed:macV\|lpm_mult:Mult0\"" {  } { { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vk01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_vk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vk01 " "Info: Found entity 1: mult_vk01" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "6 " "Info: Converted 6 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 16 " "Info: Used 16 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 32 16 " "Info: Used 32 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 16 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "6 " "Info: Converted the following 6 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 65 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2 " "Info: DSP block output node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_vk01:auto_generated\|mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 26 -1 0 } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 68 0 0 } } { "../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 63 0 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 72 0 0 } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "" 0} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 13 " "Info: Used 13 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 26 13 " "Info: Used 26 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 13 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0}  } {  } 0 0 "Converted %1!d! DSP block slices" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/alt_mac_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/alt_mac_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mac_mult " "Info: Found entity 1: alt_mac_mult" {  } { { "alt_mac_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/alt_mac_mult.tdf" 151 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/alt_mac_mult.tdf" 286 3 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/multcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/multcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 multcore " "Info: Found entity 1: multcore" {  } { { "multcore.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/multcore.tdf" 177 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/mul_lfrg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/mul_lfrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mul_lfrg " "Info: Found entity 1: mul_lfrg" {  } { { "mul_lfrg.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/mul_lfrg.tdf" 49 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/multcore.tdf" 300 9 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/mpar_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/mpar_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpar_add " "Info: Found entity 1: mpar_add" {  } { { "mpar_add.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/mpar_add.tdf" 60 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/multcore.tdf" 398 9 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Info: Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030 ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/multcore.tdf" 962 39 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032 ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/multcore.tdf" 974 44 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|altshift:external_latency_ffs ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Instantiated megafunction \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Info: Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Info: Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Info: Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Info: Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Info: Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Info: Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Info: Parameter \"dataa_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Info: Parameter \"datab_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Info: Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Info: Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Info: Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Info: Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Info: Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Info: Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Info: Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Info: Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Info: Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Info: Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/alt_mac_out.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/alt_mac_out.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mac_out " "Info: Found entity 1: alt_mac_out" {  } { { "alt_mac_out.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/alt_mac_out.tdf" 230 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_out:mac_out2 " "Info: Elaborated megafunction instantiation \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|MAC_signed:macH\|lpm_mult:Mult0\|mult_vk01:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_vk01.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf" 44 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_2n82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_2n82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_2n82 " "Info: Found entity 1: mac_out_2n82" {  } { { "db/mac_out_2n82.tdf" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/quartus/db/mac_out_2n82.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[2\] " "Warning: Latch si_addr_j\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[2\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[5\] " "Warning: Latch si_addr_j\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[5\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[4\] " "Warning: Latch si_addr_j\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[4\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[3\] " "Warning: Latch si_addr_j\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[3\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[4\] " "Warning: Latch si_addr_i\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[4\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[3\] " "Warning: Latch si_addr_i\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[3\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[2\] " "Warning: Latch si_addr_i\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[2\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[1\] " "Warning: Latch si_addr_i\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[1\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_i\[5\] " "Warning: Latch si_addr_i\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_i\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_i\[5\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "si_addr_j\[1\] " "Warning: Latch si_addr_j\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sig_count_j\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sig_count_j\[1\]" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 117 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "count_i\[0\] GND " "Warning (13410): Pin \"count_i\[0\]\" stuck at GND" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "count_j\[0\] GND " "Warning (13410): Pin \"count_j\[0\]\" stuck at GND" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 60 " "Info: 60 registers lost all their fanouts during netlist optimizations. The first 60 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bH\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[1\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[0\] " "Info: Register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_bV\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sload " "Warning (15610): No output dependent on input pin \"sload\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "Warning (15610): No output dependent on input pin \"enable\"" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/simulation/PrewittVHDL_1.0/vhdl/MainController.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10686 " "Info: Implemented 10686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "433 " "Info: Implemented 433 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "10224 " "Info: Implemented 10224 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Info: Implemented 26 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Allocated 288 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 18:27:03 2012 " "Info: Processing ended: Tue Jun 12 18:27:03 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:06:07 " "Info: Elapsed time: 00:06:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
