/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module klmn_flat(EJT_DREN_R, EJT_DCLK, CLK, CLK_N, CLKDELAYED, RESET_D1_R_N, RESET_DIS, CFG_EJTNMINUS1_0, CFG_EJTNMINUS1_1);
  output EJT_DREN_R;
  reg EJT_DREN_R;
  output EJT_DCLK;
  wire EJT_DCLK;
  input CLK;
  wire CLK;
  input CLK_N;
  wire CLK_N;
  input CLKDELAYED;
  wire CLKDELAYED;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input RESET_DIS;
  wire RESET_DIS;
  input CFG_EJTNMINUS1_0;
  wire CFG_EJTNMINUS1_0;
  input CFG_EJTNMINUS1_1;
  wire CFG_EJTNMINUS1_1;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire DCLK124_N;
  wire DCLK1AndN1;
  wire DCLK2_P;
  reg DCLK2_R;
  wire DCLK3_N;
  reg DCLK3nedge_NR;
  wire DCLK3nedge_P2;
  reg DCLK3nedge_P_R;
  wire DCLK3pedge_P;
  reg DCLK3pedge_R;
  wire DCLK4_P;
  reg DCLK4_R;
  wire DclkState_P_0;
  wire DclkState_P_1;
  wire DclkState_R_0;
  wire DclkState_R_1;
  wire EJT_DREN_P;
  wire Neq1;
  wire Neq2;
  wire Neq3;
  wire Neq4;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  assign Neq1 = _013_ & _014_;
  assign Neq2 = _015_ & CFG_EJTNMINUS1_0;
  assign Neq3 = CFG_EJTNMINUS1_1 & _016_;
  assign Neq4 = CFG_EJTNMINUS1_1 & CFG_EJTNMINUS1_0;
  assign DCLK1AndN1 = Neq1 & CLKDELAYED;
  assign _008_ = DCLK124_N & DCLK3_N;
  assign EJT_DCLK = ~ _008_;
  assign DCLK124_N = ~ _010_;
  assign _009_ = DCLK1AndN1 | DCLK2_R;
  assign _010_ = _009_ | DCLK4_R;
  assign DCLK3_N = ~ _012_;
  assign _011_ = DCLK3pedge_R | DCLK3nedge_NR;
  assign _012_ = _011_ | 1'h0;
  assign _013_ = ~ CFG_EJTNMINUS1_1;
  assign _014_ = ~ CFG_EJTNMINUS1_0;
  assign _015_ = ~ CFG_EJTNMINUS1_1;
  assign _016_ = ~ CFG_EJTNMINUS1_0;
  assign _017_ = Neq1 | Neq2;
  assign RESET_D2_R_N = RESET_X_R_N | RESET_DIS;
  always @(posedge CLK)
    EJT_DREN_R <= _007_;
  reg [1:0] _068_;
  always @(posedge CLK)
    _068_ <= { _006_, _005_ };
  assign { DclkState_R_1, DclkState_R_0 } = _068_;
  always @(posedge CLK)
    DCLK2_R <= _000_;
  always @(posedge CLK)
    DCLK4_R <= _004_;
  always @(posedge CLK)
    DCLK3pedge_R <= _003_;
  always @(posedge CLK)
    DCLK3nedge_P_R <= _002_;
  always @(posedge CLK_N)
    DCLK3nedge_NR <= _001_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _002_ = RESET_D2_R_N ? DCLK3nedge_P2 : 1'h0;
  assign _003_ = RESET_D2_R_N ? DCLK3pedge_P : 1'h0;
  assign _004_ = RESET_D2_R_N ? DCLK4_P : 1'h0;
  assign _000_ = RESET_D2_R_N ? DCLK2_P : 1'h0;
  assign _007_ = RESET_D2_R_N ? EJT_DREN_P : 1'h0;
  assign { _006_, _005_ } = RESET_D2_R_N ? { DclkState_P_1, DclkState_P_0 } : 2'h0;
  assign _001_ = RESET_D2_R_N ? DCLK3nedge_P_R : 1'h0;
  function [0:0] _082_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _082_ = b[0:0];
      4'b??1?:
        _082_ = b[1:1];
      4'b?1??:
        _082_ = b[2:2];
      4'b1???:
        _082_ = b[3:3];
      default:
        _082_ = a;
    endcase
  endfunction
  assign DCLK4_P = _082_(1'hx, { Neq4, 2'h0, Neq4 }, { _021_, _020_, _019_, _018_ });
  assign _018_ = { DclkState_R_1, DclkState_R_0 } == 2'h3;
  assign _019_ = { DclkState_R_1, DclkState_R_0 } == 2'h2;
  assign _020_ = { DclkState_R_1, DclkState_R_0 } == 2'h1;
  assign _021_ = ! { DclkState_R_1, DclkState_R_0 };
  function [0:0] _087_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _087_ = b[0:0];
      4'b??1?:
        _087_ = b[1:1];
      4'b?1??:
        _087_ = b[2:2];
      4'b1???:
        _087_ = b[3:3];
      default:
        _087_ = a;
    endcase
  endfunction
  assign DCLK3nedge_P2 = _087_(1'hx, { 2'h0, Neq3, 1'h0 }, { _025_, _024_, _023_, _022_ });
  assign _022_ = { DclkState_R_1, DclkState_R_0 } == 2'h3;
  assign _023_ = { DclkState_R_1, DclkState_R_0 } == 2'h2;
  assign _024_ = { DclkState_R_1, DclkState_R_0 } == 2'h1;
  assign _025_ = ! { DclkState_R_1, DclkState_R_0 };
  function [0:0] _092_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _092_ = b[0:0];
      4'b??1?:
        _092_ = b[1:1];
      4'b?1??:
        _092_ = b[2:2];
      4'b1???:
        _092_ = b[3:3];
      default:
        _092_ = a;
    endcase
  endfunction
  assign DCLK3pedge_P = _092_(1'hx, { 2'h0, Neq3, 1'h0 }, { _029_, _028_, _027_, _026_ });
  assign _026_ = { DclkState_R_1, DclkState_R_0 } == 2'h3;
  assign _027_ = { DclkState_R_1, DclkState_R_0 } == 2'h2;
  assign _028_ = { DclkState_R_1, DclkState_R_0 } == 2'h1;
  assign _029_ = ! { DclkState_R_1, DclkState_R_0 };
  function [0:0] _097_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _097_ = b[0:0];
      4'b??1?:
        _097_ = b[1:1];
      4'b?1??:
        _097_ = b[2:2];
      4'b1???:
        _097_ = b[3:3];
      default:
        _097_ = a;
    endcase
  endfunction
  assign DCLK2_P = _097_(1'hx, { 1'h0, Neq2, 2'h0 }, { _033_, _032_, _031_, _030_ });
  assign _030_ = { DclkState_R_1, DclkState_R_0 } == 2'h3;
  assign _031_ = { DclkState_R_1, DclkState_R_0 } == 2'h2;
  assign _032_ = { DclkState_R_1, DclkState_R_0 } == 2'h1;
  assign _033_ = ! { DclkState_R_1, DclkState_R_0 };
  function [0:0] _102_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _102_ = b[0:0];
      4'b??1?:
        _102_ = b[1:1];
      4'b?1??:
        _102_ = b[2:2];
      4'b1???:
        _102_ = b[3:3];
      default:
        _102_ = a;
    endcase
  endfunction
  assign EJT_DREN_P = _102_(1'hx, { _017_, Neq3, Neq4, 1'h0 }, { _037_, _036_, _035_, _034_ });
  assign _034_ = { DclkState_R_1, DclkState_R_0 } == 2'h3;
  assign _035_ = { DclkState_R_1, DclkState_R_0 } == 2'h2;
  assign _036_ = { DclkState_R_1, DclkState_R_0 } == 2'h1;
  assign _037_ = ! { DclkState_R_1, DclkState_R_0 };
  function [1:0] _107_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _107_ = b[1:0];
      4'b??1?:
        _107_ = b[3:2];
      4'b?1??:
        _107_ = b[5:4];
      4'b1???:
        _107_ = b[7:6];
      default:
        _107_ = a;
    endcase
  endfunction
  assign { DclkState_P_1, DclkState_P_0 } = _107_(2'hx, { _043_, _042_, _045_, _044_, _047_, _046_, 2'h0 }, { _041_, _040_, _039_, _038_ });
  assign _038_ = { DclkState_R_1, DclkState_R_0 } == 2'h3;
  assign _039_ = { DclkState_R_1, DclkState_R_0 } == 2'h2;
  assign _040_ = { DclkState_R_1, DclkState_R_0 } == 2'h1;
  assign _041_ = ! { DclkState_R_1, DclkState_R_0 };
  assign { _043_, _042_ } = Neq1 ? 2'h0 : 2'h1;
  assign { _045_, _044_ } = Neq2 ? 2'h0 : 2'h2;
  assign { _047_, _046_ } = Neq3 ? 2'h0 : 2'h3;
endmodule
