#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000b6fc70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_00000000008ee120 .param/l "ADDR_MAX" 1 3 30, +C4<00000000000000000000000000000100>;
P_00000000008ee158 .param/l "CLK_FRAME_TB" 1 3 20, +C4<00000000000000000000000000000000000000000000000000000000000000101>;
P_00000000008ee190 .param/l "CONF_PAR_MAX" 1 3 22, +C4<00000000000000000000000011111111>;
P_00000000008ee1c8 .param/l "DATA_BIT_CNT_MAX" 1 3 25, +C4<00000000000000000000000000000111>;
P_00000000008ee200 .param/l "FRAME" 1 3 18, +C4<00000000000000000000000000000000000000000000000000000000110110010>;
P_00000000008ee238 .param/l "FRAME_CNT_MAX_1" 1 3 23, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100010110>;
P_00000000008ee270 .param/l "FRAME_CNT_MAX_2" 1 3 24, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100100>;
P_00000000008ee2a8 .param/l "FRAME_FREQ" 1 3 17, +C4<0000000000000000000000000000000000000000000000111000010000000000>;
P_00000000008ee2e0 .param/l "FRAME_TB" 1 3 19, +C4<00000000000000000000000000000000000000000000000000001000011110100>;
P_00000000008ee318 .param/l "FREQ_ADDR" 1 3 34, +C4<00000000000000000000000000000001>;
P_00000000008ee350 .param/l "GEN_CLK_FREQ" 1 3 13, +C4<00000101111101011110000100000000>;
P_00000000008ee388 .param/l "GEN_CLK_FREQ_MHZ" 1 3 27, +C4<00000000000000000000000001100100>;
P_00000000008ee3c0 .param/l "INTER_FREQ_MIN_HZ" 1 3 28, +C4<00000000000000000000001111101000>;
P_00000000008ee3f8 .param/l "OCD_ADDR" 1 3 33, +C4<00000000000000000000000000000010>;
P_00000000008ee430 .param/l "PRED_ADDR" 1 3 32, +C4<00000000000000000000000000000011>;
P_00000000008ee468 .param/l "PW_ADDR" 1 3 35, +C4<00000000000000000000000000000000>;
P_00000000008ee4a0 .param/l "REF_GEN_ADDR" 1 3 31, +C4<00000000000000000000000000000100>;
P_00000000008ee4d8 .param/l "TB_CLK_FREQ" 1 3 14, +C4<00111011100110101100101000000000>;
P_00000000008ee510 .param/l "UART_FREQ" 1 3 15, +C4<00000000000000011100001000000000>;
enum0000000000b49e30 .enum2/s (32)
   "CONF_PAR_0" 0,
   "CONF_PAR_1" 1,
   "CONF_PAR_2" 2,
   "CONF_PAR_3" 3,
   "CONF_PAR_4" 4
 ;
S_00000000008e2f10 .scope module, "test_entry" "test_entry" 4 4;
 .timescale -9 -9;
P_0000000000b57f00 .param/l "mul" 1 4 55, +C4<00000000000000000000000000000011>;
P_0000000000b57f38 .param/l "packet_size" 1 4 49, C4<00000000000000000000000000110001>;
P_0000000000b57f70 .param/l "test_data" 1 4 48, C4<0111111101000111100101110101010000000001001000000>;
o0000000000bb2038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000b76490 .functor BUFZ 8, o0000000000bb2038, C4<00000000>, C4<00000000>, C4<00000000>;
o0000000000bb2008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000b75f50 .functor BUFZ 8, o0000000000bb2008, C4<00000000>, C4<00000000>, C4<00000000>;
o0000000000bb1fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000b75fc0 .functor BUFZ 8, o0000000000bb1fd8, C4<00000000>, C4<00000000>, C4<00000000>;
o0000000000bb1fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000b76110 .functor BUFZ 8, o0000000000bb1fa8, C4<00000000>, C4<00000000>, C4<00000000>;
o0000000000bb1f78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000b763b0 .functor BUFZ 8, o0000000000bb1f78, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000b761f0 .functor AND 1, v0000000000ba4fc0_0, v0000000000ba48e0_0, C4<1>, C4<1>;
L_0000000000b75a10 .functor BUFZ 1, v0000000000ba3ee0_0, C4<0>, C4<0>, C4<0>;
v0000000000ba4020_0 .var "clk_tb", 0 0;
v0000000000ba3d00_0 .net "fb_in_tb", 0 0, L_0000000000b761f0;  1 drivers
v0000000000ba48e0_0 .var "fb_mask", 0 0;
v0000000000ba4fc0_0 .var "fb_tb", 0 0;
v0000000000ba4d40_0 .var/2s "i", 31 0;
v0000000000ba38a0_0 .net "int_ocd_tb", 0 0, L_0000000000b75a10;  1 drivers
v0000000000ba3c60_0 .net "int_out_n_tb", 0 0, L_0000000000b3ad30;  1 drivers
v0000000000ba56a0_0 .net "int_out_p_tb", 0 0, L_0000000000b3ae80;  1 drivers
v0000000000ba3940_0 .net "ocd_lvl_out_tb", 0 0, L_0000000000ba6170;  1 drivers
v0000000000ba3ee0_0 .var "ocd_tb", 0 0;
v0000000000ba4de0 .array "sh_reg_tb", 0 4;
v0000000000ba4de0_0 .net v0000000000ba4de0 0, 7 0, o0000000000bb1f78; 0 drivers
v0000000000ba4de0_1 .net v0000000000ba4de0 1, 7 0, o0000000000bb1fa8; 0 drivers
v0000000000ba4de0_2 .net v0000000000ba4de0 2, 7 0, o0000000000bb1fd8; 0 drivers
v0000000000ba4de0_3 .net v0000000000ba4de0 3, 7 0, o0000000000bb2008; 0 drivers
v0000000000ba4de0_4 .net v0000000000ba4de0 4, 7 0, o0000000000bb2038; 0 drivers
v0000000000ba3b20_0 .var "uart_clk_tb", 0 0;
v0000000000ba3e40_0 .var "uart_data_tb", 0 0;
v0000000000ba3f80_0 .net "uart_int_freq", 7 0, L_0000000000b76110;  1 drivers
v0000000000ba4200_0 .net "uart_int_pw", 7 0, L_0000000000b763b0;  1 drivers
v0000000000ba4e80_0 .net "uart_ocd_lvl", 7 0, L_0000000000b75fc0;  1 drivers
v0000000000ba42a0_0 .net "uart_pred", 7 0, L_0000000000b75f50;  1 drivers
v0000000000ba4980_0 .net "uart_ref_gen", 7 0, L_0000000000b76490;  1 drivers
S_0000000000af7fa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 59, 4 59 0, S_00000000008e2f10;
 .timescale -9 -9;
v0000000000b83650_0 .var/2s "i", 31 0;
S_0000000000af8130 .scope module, "entry_inst" "entry" 4 28, 5 3 0, S_00000000008e2f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /INPUT 1 "fb_in";
    .port_info 3 /OUTPUT 1 "ocd_lvl_out";
    .port_info 4 /INPUT 1 "int_ocd";
    .port_info 5 /OUTPUT 1 "int_out_p";
    .port_info 6 /OUTPUT 1 "int_out_n";
v0000000000ba4ca0_0 .net "addr_bus", 2 0, v0000000000ba4ac0_0;  1 drivers
v0000000000ba43e0_0 .net "clk", 0 0, v0000000000ba4020_0;  1 drivers
v0000000000ba4b60_0 .net "data_bus", 7 0, v0000000000ba5100_0;  1 drivers
v0000000000ba5240_0 .net "en", 0 0, v0000000000ba4a20_0;  1 drivers
v0000000000ba5380_0 .net "fb_in", 0 0, L_0000000000b761f0;  alias, 1 drivers
v0000000000ba47a0_0 .net "fb_out", 0 0, v0000000000b6d6a0_0;  1 drivers
v0000000000ba3bc0_0 .net "gen_out", 0 0, v0000000000ba0820_0;  1 drivers
v0000000000ba52e0_0 .net "int_ocd", 0 0, L_0000000000b75a10;  alias, 1 drivers
v0000000000ba5420_0 .net "int_out_n", 0 0, L_0000000000b3ad30;  alias, 1 drivers
v0000000000ba39e0_0 .net "int_out_p", 0 0, L_0000000000b3ae80;  alias, 1 drivers
v0000000000ba3a80_0 .net "ocd_lvl_out", 0 0, L_0000000000ba6170;  alias, 1 drivers
v0000000000ba5600_0 .net "sel_out", 0 0, L_0000000000ba7250;  1 drivers
v0000000000ba4160_0 .net "uart_data", 0 0, v0000000000ba3e40_0;  1 drivers
S_0000000000b091c0 .scope module, "i1" "interrupter" 5 90, 6 91 0, S_0000000000af8130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gen";
    .port_info 2 /INPUT 1 "ocd";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /INPUT 3 "addr";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 1 "out_p";
    .port_info 7 /OUTPUT 1 "out_n";
P_0000000000b09350 .param/l "ADDR" 0 6 98, +C4<00000000000000000000000000000001>;
P_0000000000b09388 .param/l "ADDR2" 0 6 99, +C4<00000000000000000000000000000000>;
P_0000000000b093c0 .param/l "ADDR_MAX" 0 6 97, +C4<00000000000000000000000000000100>;
P_0000000000b093f8 .param/l "CLK_MHZ" 0 6 92, +C4<00000000000000000000000001100100>;
P_0000000000b09430 .param/l "FREQ_MIN_HZ" 0 6 93, +C4<00000000000000000000001111101000>;
P_0000000000b09468 .param/l "PAR_MAX_VAL" 0 6 96, +C4<00000000000000000000000011111111>;
P_0000000000b094a0 .param/l "PW_STEP_MUL" 0 6 94, +C4<00000000000000000000000111110100>;
P_0000000000b094d8 .param/l "SKIP_CNT_MAX" 0 6 95, +C4<00000000000000000000000000000011>;
enum0000000000b51c30 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1
 ;
L_0000000000b3acc0 .functor BUFZ 1, v0000000000b83b50_0, C4<0>, C4<0>, C4<0>;
L_0000000000b3ae80 .functor AND 1, v0000000000b83330_0, v0000000000b83790_0, C4<1>, C4<1>;
L_0000000000b3af60 .functor NOT 1, v0000000000b83790_0, C4<0>, C4<0>, C4<0>;
L_0000000000b3ad30 .functor AND 1, v0000000000b83330_0, L_0000000000b3af60, C4<1>, C4<1>;
v0000000000b82f70_0 .net *"_s6", 0 0, L_0000000000b3af60;  1 drivers
v0000000000b844b0_0 .net "addr", 2 0, v0000000000ba4ac0_0;  alias, 1 drivers
v0000000000b83bf0_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b830b0_0 .net "cond_0", 0 0, L_0000000000ba5b30;  1 drivers
v0000000000b83150_0 .net "cond_1", 0 0, L_0000000000b3acc0;  1 drivers
v0000000000b831f0_0 .net "data", 7 0, v0000000000ba5100_0;  alias, 1 drivers
v0000000000b83f10_0 .net "en", 0 0, v0000000000ba4a20_0;  alias, 1 drivers
v0000000000b83330_0 .var "ff", 0 0;
v0000000000b83470_0 .net "gen", 0 0, L_0000000000ba7250;  alias, 1 drivers
v0000000000b84050_0 .net "gen_del", 0 0, v0000000000b83790_0;  1 drivers
v0000000000b84190_0 .net "gen_edge", 0 0, L_0000000000b3b3c0;  1 drivers
v0000000000b83d30_0 .net "gen_edge_p", 0 0, L_0000000000b19530;  1 drivers
v0000000000b84af0_0 .net "int_wire", 0 0, L_0000000000ba6cb0;  1 drivers
v0000000000b84230_0 .net "ocd", 0 0, L_0000000000b75a10;  alias, 1 drivers
v0000000000b842d0_0 .net "ocd_s", 0 0, v0000000000b83b50_0;  1 drivers
v0000000000b84370_0 .net "out_n", 0 0, L_0000000000b3ad30;  alias, 1 drivers
v0000000000b84690_0 .net "out_p", 0 0, L_0000000000b3ae80;  alias, 1 drivers
v0000000000b845f0_0 .var "skip_cnt", 1 0;
v0000000000b84410_0 .var "state", 0 0;
v0000000000b84550_0 .var "storage_fr", 7 0;
v0000000000b849b0_0 .var "storage_pw", 7 0;
L_0000000000ba5b30 .reduce/nor v0000000000b845f0_0;
S_0000000000b1ff50 .scope module, "d1" "delay_160603552977605625363441548721" 6 138, 6 70 0, S_0000000000b091c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_0000000000b81100 .param/l "WIDTH" 0 6 71, +C4<00000000000000000000000000000001>;
v0000000000b83e70_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b84910_0 .net "data", 0 0, v0000000000b83790_0;  alias, 1 drivers
v0000000000b83a10_0 .net "data_raw", 0 0, L_0000000000ba7250;  alias, 1 drivers
v0000000000b83790_0 .var "internal", 0 0;
E_0000000000b80ec0 .event posedge, v0000000000b83e70_0;
S_0000000000b200e0 .scope module, "gen_p" "edge_det_160603552977605625363441548721" 6 134, 6 30 0, S_0000000000b091c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000b197d0 .functor NOT 1, v0000000000b83830_0, C4<0>, C4<0>, C4<0>;
L_0000000000b19530 .functor AND 1, L_0000000000ba7250, L_0000000000b197d0, C4<1>, C4<1>;
L_0000000000b3a940 .functor NOT 1, L_0000000000ba7250, C4<0>, C4<0>, C4<0>;
L_0000000000b3a550 .functor AND 1, L_0000000000b3a940, v0000000000b83830_0, C4<1>, C4<1>;
L_0000000000b3b3c0 .functor XOR 1, L_0000000000ba7250, v0000000000b83830_0, C4<0>, C4<0>;
v0000000000b84b90_0 .net *"_s0", 0 0, L_0000000000b197d0;  1 drivers
v0000000000b83010_0 .net *"_s4", 0 0, L_0000000000b3a940;  1 drivers
v0000000000b83510_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b83ab0_0 .net "out", 0 0, L_0000000000b3b3c0;  alias, 1 drivers
v0000000000b833d0_0 .net "out_n", 0 0, L_0000000000b3a550;  1 drivers
v0000000000b838d0_0 .net "out_p", 0 0, L_0000000000b19530;  alias, 1 drivers
v0000000000b840f0_0 .net "sgn", 0 0, L_0000000000ba7250;  alias, 1 drivers
v0000000000b83830_0 .var "sgn_pre", 0 0;
S_0000000000b130f0 .scope module, "i" "int_gen_160603552977605625363441548721" 6 127, 6 2 0, S_0000000000b091c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "freq_par";
    .port_info 2 /INPUT 8 "pw_par";
    .port_info 3 /OUTPUT 1 "out";
P_0000000000b7aa50 .param/l "CLK_MHZ" 0 6 3, +C4<00000000000000000000000001100100>;
P_0000000000b7aa88 .param/l "FREQ_MIN_HZ" 0 6 4, +C4<00000000000000000000001111101000>;
P_0000000000b7aac0 .param/l "FREQ_RATIO" 1 6 15, +C4<00000000000000000000000000000000000000000000000011000011010100000>;
P_0000000000b7aaf8 .param/l "PAR_MAX_VAL" 0 6 6, +C4<00000000000000000000000011111111>;
P_0000000000b7ab30 .param/l "PW_STEP_MUL" 0 6 5, +C4<00000000000000000000000111110100>;
v0000000000b83dd0_0 .net *"_s0", 16 0, L_0000000000ba7430;  1 drivers
L_0000000000bf40b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000000000b83970_0 .net *"_s3", 8 0, L_0000000000bf40b8;  1 drivers
v0000000000b84a50_0 .net *"_s4", 16 0, L_0000000000ba6490;  1 drivers
v0000000000b83fb0_0 .net *"_s6", 15 0, L_0000000000ba65d0;  1 drivers
L_0000000000bf4100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000b84870_0 .net *"_s8", 0 0, L_0000000000bf4100;  1 drivers
v0000000000b84cd0_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b83c90_0 .var "cnt", 16 0;
v0000000000b84c30_0 .net "freq_par", 7 0, v0000000000b84550_0;  1 drivers
v0000000000b836f0_0 .net "out", 0 0, L_0000000000ba6cb0;  alias, 1 drivers
v0000000000b847d0_0 .net "pw_par", 7 0, v0000000000b849b0_0;  1 drivers
L_0000000000ba7430 .concat [ 8 9 0 0], v0000000000b849b0_0, L_0000000000bf40b8;
L_0000000000ba65d0 .part L_0000000000ba7430, 0, 16;
L_0000000000ba6490 .concat [ 1 16 0 0], L_0000000000bf4100, L_0000000000ba65d0;
L_0000000000ba6cb0 .cmp/gt 17, L_0000000000ba6490, v0000000000b83c90_0;
S_0000000000b13280 .scope module, "s1" "sync_160603552977605625363441548721" 6 117, 6 52 0, S_0000000000b091c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_0000000000b81500 .param/l "WIDTH" 0 6 53, +C4<00000000000000000000000000000001>;
v0000000000b82e30_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b83b50_0 .var "data", 0 0;
v0000000000b835b0_0 .net "data_raw", 0 0, L_0000000000b75a10;  alias, 1 drivers
v0000000000b82ed0_0 .var "internal", 0 0;
S_0000000000b03b60 .scope module, "o" "ocd_lvl" 5 106, 7 3 0, S_0000000000af8130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "pw_par";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "out";
P_0000000000b13410 .param/l "ADDR" 0 7 7, +C4<00000000000000000000000000000010>;
P_0000000000b13448 .param/l "ADDR_MAX" 0 7 6, +C4<00000000000000000000000000000100>;
P_0000000000b13480 .param/l "CLK_MHZ" 0 7 4, +C4<00000000000000000000000001100100>;
P_0000000000b134b8 .param/l "PAR_MAX_VAL" 0 7 5, +C4<00000000000000000000000011001000>;
v0000000000b84730_0 .net "addr", 2 0, v0000000000ba4ac0_0;  alias, 1 drivers
v0000000000b6e8c0_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b6d420_0 .var "cnt", 7 0;
v0000000000b6e500_0 .net "en", 0 0, v0000000000ba4a20_0;  alias, 1 drivers
v0000000000b6cd40_0 .net "out", 0 0, L_0000000000ba6170;  alias, 1 drivers
v0000000000b6dd80_0 .net "pw_par", 7 0, v0000000000ba5100_0;  alias, 1 drivers
v0000000000b6d740_0 .var "storage", 7 0;
L_0000000000ba6170 .cmp/gt 8, v0000000000b6d740_0, v0000000000b6d420_0;
S_0000000000b03cf0 .scope module, "p1" "pred" 5 63, 8 19 0, S_0000000000af8130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /INPUT 8 "shift";
    .port_info 3 /INPUT 3 "addr";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "sgn_pre";
P_0000000000b09520 .param/l "ADDR" 0 8 22, +C4<00000000000000000000000000000011>;
P_0000000000b09558 .param/l "ADDR_MAX" 0 8 21, +C4<00000000000000000000000000000100>;
P_0000000000b09590 .param/l "PRED_PARAMETER" 0 8 20, +C4<00000000000000000000000011111111>;
v0000000000b6e460_0 .net "addr", 2 0, v0000000000ba4ac0_0;  alias, 1 drivers
v0000000000b6e5a0_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b6e640_0 .var "cnt", 7 0;
v0000000000b6d9c0_0 .net "en", 0 0, v0000000000ba4a20_0;  alias, 1 drivers
v0000000000b6e6e0_0 .net "sgn", 0 0, L_0000000000b761f0;  alias, 1 drivers
v0000000000b6d6a0_0 .var "sgn_pre", 0 0;
v0000000000b6e820_0 .net "sgn_s", 0 0, v0000000000b6d880_0;  1 drivers
v0000000000b6ea00_0 .net "shift", 7 0, v0000000000ba5100_0;  alias, 1 drivers
v0000000000ba1400_0 .var "storage", 7 0;
S_0000000000bf3060 .scope module, "s1" "sync_160603552978008846657861539668" 8 35, 8 2 0, S_0000000000b03cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_0000000000b81380 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000000001>;
v0000000000b6e140_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b6d880_0 .var "data", 0 0;
v0000000000b6e320_0 .net "data_raw", 0 0, L_0000000000b761f0;  alias, 1 drivers
v0000000000b6e3c0_0 .var "internal", 0 0;
S_0000000000bf3b50 .scope module, "rg1" "ref_gen" 5 53, 9 3 0, S_0000000000af8130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "out";
P_0000000000bf39c0 .param/l "ADDR" 0 9 9, +C4<00000000000000000000000000000100>;
P_0000000000bf39f8 .param/l "ADDR_MAX" 0 9 8, +C4<00000000000000000000000000000100>;
P_0000000000bf3a30 .param/l "CLK_MHZ" 0 9 4, +C4<00000000000000000000000001100100>;
P_0000000000bf3a68 .param/l "CNT_MIN" 1 9 19, +C4<0000000000000000000000000000000000000000000000000000000000001111100>;
P_0000000000bf3aa0 .param/l "FREQ_MID_KHZ" 0 9 5, +C4<00000000000000000000000011001000>;
P_0000000000bf3ad8 .param/l "GEN_PARAMETER" 0 9 6, +C4<00000000000000000000000011111111>;
P_0000000000bf3b10 .param/l "VALUE" 0 9 7, C4<01111111>;
v0000000000ba12c0_0 .net "addr", 2 0, v0000000000ba4ac0_0;  alias, 1 drivers
v0000000000ba0c80_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000ba01e0_0 .var "cnt", 8 0;
v0000000000b9fd80_0 .net "data", 7 0, v0000000000ba5100_0;  alias, 1 drivers
v0000000000ba0640_0 .net "en", 0 0, v0000000000ba4a20_0;  alias, 1 drivers
v0000000000ba0820_0 .var "out", 0 0;
v0000000000ba0500_0 .var "storage", 7 0;
S_0000000000bf3510 .scope module, "s1" "selector" 5 75, 10 23 0, S_0000000000af8130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gen";
    .port_info 2 /INPUT 1 "fb";
    .port_info 3 /OUTPUT 1 "out";
P_0000000000b03e80 .param/l "CLK_MHZ" 0 10 24, +C4<00000000000000000000000001100100>;
P_0000000000b03eb8 .param/l "PERIODS_TO_SWITCH" 0 10 25, +C4<00000000000000000000000000000100>;
P_0000000000b03ef0 .param/l "RESET_TIMEOUT_US" 0 10 26, +C4<00000000000000000000000000000100>;
P_0000000000b03f28 .param/l "TIMEOUT_CNT_MAX" 1 10 37, +C4<0000000000000000000000000000000000000000000000000000000110010000>;
enum0000000000b502a0 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1
 ;
L_0000000000b19920 .functor AND 1, L_0000000000ba6850, L_0000000000ba6670, C4<1>, C4<1>;
L_0000000000b194c0 .functor AND 1, L_0000000000ba6210, L_0000000000b19610, C4<1>, C4<1>;
v0000000000b9fa60_0 .net *"_s1", 0 0, L_0000000000ba6850;  1 drivers
v0000000000b9fec0_0 .net *"_s10", 31 0, L_0000000000ba6ad0;  1 drivers
L_0000000000bf4028 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000b9f7e0_0 .net *"_s13", 30 0, L_0000000000bf4028;  1 drivers
L_0000000000bf4070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ba0b40_0 .net/2u *"_s14", 31 0, L_0000000000bf4070;  1 drivers
v0000000000b9fe20_0 .net *"_s16", 0 0, L_0000000000ba6b70;  1 drivers
v0000000000b9fba0_0 .net *"_s3", 0 0, L_0000000000ba6670;  1 drivers
v0000000000ba0000_0 .net *"_s7", 0 0, L_0000000000ba6210;  1 drivers
v0000000000ba1220_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000ba00a0_0 .net "cond_0", 0 0, L_0000000000b19920;  1 drivers
v0000000000ba14a0_0 .net "cond_1", 0 0, L_0000000000b194c0;  1 drivers
v0000000000ba0be0_0 .net "fb", 0 0, v0000000000b6d6a0_0;  alias, 1 drivers
v0000000000ba0140_0 .net "fb_edge_n", 0 0, L_0000000000b19610;  1 drivers
v0000000000ba0fa0_0 .net "gen", 0 0, v0000000000ba0820_0;  alias, 1 drivers
v0000000000ba08c0_0 .net "gen_edge_n", 0 0, L_0000000000b193e0;  1 drivers
v0000000000ba0460_0 .net "out", 0 0, L_0000000000ba7250;  alias, 1 drivers
v0000000000ba0960_0 .var "per_to_sw_cnt", 2 0;
v0000000000ba0a00_0 .var "state", 0 0;
v0000000000ba15e0_0 .var "timeout_cnt", 8 0;
L_0000000000ba6850 .reduce/nor v0000000000ba15e0_0;
L_0000000000ba6670 .reduce/nor v0000000000ba0820_0;
L_0000000000ba6210 .reduce/nor v0000000000ba0960_0;
L_0000000000ba6ad0 .concat [ 1 31 0 0], v0000000000ba0a00_0, L_0000000000bf4028;
L_0000000000ba6b70 .cmp/eq 32, L_0000000000ba6ad0, L_0000000000bf4070;
L_0000000000ba7250 .functor MUXZ 1, v0000000000b6d6a0_0, v0000000000ba0820_0, L_0000000000ba6b70, C4<>;
S_0000000000bf3e70 .scope module, "edge_det_fb" "edge_det_160603552978209844825931288677" 10 44, 10 2 0, S_0000000000bf3510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000b19760 .functor NOT 1, v0000000000b9f920_0, C4<0>, C4<0>, C4<0>;
L_0000000000b19450 .functor AND 1, v0000000000b6d6a0_0, L_0000000000b19760, C4<1>, C4<1>;
L_0000000000b19290 .functor NOT 1, v0000000000b6d6a0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b19610 .functor AND 1, L_0000000000b19290, v0000000000b9f920_0, C4<1>, C4<1>;
L_0000000000b19ed0 .functor XOR 1, v0000000000b6d6a0_0, v0000000000b9f920_0, C4<0>, C4<0>;
v0000000000ba0280_0 .net *"_s0", 0 0, L_0000000000b19760;  1 drivers
v0000000000ba03c0_0 .net *"_s4", 0 0, L_0000000000b19290;  1 drivers
v0000000000ba0320_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b9fb00_0 .net "out", 0 0, L_0000000000b19ed0;  1 drivers
v0000000000b9fce0_0 .net "out_n", 0 0, L_0000000000b19610;  alias, 1 drivers
v0000000000ba10e0_0 .net "out_p", 0 0, L_0000000000b19450;  1 drivers
v0000000000ba1180_0 .net "sgn", 0 0, v0000000000b6d6a0_0;  alias, 1 drivers
v0000000000b9f920_0 .var "sgn_pre", 0 0;
S_0000000000bf3830 .scope module, "edge_det_gen" "edge_det_160603552978209844825931288677" 10 43, 10 2 0, S_0000000000bf3510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000b19840 .functor NOT 1, v0000000000ba1540_0, C4<0>, C4<0>, C4<0>;
L_0000000000b19680 .functor AND 1, v0000000000ba0820_0, L_0000000000b19840, C4<1>, C4<1>;
L_0000000000b19bc0 .functor NOT 1, v0000000000ba0820_0, C4<0>, C4<0>, C4<0>;
L_0000000000b193e0 .functor AND 1, L_0000000000b19bc0, v0000000000ba1540_0, C4<1>, C4<1>;
L_0000000000b19e60 .functor XOR 1, v0000000000ba0820_0, v0000000000ba1540_0, C4<0>, C4<0>;
v0000000000b9ff60_0 .net *"_s0", 0 0, L_0000000000b19840;  1 drivers
v0000000000ba05a0_0 .net *"_s4", 0 0, L_0000000000b19bc0;  1 drivers
v0000000000ba0780_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b9f880_0 .net "out", 0 0, L_0000000000b19e60;  1 drivers
v0000000000ba06e0_0 .net "out_n", 0 0, L_0000000000b193e0;  alias, 1 drivers
v0000000000ba1360_0 .net "out_p", 0 0, L_0000000000b19680;  1 drivers
v0000000000b9fc40_0 .net "sgn", 0 0, v0000000000ba0820_0;  alias, 1 drivers
v0000000000ba1540_0 .var "sgn_pre", 0 0;
S_0000000000bf3ce0 .scope module, "uart_ins" "uart" 5 37, 11 43 0, S_0000000000af8130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 8 "storage";
    .port_info 3 /OUTPUT 3 "conf_par_cnt";
    .port_info 4 /OUTPUT 1 "is_data_ready";
P_0000000000b20270 .param/l "CONF_PAR_MAX" 0 11 44, +C4<00000000000000000000000011111111>;
P_0000000000b202a8 .param/l "DATA_BIT_CNT_MAX" 0 11 47, +C4<00000000000000000000000000000111>;
P_0000000000b202e0 .param/l "FRAME_CNT_MAX_1" 0 11 45, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100010110>;
P_0000000000b20318 .param/l "FRAME_CNT_MAX_2" 0 11 46, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100100>;
enum0000000000b49ee0 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1,
   "STATE_2" 2
 ;
L_0000000000b76030 .functor BUFZ 1, L_0000000000b75690, C4<0>, C4<0>, C4<0>;
v0000000000ba5560_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000ba51a0_0 .net "cond_0", 0 0, L_0000000000ba4c00;  1 drivers
v0000000000ba3da0_0 .net "cond_1", 0 0, L_0000000000b76030;  1 drivers
v0000000000ba4660_0 .net "cond_2", 0 0, L_0000000000ba5060;  1 drivers
v0000000000ba4ac0_0 .var "conf_par_cnt", 2 0;
v0000000000ba40c0_0 .var "data_bit_cnt", 2 0;
v0000000000ba3800_0 .net "data_edge_n", 0 0, L_0000000000b75690;  1 drivers
v0000000000ba4340_0 .var "frame_cnt", 10 0;
v0000000000ba4a20_0 .var "is_data_ready", 0 0;
v0000000000ba45c0_0 .var "state", 1 0;
v0000000000ba5100_0 .var "storage", 7 0;
v0000000000ba4840_0 .net "uart_data", 0 0, v0000000000ba3e40_0;  alias, 1 drivers
v0000000000ba4f20_0 .net "uart_data_s", 0 0, v0000000000ba0aa0_0;  1 drivers
L_0000000000ba4c00 .reduce/nor v0000000000ba40c0_0;
L_0000000000ba5060 .reduce/nor v0000000000ba4340_0;
S_0000000000bf36a0 .scope module, "s1" "sync_160603552978303498305417306853" 11 60, 11 24 0, S_0000000000bf3ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_0000000000b81580 .param/l "WIDTH" 0 11 25, +C4<00000000000000000000000000000001>;
v0000000000ba0f00_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000ba0aa0_0 .var "data", 0 0;
v0000000000ba0d20_0 .net "data_raw", 0 0, v0000000000ba3e40_0;  alias, 1 drivers
v0000000000ba0dc0_0 .var "internal", 0 0;
S_0000000000bf31f0 .scope module, "uart_n" "edge_det_160603552978303498305417306853" 11 81, 11 2 0, S_0000000000bf3ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000b755b0 .functor NOT 1, v0000000000ba4520_0, C4<0>, C4<0>, C4<0>;
L_0000000000b75850 .functor AND 1, v0000000000ba0aa0_0, L_0000000000b755b0, C4<1>, C4<1>;
L_0000000000b75930 .functor NOT 1, v0000000000ba0aa0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b75690 .functor AND 1, L_0000000000b75930, v0000000000ba4520_0, C4<1>, C4<1>;
L_0000000000b19c30 .functor XOR 1, v0000000000ba0aa0_0, v0000000000ba4520_0, C4<0>, C4<0>;
v0000000000ba0e60_0 .net *"_s0", 0 0, L_0000000000b755b0;  1 drivers
v0000000000ba1040_0 .net *"_s4", 0 0, L_0000000000b75930;  1 drivers
v0000000000ba1680_0 .net "clk", 0 0, v0000000000ba4020_0;  alias, 1 drivers
v0000000000b9f9c0_0 .net "out", 0 0, L_0000000000b19c30;  1 drivers
v0000000000ba54c0_0 .net "out_n", 0 0, L_0000000000b75690;  alias, 1 drivers
v0000000000ba4700_0 .net "out_p", 0 0, L_0000000000b75850;  1 drivers
v0000000000ba4480_0 .net "sgn", 0 0, v0000000000ba0aa0_0;  alias, 1 drivers
v0000000000ba4520_0 .var "sgn_pre", 0 0;
    .scope S_0000000000bf36a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba0aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba0dc0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0000000000bf36a0;
T_1 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000ba0dc0_0;
    %load/vec4 v0000000000ba0d20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000000000ba0dc0_0, 0;
    %assign/vec4 v0000000000ba0aa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000bf31f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4520_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000000000bf31f0;
T_3 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b9f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000000ba4480_0;
    %assign/vec4 v0000000000ba4520_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000bf3ce0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000ba5100_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000ba4ac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4a20_0, 0, 1;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0000000000ba4340_0, 0, 11;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ba45c0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000000ba40c0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0000000000bf3ce0;
T_5 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000ba45c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba4a20_0, 0;
    %load/vec4 v0000000000ba4a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000000000ba4ac0_0;
    %cmpi/ne 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.6, 8;
    %load/vec4 v0000000000ba4ac0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/u 3;
    %assign/vec4 v0000000000ba4ac0_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0000000000ba4340_0;
    %cmpi/ne 0, 0, 11;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0000000000ba4340_0;
    %pad/u 97;
    %subi 1, 0, 97;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 868, 0, 97;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/u 11;
    %assign/vec4 v0000000000ba4340_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000ba4340_0;
    %cmpi/ne 0, 0, 11;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0000000000ba4340_0;
    %subi 1, 0, 11;
    %assign/vec4 v0000000000ba4340_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 868, 0, 11;
    %assign/vec4 v0000000000ba4340_0, 0;
    %load/vec4 v0000000000ba40c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000000ba40c0_0, 0;
    %load/vec4 v0000000000ba4f20_0;
    %load/vec4 v0000000000ba5100_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000ba5100_0, 0;
T_5.11 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba45c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0000000000ba3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000ba45c0_0, 0;
T_5.16 ;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0000000000ba4660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000ba45c0_0, 0;
    %load/vec4 v0000000000ba4f20_0;
    %load/vec4 v0000000000ba5100_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000ba5100_0, 0;
T_5.18 ;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0000000000ba51a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000ba45c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba4a20_0, 0;
    %pushi/vec4 1302, 0, 11;
    %assign/vec4 v0000000000ba4340_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000000ba40c0_0, 0;
T_5.20 ;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000bf3b50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba0820_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000ba01e0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000ba0500_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0000000000bf3b50;
T_7 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000ba0640_0;
    %load/vec4 v0000000000ba12c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000000b9fd80_0;
    %assign/vec4 v0000000000ba0500_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000bf3b50;
T_8 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000ba01e0_0;
    %cmpi/ne 0, 0, 9;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000000ba01e0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000000000ba01e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 124, 0, 67;
    %load/vec4 v0000000000ba0500_0;
    %pad/u 67;
    %add;
    %subi 1, 0, 67;
    %pad/u 9;
    %assign/vec4 v0000000000ba01e0_0, 0;
    %load/vec4 v0000000000ba0820_0;
    %inv;
    %assign/vec4 v0000000000ba0820_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000bf3060;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b6d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b6e3c0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0000000000bf3060;
T_10 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b6e3c0_0;
    %load/vec4 v0000000000b6e320_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000000000b6e3c0_0, 0;
    %assign/vec4 v0000000000b6d880_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000b03cf0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b6d6a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000b6e640_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000ba1400_0, 0, 8;
    %end;
    .thread T_11, $init;
    .scope S_0000000000b03cf0;
T_12 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b6d9c0_0;
    %load/vec4 v0000000000b6e460_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000b6ea00_0;
    %assign/vec4 v0000000000ba1400_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000b03cf0;
T_13 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b6e820_0;
    %load/vec4 v0000000000b6d6a0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000b6e640_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000000000b6e640_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000000000b6e640_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000000ba1400_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000000000b6e640_0, 0;
    %load/vec4 v0000000000b6e820_0;
    %assign/vec4 v0000000000b6d6a0_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000bf3830;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba1540_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0000000000bf3830;
T_15 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b9f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000b9fc40_0;
    %assign/vec4 v0000000000ba1540_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000bf3e70;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b9f920_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_0000000000bf3e70;
T_17 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b9fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000ba1180_0;
    %assign/vec4 v0000000000b9f920_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000bf3510;
T_18 ;
    %pushi/vec4 399, 0, 9;
    %store/vec4 v0000000000ba15e0_0, 0, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000ba0960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba0a00_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0000000000bf3510;
T_19 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000ba0a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/vec4 v0000000000ba08c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %load/vec4 v0000000000ba0960_0;
    %cmpi/ne 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_19.5, 8;
    %load/vec4 v0000000000ba0960_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_19.6, 8;
T_19.5 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_19.6, 8;
 ; End of false expr.
    %blend;
T_19.6;
    %pad/u 3;
    %assign/vec4 v0000000000ba0960_0, 0;
T_19.3 ;
    %jmp T_19.2;
T_19.1 ;
    %load/vec4 v0000000000ba0be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 399, 0, 9;
    %assign/vec4 v0000000000ba15e0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0000000000ba15e0_0;
    %cmpi/ne 0, 0, 9;
    %jmp/0xz  T_19.9, 4;
    %load/vec4 v0000000000ba15e0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000000000ba15e0_0, 0;
T_19.9 ;
T_19.8 ;
    %jmp T_19.2;
T_19.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba0a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %jmp T_19.13;
T_19.11 ;
    %load/vec4 v0000000000ba14a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba0a00_0, 0;
T_19.14 ;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0000000000ba00a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba0a00_0, 0;
    %pushi/vec4 399, 0, 9;
    %assign/vec4 v0000000000ba15e0_0, 0;
T_19.16 ;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000b13280;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b83b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b82ed0_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0000000000b13280;
T_21 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b82ed0_0;
    %load/vec4 v0000000000b835b0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000000000b82ed0_0, 0;
    %assign/vec4 v0000000000b83b50_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000b130f0;
T_22 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000000000b83c90_0, 0, 17;
    %end;
    .thread T_22, $init;
    .scope S_0000000000b130f0;
T_23 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b83c90_0;
    %cmpi/ne 0, 0, 17;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000000000b83c90_0;
    %subi 1, 0, 17;
    %assign/vec4 v0000000000b83c90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 2048, 0, 17;
    %load/vec4 v0000000000b84c30_0;
    %pad/u 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000000000b83c90_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000b200e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b83830_0, 0, 1;
    %end;
    .thread T_24, $init;
    .scope S_0000000000b200e0;
T_25 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b83ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000b840f0_0;
    %assign/vec4 v0000000000b83830_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000b1ff50;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b83790_0, 0, 1;
    %end;
    .thread T_26, $init;
    .scope S_0000000000b1ff50;
T_27 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b83a10_0;
    %assign/vec4 v0000000000b83790_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000b091c0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000b84550_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000b849b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b84410_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000b845f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b83330_0, 0, 1;
    %end;
    .thread T_28, $init;
    .scope S_0000000000b091c0;
T_29 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b83f10_0;
    %load/vec4 v0000000000b844b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000b831f0_0;
    %assign/vec4 v0000000000b84550_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000b091c0;
T_30 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b83f10_0;
    %load/vec4 v0000000000b844b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000b831f0_0;
    %assign/vec4 v0000000000b849b0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000b091c0;
T_31 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b84410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %load/vec4 v0000000000b83d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.3, 8;
    %load/vec4 v0000000000b84af0_0;
    %nor/r;
    %assign/vec4 v0000000000b83330_0, 0;
T_31.3 ;
    %jmp T_31.2;
T_31.1 ;
    %load/vec4 v0000000000b84190_0;
    %load/vec4 v0000000000b845f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b83330_0, 0;
    %load/vec4 v0000000000b83470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %load/vec4 v0000000000b845f0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000000000b845f0_0, 0;
T_31.7 ;
T_31.5 ;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000000b84410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %jmp T_31.11;
T_31.9 ;
    %load/vec4 v0000000000b83150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b84410_0, 0;
T_31.12 ;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0000000000b830b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b84410_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000000b845f0_0, 0;
T_31.14 ;
    %jmp T_31.11;
T_31.11 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000b03b60;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000b6d420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000b6d740_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0000000000b03b60;
T_33 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b6e500_0;
    %load/vec4 v0000000000b84730_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000000000b6dd80_0;
    %assign/vec4 v0000000000b6d740_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000b03b60;
T_34 ;
    %wait E_0000000000b80ec0;
    %load/vec4 v0000000000b6d420_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.0, 8;
    %load/vec4 v0000000000b6d420_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %pushi/vec4 199, 0, 32;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %pad/u 8;
    %assign/vec4 v0000000000b6d420_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_00000000008e2f10;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba3e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba48e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4d40_0, 0, 32;
    %end;
    .thread T_35, $init;
    .scope S_00000000008e2f10;
T_36 ;
    %delay 5, 0;
    %load/vec4 v0000000000ba4020_0;
    %inv;
    %store/vec4 v0000000000ba4020_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_00000000008e2f10;
T_37 ;
    %delay 4340, 0;
    %load/vec4 v0000000000ba3b20_0;
    %inv;
    %store/vec4 v0000000000ba3b20_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000008e2f10;
T_38 ;
    %delay 1328040, 0;
    %vpi_call/w 4 56 "$finish" {0 0 0};
    %end;
    .thread T_38;
    .scope S_00000000008e2f10;
T_39 ;
    %fork t_1, S_0000000000af7fa0;
    %jmp t_0;
    .scope S_0000000000af7fa0;
t_1 ;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v0000000000b83650_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000000000b83650_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.1, 5;
    %delay 8680, 0;
    %pushi/vec4 4270796456, 0, 33;
    %concati/vec4 576, 0, 16;
    %load/vec4 v0000000000b83650_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000ba3e40_0, 0, 1;
    %load/vec4 v0000000000b83650_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %delay 8680, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba3e40_0, 0, 1;
T_39.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0000000000b83650_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0000000000b83650_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .scope S_00000000008e2f10;
t_0 %join;
    %end;
    .thread T_39;
    .scope S_00000000008e2f10;
T_40 ;
    %delay 5500, 0;
T_40.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %jmp/0xz T_40.1, 8;
    %delay 2500, 0;
    %load/vec4 v0000000000ba4fc0_0;
    %inv;
    %store/vec4 v0000000000ba4fc0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000000ba4d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000000000ba4d40_0, 0, 32;
    %load/vec4 v0000000000ba4d40_0;
    %cmpi/e 12, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba4d40_0;
    %cmpi/e 89, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_40.3, 8;
T_40.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_40.3, 8;
 ; End of false expr.
    %blend;
T_40.3;
    %pad/s 1;
    %store/vec4 v0000000000ba3ee0_0, 0, 1;
    %jmp T_40.0;
T_40.1 ;
    %end;
    .thread T_40;
    .scope S_00000000008e2f10;
T_41 ;
    %delay 0, 0;
T_41.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %jmp/0xz T_41.1, 8;
    %delay 62500, 0;
    %load/vec4 v0000000000ba48e0_0;
    %inv;
    %store/vec4 v0000000000ba48e0_0, 0, 1;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_00000000008e2f10;
T_42 ;
    %vpi_call/w 4 87 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 4 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008e2f10 {0 0 0};
    %end;
    .thread T_42;
    .scope S_00000000008e2f10;
T_43 ;
    %vpi_call/w 4 92 "$monitor", $stime, " ", v0000000000ba4020_0, " ", v0000000000ba3b20_0, " ", v0000000000ba3e40_0, " ", v0000000000ba3d00_0, " ", v0000000000ba3940_0, " ", v0000000000ba38a0_0, " ", v0000000000ba56a0_0, " ", v0000000000ba3c60_0, " ", " " {0 0 0};
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./common.sv";
    "tb.sv";
    "./entry.sv";
    "././dist/interrupter.sv";
    "././dist/ocd_lvl.sv";
    "././dist/pred.sv";
    "././dist/ref_gen.sv";
    "././dist/selector.sv";
    "././dist/uart.sv";
