C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 1   


C51 COMPILER V7.20, COMPILATION OF MODULE REGSETTINGS_WOR
OBJECT MODULE PLACED IN .\objects\RegSettings_Wor.obj
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE RegSettings_Wor.c OMF2 BROWSE INCDIR(..\..\..\..\..\Inc;..\..\..\..\..\lib)
                    - DEFINE(FREQ_2_4,STAND_ALONE) DEBUG PRINT(.\listings\RegSettings_Wor.lst) OBJECT(.\objects\RegSettings_Wor.obj)

line level    source

   1          /*******************************************************************************************************
   2           *                                                                                                     *
   3           *        **********                                                                                   *
   4           *       ************                                                                                  *
   5           *      ***        ***                                                                                 *
   6           *      ***   +++   ***                                                                                *
   7           *      ***   + +   ***     This file register settings for the 5 different frequency band             *
   8           *      ***   +             supported by CCxx00.                                                       *
   9           *      ***   + +   ***                                                                                *
  10           *      ***   +++   ***     RegSettings_Wor.c                                                          *
  11           *      ***        ***                                                                                 *
  12           *       ************                                                                                  *
  13           *        **********                                                                                   *
  14           *                                                                                                     *
  15           *******************************************************************************************************
  16           * Compiler:                Keil C51 V7.50                                                             *
  17           * Target platform:         Chipcon CCxxx0 (Silabs F320)                                               *
  18           * Author:                  SNA                                                                        *
  19           *******************************************************************************************************
  20           * Revision history:     See end of file                                                               *
  21           *******************************************************************************************************/
  22          //#include <Chipcon\srf04\regssrf04.h>
  23          #include <Chipcon\srf04\halsrf04.h>
  24          #include <Chipcon\srf04\ebsrf04.h>
  25          
  26          
  27          
  28          
  29          //-------------------------------------------------------------------------------------------------------
  30          // NOTE! Some of these register settings will be overwritten in the application example. This is done
  31          // to show which register are important when writing a WOR application.
  32          //-------------------------------------------------------------------------------------------------------
  33          
  34          
  35          
  36          
  37          //-------------------------------------------------------------------------------------------------------
  38          #ifdef FREQ_315
              // Chipcon
              // Product = CC1100
              // Chip version = F
              // Crystal accuracy = 40 ppm
              // X-tal frequency = 26 MHz
              // RF output power = 0 dBm
              // RX filterbandwidth = 541.666667 kHz
              // Phase = 0
              // Datarate = 249.938965 kbps
              // Modulation = (7) MSK
              // Manchester enable = (0) Manchester disabled
              // RF Frequency = 314.999664 MHz
              // Channel spacing = 199.951172 kHz
              // Channel number = 0
              // Optimization = Sensitivity
              // Sync mode = (3) 30/32 sync word bits detected
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 2   

              // Format of RX/TX data = (0) Normal mode, use FIFOs for RX and TX
              // CRC operation = (1) CRC calculation in TX and CRC check in RX enabled
              // Forward Error Correction = (0) FEC disabled
              // Length configuration = (0) Fixed length packets, length configured in PKTLEN register.
              // Packetlength = 1
              // Preamble count = (2)  4 bytes
              // Append status = 0
              // Address check = (0) No address check
              // FIFO autoflush = 1
              // Device address = 0
              // GDO0 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              // GDO2 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              RF_SETTINGS code rfSettings = {
                  0x0A,   // FSCTRL1   Frequency synthesizer control.
                  0x00,   // FSCTRL0   Frequency synthesizer control.
                  0x0C,   // FREQ2     Frequency control word, high byte.
                  0x1D,   // FREQ1     Frequency control word, middle byte.
                  0x89,   // FREQ0     Frequency control word, low byte.
                  0x2D,   // MDMCFG4   Modem configuration.
                  0x3B,   // MDMCFG3   Modem configuration.
                  0x73,   // MDMCFG2   Modem configuration.
                  0x22,   // MDMCFG1   Modem configuration.
                  0xF8,   // MDMCFG0   Modem configuration.
                  0x00,   // CHANNR    Channel number.
                  0x00,   // DEVIATN   Modem deviation setting (when FSK modulation is enabled).
                  0xB6,   // FREND1    Front end RX configuration.
                  0x10,   // FREND0    Front end RX configuration.
                  0x08,   // MCSM0     Main Radio Control State Machine configuration.
                  0x1D,   // FOCCFG    Frequency Offset Compensation Configuration.
                  0x1C,   // BSCFG     Bit synchronization Configuration.
                  0xC7,   // AGCCTRL2  AGC control.
                  0x00,   // AGCCTRL1  AGC control.
                  0xB2,   // AGCCTRL0  AGC control.
                  0xEA,   // FSCAL3    Frequency synthesizer calibration.
                  0x0A,   // FSCAL2    Frequency synthesizer calibration.
                  0x00,   // FSCAL1    Frequency synthesizer calibration.
                  0x1F,   // FSCAL0    Frequency synthesizer calibration.
                  0x59,   // FSTEST    Frequency synthesizer calibration.
                  0x88,   // TEST2     Various test settings.
                  0x31,   // TEST1     Various test settings.
                  0x09,   // TEST0     Various test settings.
                  0x06,   // IOCFG2    GDO2 output pin configuration.
                  0x06,   // IOCFG0D   GDO0 output pin configuration. Refer to SmartRF® Studio User Manual for detailed 
             -pseudo register explanation.
                  0x08,   // PKTCTRL1  Packet automation control.
                  0x44,   // PKTCTRL0  Packet automation control.
                  0x00,   // ADDR      Device address.
                  0x01    // PKTLEN    Packet length.
              };
              
              // PATABLE (0 dBm output power)
              BYTE code paTable = 0x51;
              
              #endif
 108          //-------------------------------------------------------------------------------------------------------
 109          
 110          
 111          
 112          
 113          //-------------------------------------------------------------------------------------------------------
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 3   

 114          #ifdef FREQ_433
              // Chipcon
              // Product = CC1100
              // Chip version = F
              // Crystal accuracy = 40 ppm
              // X-tal frequency = 26 MHz
              // RF output power = 0 dBm
              // RX filterbandwidth = 541.666667 kHz
              // Phase = 0
              // Datarate = 249.938965 kbps
              // Modulation = (7) MSK
              // Manchester enable = (0) Manchester disabled
              // RF Frequency = 432.999817 MHz
              // Channel spacing = 199.951172 kHz
              // Channel number = 0
              // Optimization = Sensitivity
              // Sync mode = (3) 30/32 sync word bits detected
              // Format of RX/TX data = (0) Normal mode, use FIFOs for RX and TX
              // CRC operation = (1) CRC calculation in TX and CRC check in RX enabled
              // Forward Error Correction = (0) FEC disabled
              // Length configuration = (0) Fixed length packets, length configured in PKTLEN register.
              // Packetlength = 1
              // Preamble count = (2)  4 bytes
              // Append status = 0
              // Address check = (0) No address check
              // FIFO autoflush = 1
              // Device address = 0
              // GDO0 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              // GDO2 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              RF_SETTINGS code rfSettings = {
                  0x0A,   // FSCTRL1   Frequency synthesizer control.
                  0x00,   // FSCTRL0   Frequency synthesizer control.
                  0x10,   // FREQ2     Frequency control word, high byte.
                  0xA7,   // FREQ1     Frequency control word, middle byte.
                  0x62,   // FREQ0     Frequency control word, low byte.
                  0x2D,   // MDMCFG4   Modem configuration.
                  0x3B,   // MDMCFG3   Modem configuration.
                  0x73,   // MDMCFG2   Modem configuration.
                  0x22,   // MDMCFG1   Modem configuration.
                  0xF8,   // MDMCFG0   Modem configuration.
                  0x00,   // CHANNR    Channel number.
                  0x00,   // DEVIATN   Modem deviation setting (when FSK modulation is enabled).
                  0xB6,   // FREND1    Front end RX configuration.
                  0x10,   // FREND0    Front end RX configuration.
                  0x08,   // MCSM0     Main Radio Control State Machine configuration.
                  0x1D,   // FOCCFG    Frequency Offset Compensation Configuration.
                  0x1C,   // BSCFG     Bit synchronization Configuration.
                  0xC7,   // AGCCTRL2  AGC control.
                  0x00,   // AGCCTRL1  AGC control.
                  0xB2,   // AGCCTRL0  AGC control.
                  0xEA,   // FSCAL3    Frequency synthesizer calibration.
                  0x2A,   // FSCAL2    Frequency synthesizer calibration.
                  0x00,   // FSCAL1    Frequency synthesizer calibration.
                  0x1F,   // FSCAL0    Frequency synthesizer calibration.
                  0x59,   // FSTEST    Frequency synthesizer calibration.
                  0x88,   // TEST2     Various test settings.
                  0x31,   // TEST1     Various test settings.
                  0x09,   // TEST0     Various test settings.
                  0x06,   // IOCFG2    GDO2 output pin configuration.
                  0x06,   // IOCFG0D   GDO0 output pin configuration. Refer to SmartRF® Studio User Manual for detailed 
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 4   

             -pseudo register explanation.
                  0x08,   // PKTCTRL1  Packet automation control.
                  0x44,   // PKTCTRL0  Packet automation control.
                  0x00,   // ADDR      Device address.
                  0x01    // PKTLEN    Packet length.
              };
              
              // PATABLE (0 dBm output power)
              BYTE code paTable = 0x51;
              
              #endif
 184          //-------------------------------------------------------------------------------------------------------
 185          
 186          
 187          
 188          
 189          //-------------------------------------------------------------------------------------------------------
 190          #ifdef FREQ_868
              // Chipcon
              // Product = CC1100
              // Chip version = F
              // Crystal accuracy = 40 ppm
              // X-tal frequency = 26 MHz
              // RF output power = 0 dBm
              // RX filterbandwidth = 541.666667 kHz
              // Phase = 0
              // Datarate = 249.938965 kbps
              // Modulation = (7) MSK
              // Manchester enable = (0) Manchester disabled
              // RF Frequency = 867.999939 MHz
              // Channel spacing = 199.951172 kHz
              // Channel number = 0
              // Optimization = Sensitivity
              // Sync mode = (3) 30/32 sync word bits detected
              // Format of RX/TX data = (0) Normal mode, use FIFOs for RX and TX
              // CRC operation = (1) CRC calculation in TX and CRC check in RX enabled
              // Forward Error Correction = (0) FEC disabled
              // Length configuration = (0) Fixed length packets, length configured in PKTLEN register.
              // Packetlength = 1
              // Preamble count = (2)  4 bytes
              // Append status = 0
              // Address check = (0) No address check
              // FIFO autoflush = 1
              // Device address = 0
              // GDO0 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              // GDO2 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              RF_SETTINGS code rfSettings = {
                  0x0A,   // FSCTRL1   Frequency synthesizer control.
                  0x00,   // FSCTRL0   Frequency synthesizer control.
                  0x21,   // FREQ2     Frequency control word, high byte.
                  0x62,   // FREQ1     Frequency control word, middle byte.
                  0x76,   // FREQ0     Frequency control word, low byte.
                  0x2D,   // MDMCFG4   Modem configuration.
                  0x3B,   // MDMCFG3   Modem configuration.
                  0x73,   // MDMCFG2   Modem configuration.
                  0x22,   // MDMCFG1   Modem configuration.
                  0xF8,   // MDMCFG0   Modem configuration.
                  0x00,   // CHANNR    Channel number.
                  0x00,   // DEVIATN   Modem deviation setting (when FSK modulation is enabled).
                  0xB6,   // FREND1    Front end RX configuration.
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 5   

                  0x10,   // FREND0    Front end RX configuration.
                  0x08,   // MCSM0     Main Radio Control State Machine configuration.
                  0x1D,   // FOCCFG    Frequency Offset Compensation Configuration.
                  0x1C,   // BSCFG     Bit synchronization Configuration.
                  0xC7,   // AGCCTRL2  AGC control.
                  0x00,   // AGCCTRL1  AGC control.
                  0xB2,   // AGCCTRL0  AGC control.
                  0xEA,   // FSCAL3    Frequency synthesizer calibration.
                  0x2A,   // FSCAL2    Frequency synthesizer calibration.
                  0x00,   // FSCAL1    Frequency synthesizer calibration.
                  0x1F,   // FSCAL0    Frequency synthesizer calibration.
                  0x59,   // FSTEST    Frequency synthesizer calibration.
                  0x88,   // TEST2     Various test settings.
                  0x31,   // TEST1     Various test settings.
                  0x09,   // TEST0     Various test settings.
                  0x06,   // IOCFG2    GDO2 output pin configuration.
                  0x06,   // IOCFG0D   GDO0 output pin configuration. Refer to SmartRF® Studio User Manual for detailed 
             -pseudo register explanation.
                  0x08,   // PKTCTRL1  Packet automation control.
                  0x44,   // PKTCTRL0  Packet automation control.
                  0x00,   // ADDR      Device address.
                  0x01    // PKTLEN    Packet length.
              };
              
              // PATABLE (0 dBm output power)
              BYTE code paTable = 0x60;
              
              #endif
 260          //-------------------------------------------------------------------------------------------------------
 261          
 262          
 263          
 264          
 265          //-------------------------------------------------------------------------------------------------------
 266          #ifdef FREQ_915
              // Chipcon
              // Product = CC1100
              // Chip version = F
              // Crystal accuracy = 40 ppm
              // X-tal frequency = 26 MHz
              // RF output power = 0 dBm
              // RX filterbandwidth = 541.666667 kHz
              // Phase = 0
              // Datarate = 249.938965 kbps
              // Modulation = (7) MSK
              // Manchester enable = (0) Manchester disabled
              // RF Frequency = 914.999969 MHz
              // Channel spacing = 199.951172 kHz
              // Channel number = 0
              // Optimization = Sensitivity
              // Sync mode = (3) 30/32 sync word bits detected
              // Format of RX/TX data = (0) Normal mode, use FIFOs for RX and TX
              // CRC operation = (1) CRC calculation in TX and CRC check in RX enabled
              // Forward Error Correction = (0) FEC disabled
              // Length configuration = (0) Fixed length packets, length configured in PKTLEN register.
              // Packetlength = 1
              // Preamble count = (2)  4 bytes
              // Append status = 0
              // Address check = (0) No address check
              // FIFO autoflush = 1
              // Device address = 0
              // GDO0 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 6   

             - of the packet
              // GDO2 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
              RF_SETTINGS code rfSettings = {
                  0x0A,   // FSCTRL1   Frequency synthesizer control.
                  0x00,   // FSCTRL0   Frequency synthesizer control.
                  0x23,   // FREQ2     Frequency control word, high byte.
                  0x31,   // FREQ1     Frequency control word, middle byte.
                  0x3B,   // FREQ0     Frequency control word, low byte.
                  0x2D,   // MDMCFG4   Modem configuration.
                  0x3B,   // MDMCFG3   Modem configuration.
                  0x73,   // MDMCFG2   Modem configuration.
                  0x22,   // MDMCFG1   Modem configuration.
                  0xF8,   // MDMCFG0   Modem configuration.
                  0x00,   // CHANNR    Channel number.
                  0x00,   // DEVIATN   Modem deviation setting (when FSK modulation is enabled).
                  0xB6,   // FREND1    Front end RX configuration.
                  0x10,   // FREND0    Front end RX configuration.
                  0x08,   // MCSM0     Main Radio Control State Machine configuration.
                  0x1D,   // FOCCFG    Frequency Offset Compensation Configuration.
                  0x1C,   // BSCFG     Bit synchronization Configuration.
                  0xC7,   // AGCCTRL2  AGC control.
                  0x00,   // AGCCTRL1  AGC control.
                  0xB2,   // AGCCTRL0  AGC control.
                  0xEA,   // FSCAL3    Frequency synthesizer calibration.
                  0x2A,   // FSCAL2    Frequency synthesizer calibration.
                  0x00,   // FSCAL1    Frequency synthesizer calibration.
                  0x1F,   // FSCAL0    Frequency synthesizer calibration.
                  0x59,   // FSTEST    Frequency synthesizer calibration.
                  0x88,   // TEST2     Various test settings.
                  0x31,   // TEST1     Various test settings.
                  0x09,   // TEST0     Various test settings.
                  0x06,   // IOCFG2    GDO2 output pin configuration.
                  0x06,   // IOCFG0D   GDO0 output pin configuration. Refer to SmartRF® Studio User Manual for detailed 
             -pseudo register explanation.
                  0x08,   // PKTCTRL1  Packet automation control.
                  0x44,   // PKTCTRL0  Packet automation control.
                  0x00,   // ADDR      Device address.
                  0x01    // PKTLEN    Packet length.
              };
              
              // PATABLE (0 dBm output power)
              BYTE code paTable = 0x50;
              
              #endif
 336          //-------------------------------------------------------------------------------------------------------
 337          
 338          
 339          
 340          
 341          //-------------------------------------------------------------------------------------------------------
 342          #ifdef FREQ_2_4
 343          // Chipcon
 344          // Product = CC2500
 345          // Chip version = E
 346          // Crystal accuracy = 40 ppm
 347          // X-tal frequency = 26 MHz
 348          // RF output power = 0 dBm
 349          // RX filterbandwidth = 540.000000 kHz
 350          // Deviation = 0.000000 
 351          // Datarate = 250.000000 kbps
 352          // Modulation = (7) MSK
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 7   

 353          // Manchester enable = (0) Manchester disabled
 354          // RF Frequency = 2433.000000 MHz
 355          // Channel spacing = 199.950000 kHz
 356          // Channel number = 0
 357          // Optimization = Sensitivity
 358          // Sync mode = (3) 30/32 sync word bits detected
 359          // Format of RX/TX data = (0) Normal mode, use FIFOs for RX and TX
 360          // CRC operation = (1) CRC calculation in TX and CRC check in RX enabled
 361          // Forward Error Correction = (0) FEC disabled
 362          // Length configuration = (0) Fixed length packets, length configured in PKTLEN register.
 363          // Packetlength = 1
 364          // Preamble count = (2)  4 bytes
 365          // Append status = 0
 366          // Address check = (0) No address check
 367          // FIFO autoflush = 1
 368          // Device address = 0
 369          // GDO0 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
 370          // GDO2 signal selection = ( 6) Asserts when sync word has been sent / received, and de-asserts at the end
             - of the packet
 371          RF_SETTINGS code rfSettings = {
 372              0x09,   // FSCTRL1   Frequency synthesizer control.
 373              0x00,   // FSCTRL0   Frequency synthesizer control.
 374              0x5D,   // FREQ2     Frequency control word, high byte.
 375              0x93,   // FREQ1     Frequency control word, middle byte.
 376              0xB1,   // FREQ0     Frequency control word, low byte.
 377              0x2D,   // MDMCFG4   Modem configuration.
 378              0x3B,   // MDMCFG3   Modem configuration.
 379              0x73,   // MDMCFG2   Modem configuration.
 380              0x22,   // MDMCFG1   Modem configuration.
 381              0xF8,   // MDMCFG0   Modem configuration.
 382              0x00,   // CHANNR    Channel number.
 383              0x00,   // DEVIATN   Modem deviation setting (when FSK modulation is enabled).
 384              0xB6,   // FREND1    Front end RX configuration.
 385              0x10,   // FREND0    Front end RX configuration.
 386              0x08,   // MCSM0     Main Radio Control State Machine configuration.
 387              0x1D,   // FOCCFG    Frequency Offset Compensation Configuration.
 388              0x1C,   // BSCFG     Bit synchronization Configuration.
 389              0xC7,   // AGCCTRL2  AGC control.
 390              0x00,   // AGCCTRL1  AGC control.
 391              0xB2,   // AGCCTRL0  AGC control.
 392              0xEA,   // FSCAL3    Frequency synthesizer calibration.
 393              0x0A,   // FSCAL2    Frequency synthesizer calibration.
 394              0x00,   // FSCAL1    Frequency synthesizer calibration.
 395              0x11,   // FSCAL0    Frequency synthesizer calibration.
 396              0x59,   // FSTEST    Frequency synthesizer calibration.
 397              0x88,   // TEST2     Various test settings.
 398              0x31,   // TEST1     Various test settings.
 399              0x0B,   // TEST0     Various test settings.
 400              0x06,   // IOCFG2    GDO2 output pin configuration.
 401              0x06,   // IOCFG0D   GDO0 output pin configuration. Refer to SmartRF® Studio User Manual for detailed 
             -pseudo register explanation.
 402              0x08,   // PKTCTRL1  Packet automation control.
 403              0x44,   // PKTCTRL0  Packet automation control.
 404              0x00,   // ADDR      Device address.
 405              0x01    // PKTLEN    Packet length.
 406          };
 407          
 408          // PATABLE (0 dBm output power)
 409          BYTE code paTable = 0xFB;
 410          
 411          #endif
C51 COMPILER V7.20   REGSETTINGS_WOR                                                       03/07/2007 19:19:54 PAGE 8   

 412          //-------------------------------------------------------------------------------------------------------
 413          
 414          
 415          
 416          
 417          /******************************************************************************************************
 418           * Revision history:                                                                                  *
 419           *
 420           * $Log: RegSettings_Wor.c,v $
 421           * Revision 1.2  2006/04/25 15:02:26  a0190596
 422           * no message
 423           *
 424           * Revision 1.1  2006/03/17 10:25:55  a0190596
 425           * Initial version in CVS.
 426           * Will replace the .h file used in previous examples
 427           *
 428           *
 429           *
 430           *
 431           ******************************************************************************************************/
 432          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   ----    ----
   CONSTANT SIZE    =     35    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
