{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624616406767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624616406768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 13:20:06 2021 " "Processing started: Fri Jun 25 13:20:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624616406768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616406768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616406768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624616407472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_5d.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_5d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD_5D " "Found entity 1: Bin2BCD_5D" {  } { { "Bin2BCD_5D.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Bin2BCD_5D.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_4d.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_4d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD_4D " "Found entity 1: Bin2BCD_4D" {  } { { "Bin2BCD_4D.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Bin2BCD_4D.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file text_controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_controller_tb " "Found entity 1: text_controller_tb" {  } { { "text_controller_tb.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_controller_general.v 1 1 " "Found 1 design units, including 1 entities, in source file text_controller_general.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_controller_general " "Found entity 1: text_controller_general" {  } { { "text_controller_general.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller_general.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "price_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file price_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 price_writer " "Found entity 1: price_writer" {  } { { "price_writer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/price_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_writer_pixel.v 1 1 " "Found 1 design units, including 1 entities, in source file number_writer_pixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_writer_pixel " "Found entity 1: number_writer_pixel" {  } { { "number_writer_pixel.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/number_writer_pixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file num_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_calc " "Found entity 1: num_calc" {  } { { "num_calc.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/num_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_13x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_13x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_13x1 " "Found entity 1: mux_13x1" {  } { { "mux_13x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_13x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_11x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_11x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_11x1 " "Found entity 1: mux_11x1" {  } { { "mux_11x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_11x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer.v 1 1 " "Found 1 design units, including 1 entities, in source file writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 writer " "Found entity 1: writer" {  } { { "writer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file text_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_controller " "Found entity 1: text_controller" {  } { { "text_controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_9x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9x1 " "Found entity 1: mux_9x1" {  } { { "mux_9x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_9x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_12x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_12x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12x1 " "Found entity 1: mux_12x1" {  } { { "mux_12x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_12x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file letter_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter_writer " "Found entity 1: letter_writer" {  } { { "letter_writer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/letter_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/font_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pricecalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file pricecalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PriceCalculator " "Found entity 1: PriceCalculator" {  } { { "PriceCalculator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/PriceCalculator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basketcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file basketcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BasketController " "Found entity 1: BasketController" {  } { { "BasketController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder16x4 " "Found entity 1: Encoder16x4" {  } { { "Encoder16x4.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8x3.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder8x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8x3 " "Found entity 1: encoder8x3" {  } { { "encoder8x3.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonManager " "Found entity 1: ButtonManager" {  } { { "ButtonManager.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeController " "Found entity 1: BarcodeController" {  } { { "BarcodeController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "Segment7.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSync_Generator " "Found entity 1: HVSync_Generator" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BarcodeShiftRegister.v(39) " "Verilog HDL information at BarcodeShiftRegister.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "BarcodeShiftRegister.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624616416359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodeshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodeshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeShiftRegister " "Found entity 1: BarcodeShiftRegister" {  } { { "BarcodeShiftRegister.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagelocator.v 1 1 " "Found 1 design units, including 1 entities, in source file imagelocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageLocator " "Found entity 1: ImageLocator" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttondebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file buttondebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonDebouncer " "Found entity 1: ButtonDebouncer" {  } { { "ButtonDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlevelpulseconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonlevelpulseconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonLevelPulseConverter " "Found entity 1: ButtonLevelPulseConverter" {  } { { "ButtonLevelPulseConverter.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file buttoncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonController " "Found entity 1: ButtonController" {  } { { "ButtonController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDebouncer " "Found entity 1: SwitchDebouncer" {  } { { "SwitchDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode2productid.v 1 1 " "Found 1 design units, including 1 entities, in source file barcode2productid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barcode2ProductID " "Found entity 1: Barcode2ProductID" {  } { { "Barcode2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direction2productid.v 1 1 " "Found 1 design units, including 1 entities, in source file direction2productid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direction2ProductID " "Found entity 1: Direction2ProductID" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hovercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file hovercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 HoverController " "Found entity 1: HoverController" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16 " "Found entity 1: Decoder4x16" {  } { { "Decoder4x16.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_shape_submodule.v 1 1 " "Found 1 design units, including 1 entities, in source file image_shape_submodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Shape_Submodule " "Found entity 1: Image_Shape_Submodule" {  } { { "Image_Shape_Submodule.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelController " "Found entity 1: PixelController" {  } { { "PixelController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/PixelController.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal.v 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal.v" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal " "Found entity 1: SaleTerminal" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "LED_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/LED_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "Decoder3x8.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Decoder3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_contoller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_contoller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Contoller_tb " "Found entity 1: VGA_Contoller_tb" {  } { { "VGA_Contoller_tb.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Contoller_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal_tb " "Found entity 1: SaleTerminal_tb" {  } { { "SaleTerminal_tb.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselectedidseg7.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselectedidseg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplaySelectedIDSeg7 " "Found entity 1: DisplaySelectedIDSeg7" {  } { { "DisplaySelectedIDSeg7.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/DisplaySelectedIDSeg7.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd_2d.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd_2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD_2D " "Found entity 1: Binary2BCD_2D" {  } { { "Binary2BCD_2D.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Binary2BCD_2D.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodehovercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodehovercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeHoverController " "Found entity 1: BarcodeHoverController" {  } { { "BarcodeHoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeHoverController.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SaleTerminal " "Elaborating entity \"SaleTerminal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624616416512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonController ButtonController:ButtonController_inst0 " "Elaborating entity \"ButtonController\" for hierarchy \"ButtonController:ButtonController_inst0\"" {  } { { "SaleTerminal.v" "ButtonController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonDebouncer ButtonController:ButtonController_inst0\|ButtonDebouncer:ButtonDebouncer_Key0 " "Elaborating entity \"ButtonDebouncer\" for hierarchy \"ButtonController:ButtonController_inst0\|ButtonDebouncer:ButtonDebouncer_Key0\"" {  } { { "ButtonController.v" "ButtonDebouncer_Key0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 ButtonDebouncer.v(42) " "Verilog HDL assignment warning at ButtonDebouncer.v(42): truncated value with size 16 to match size of target (2)" {  } { { "ButtonDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624616416524 "|ButtonController|ButtonDebouncer:ButtonDebouncer_Key0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchDebouncer ButtonController:ButtonController_inst0\|SwitchDebouncer:SwitchDebouncer_SW0 " "Elaborating entity \"SwitchDebouncer\" for hierarchy \"ButtonController:ButtonController_inst0\|SwitchDebouncer:SwitchDebouncer_SW0\"" {  } { { "ButtonController.v" "SwitchDebouncer_SW0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 SwitchDebouncer.v(42) " "Verilog HDL assignment warning at SwitchDebouncer.v(42): truncated value with size 16 to match size of target (2)" {  } { { "SwitchDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624616416527 "|SaleTerminal|ButtonController:ButtonController_inst0|SwitchDebouncer:SwitchDebouncer_SW0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonManager ButtonController:ButtonController_inst0\|ButtonManager:ButtonManager_inst0 " "Elaborating entity \"ButtonManager\" for hierarchy \"ButtonController:ButtonController_inst0\|ButtonManager:ButtonManager_inst0\"" {  } { { "ButtonController.v" "ButtonManager_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonLevelPulseConverter ButtonController:ButtonController_inst0\|ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY0 " "Elaborating entity \"ButtonLevelPulseConverter\" for hierarchy \"ButtonController:ButtonController_inst0\|ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY0\"" {  } { { "ButtonController.v" "ButtonLevelPulseConverter_KEY0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller_inst0 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\"" {  } { { "SaleTerminal.v" "VGA_Controller_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\"" {  } { { "VGA_Controller.v" "VGA_PLL_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_0002 VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst " "Elaborating entity \"VGA_PLL_0002\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\"" {  } { { "VGA_PLL.v" "vga_pll_inst" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "altera_pll_i" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416572 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1624616416575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416576 ""}  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624616416576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVSync_Generator VGA_Controller:VGA_Controller_inst0\|HVSync_Generator:HVSync_Generator_inst0 " "Elaborating entity \"HVSync_Generator\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|HVSync_Generator:HVSync_Generator_inst0\"" {  } { { "VGA_Controller.v" "HVSync_Generator_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelController VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0 " "Elaborating entity \"PixelController\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\"" {  } { { "VGA_Controller.v" "PixelController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Shape_Submodule VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0 " "Elaborating entity \"Image_Shape_Submodule\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\"" {  } { { "PixelController.v" "Image_Shape_Submodule_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/PixelController.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROM VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0 " "Elaborating entity \"ImageROM\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\"" {  } { { "Image_Shape_Submodule.v" "ImageROM_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "altsyncram_component" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\"" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif " "Parameter \"init_file\" = \"D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 130400 " "Parameter \"numwords_a\" = \"130400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624616416645 ""}  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624616416645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jjj1 " "Found entity 1: altsyncram_jjj1" {  } { { "db/altsyncram_jjj1.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_jjj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jjj1 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated " "Elaborating entity \"altsyncram_jjj1\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_m2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_m2a " "Found entity 1: decode_m2a" {  } { { "db/decode_m2a.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/decode_m2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_m2a VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\|decode_m2a:rden_decode " "Elaborating entity \"decode_m2a\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\|decode_m2a:rden_decode\"" {  } { { "db/altsyncram_jjj1.tdf" "rden_decode" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_jjj1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/mux_rib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624616416886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616416886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\|mux_rib:mux2 " "Elaborating entity \"mux_rib\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageROM:ImageROM_inst0\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\|mux_rib:mux2\"" {  } { { "db/altsyncram_jjj1.tdf" "mux2" { Text "D:/EE/EE314/Project/QuartusProjectFiles/db/altsyncram_jjj1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageLocator VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0 " "Elaborating entity \"ImageLocator\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\"" {  } { { "Image_Shape_Submodule.v" "ImageLocator_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ImageLocator.v(257) " "Verilog HDL assignment warning at ImageLocator.v(257): truncated value with size 32 to match size of target (17)" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624616416919 "|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageLocator:ImageLocator_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder16x4 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0 " "Elaborating entity \"Encoder16x4\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\"" {  } { { "ImageLocator.v" "Encoder16x4_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder8x3 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|encoder8x3:b2v_inst " "Elaborating entity \"encoder8x3\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|Image_Shape_Submodule:Image_Shape_Submodule_inst0\|ImageLocator:ImageLocator_inst0\|Encoder16x4:Encoder16x4_inst0\|encoder8x3:b2v_inst\"" {  } { { "Encoder16x4.v" "b2v_inst" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_controller_general VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0 " "Elaborating entity \"text_controller_general\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\"" {  } { { "PixelController.v" "TextController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/PixelController.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_controller VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1 " "Elaborating entity \"text_controller\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\"" {  } { { "text_controller_general.v" "text_controller1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller_general.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writer VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|writer:writer_1 " "Elaborating entity \"writer\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|writer:writer_1\"" {  } { { "text_controller.v" "writer_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_writer VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1 " "Elaborating entity \"letter_writer\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\"" {  } { { "text_controller.v" "letter_writer_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\|mux_8x1:mux_8x1_1 " "Elaborating entity \"mux_8x1\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\|mux_8x1:mux_8x1_1\"" {  } { { "letter_writer.v" "mux_8x1_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/letter_writer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 mux_8x1.v(45) " "Verilog HDL assignment warning at mux_8x1.v(45): truncated value with size 3 to match size of target (1)" {  } { { "mux_8x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_8x1.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624616416963 "|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|letter_writer:letter_writer_1|mux_8x1:mux_8x1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 mux_8x1.v(52) " "Verilog HDL assignment warning at mux_8x1.v(52): truncated value with size 3 to match size of target (1)" {  } { { "mux_8x1.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/mux_8x1.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624616416963 "|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|letter_writer:letter_writer_1|mux_8x1:mux_8x1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9x1 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\|mux_9x1:mux_9x1_1 " "Elaborating entity \"mux_9x1\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\|mux_9x1:mux_9x1_1\"" {  } { { "letter_writer.v" "mux_9x1_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/letter_writer.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12x1 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\|mux_12x1:mux_12x1_1 " "Elaborating entity \"mux_12x1\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|text_controller:text_controller1\|letter_writer:letter_writer_1\|mux_12x1:mux_12x1_1\"" {  } { { "letter_writer.v" "mux_12x1_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/letter_writer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price_writer VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1 " "Elaborating entity \"price_writer\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\"" {  } { { "text_controller_general.v" "price_writer_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller_general.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_calc VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|num_calc:num_calc1 " "Elaborating entity \"num_calc\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|num_calc:num_calc1\"" {  } { { "price_writer.v" "num_calc1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/price_writer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_writer_pixel VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|number_writer_pixel:number_writer_pixel_1 " "Elaborating entity \"number_writer_pixel\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|number_writer_pixel:number_writer_pixel_1\"" {  } { { "price_writer.v" "number_writer_pixel_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/price_writer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_11x1 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|number_writer_pixel:number_writer_pixel_1\|mux_11x1:mux_11x1_1 " "Elaborating entity \"mux_11x1\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|number_writer_pixel:number_writer_pixel_1\|mux_11x1:mux_11x1_1\"" {  } { { "number_writer_pixel.v" "mux_11x1_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/number_writer_pixel.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_13x1 VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|number_writer_pixel:number_writer_pixel_1\|mux_13x1:mux_13x1_1 " "Elaborating entity \"mux_13x1\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|price_writer:price_writer_1\|number_writer_pixel:number_writer_pixel_1\|mux_13x1:mux_13x1_1\"" {  } { { "number_writer_pixel.v" "mux_13x1_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/number_writer_pixel.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|font_rom:font_rom1 " "Elaborating entity \"font_rom\" for hierarchy \"VGA_Controller:VGA_Controller_inst0\|PixelController:PixelController_inst0\|text_controller_general:TextController_inst0\|font_rom:font_rom1\"" {  } { { "text_controller_general.v" "font_rom1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/text_controller_general.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:StateMachine_inst0 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:StateMachine_inst0\"" {  } { { "SaleTerminal.v" "StateMachine_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616416999 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(272) " "Verilog HDL Case Statement information at StateMachine.v(272): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 272 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624616417000 "|SaleTerminal|StateMachine:StateMachine_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(348) " "Verilog HDL Case Statement information at StateMachine.v(348): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624616417000 "|SaleTerminal|StateMachine:StateMachine_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(381) " "Verilog HDL Case Statement information at StateMachine.v(381): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 381 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624616417000 "|SaleTerminal|StateMachine:StateMachine_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.v(426) " "Verilog HDL Case Statement information at StateMachine.v(426): all case item expressions in this case statement are onehot" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624616417000 "|SaleTerminal|StateMachine:StateMachine_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barcode2ProductID StateMachine:StateMachine_inst0\|Barcode2ProductID:Barcode2ProductID_inst0 " "Elaborating entity \"Barcode2ProductID\" for hierarchy \"StateMachine:StateMachine_inst0\|Barcode2ProductID:Barcode2ProductID_inst0\"" {  } { { "StateMachine.v" "Barcode2ProductID_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Direction2ProductID StateMachine:StateMachine_inst0\|Direction2ProductID:Direction2ProductID_inst0 " "Elaborating entity \"Direction2ProductID\" for hierarchy \"StateMachine:StateMachine_inst0\|Direction2ProductID:Direction2ProductID_inst0\"" {  } { { "StateMachine.v" "Direction2ProductID_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Direction2ProductID.v(61) " "Verilog HDL assignment warning at Direction2ProductID.v(61): truncated value with size 32 to match size of target (4)" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624616417004 "|SaleTerminal|StateMachine:StateMachine_inst0|Direction2ProductID:Direction2ProductID_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Direction2ProductID.v(57) " "Verilog HDL Case Statement information at Direction2ProductID.v(57): all case item expressions in this case statement are onehot" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624616417004 "|SaleTerminal|StateMachine:StateMachine_inst0|Direction2ProductID:Direction2ProductID_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarcodeController BarcodeController:BarcodeController_inst0 " "Elaborating entity \"BarcodeController\" for hierarchy \"BarcodeController:BarcodeController_inst0\"" {  } { { "SaleTerminal.v" "BarcodeController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarcodeShiftRegister BarcodeController:BarcodeController_inst0\|BarcodeShiftRegister:BarcodeShiftRegister_inst0 " "Elaborating entity \"BarcodeShiftRegister\" for hierarchy \"BarcodeController:BarcodeController_inst0\|BarcodeShiftRegister:BarcodeShiftRegister_inst0\"" {  } { { "BarcodeController.v" "BarcodeShiftRegister_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment7 BarcodeController:BarcodeController_inst0\|Segment7:Segment0 " "Elaborating entity \"Segment7\" for hierarchy \"BarcodeController:BarcodeController_inst0\|Segment7:Segment0\"" {  } { { "BarcodeController.v" "Segment0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HoverController HoverController:HoverController_inst0 " "Elaborating entity \"HoverController\" for hierarchy \"HoverController:HoverController_inst0\"" {  } { { "SaleTerminal.v" "HoverController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarcodeHoverController HoverController:HoverController_inst0\|BarcodeHoverController:BarcodeHoverController_inst0 " "Elaborating entity \"BarcodeHoverController\" for hierarchy \"HoverController:HoverController_inst0\|BarcodeHoverController:BarcodeHoverController_inst0\"" {  } { { "HoverController.v" "BarcodeHoverController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4x16 HoverController:HoverController_inst0\|Decoder4x16:Decoder4x16_inst0 " "Elaborating entity \"Decoder4x16\" for hierarchy \"HoverController:HoverController_inst0\|Decoder4x16:Decoder4x16_inst0\"" {  } { { "HoverController.v" "Decoder4x16_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 HoverController:HoverController_inst0\|Decoder4x16:Decoder4x16_inst0\|Decoder3x8:d1 " "Elaborating entity \"Decoder3x8\" for hierarchy \"HoverController:HoverController_inst0\|Decoder4x16:Decoder4x16_inst0\|Decoder3x8:d1\"" {  } { { "Decoder4x16.v" "d1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplaySelectedIDSeg7 HoverController:HoverController_inst0\|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0 " "Elaborating entity \"DisplaySelectedIDSeg7\" for hierarchy \"HoverController:HoverController_inst0\|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0\"" {  } { { "HoverController.v" "DisplaySelectedIDSeg7_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD_2D HoverController:HoverController_inst0\|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0\|Binary2BCD_2D:Binary2BCD_2D_inst0 " "Elaborating entity \"Binary2BCD_2D\" for hierarchy \"HoverController:HoverController_inst0\|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0\|Binary2BCD_2D:Binary2BCD_2D_inst0\"" {  } { { "DisplaySelectedIDSeg7.v" "Binary2BCD_2D_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/DisplaySelectedIDSeg7.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasketController BasketController:BasketController_inst0 " "Elaborating entity \"BasketController\" for hierarchy \"BasketController:BasketController_inst0\"" {  } { { "SaleTerminal.v" "BasketController_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriceCalculator BasketController:BasketController_inst0\|PriceCalculator:PriceCalculator_1 " "Elaborating entity \"PriceCalculator\" for hierarchy \"BasketController:BasketController_inst0\|PriceCalculator:PriceCalculator_1\"" {  } { { "BasketController.v" "PriceCalculator_1" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD_5D BasketController:BasketController_inst0\|Bin2BCD_5D:Convert_T_PRICE " "Elaborating entity \"Bin2BCD_5D\" for hierarchy \"BasketController:BasketController_inst0\|Bin2BCD_5D:Convert_T_PRICE\"" {  } { { "BasketController.v" "Convert_T_PRICE" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417029 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Bin2BCD_5D.v(15) " "Verilog HDL Always Construct warning at Bin2BCD_5D.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Bin2BCD_5D.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Bin2BCD_5D.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624616417031 "|SaleTerminal|BasketController:BasketController_inst0|Bin2BCD_5D:Convert_T_PRICE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD_4D BasketController:BasketController_inst0\|Bin2BCD_4D:Convert_PRICE_0 " "Elaborating entity \"Bin2BCD_4D\" for hierarchy \"BasketController:BasketController_inst0\|Bin2BCD_4D:Convert_PRICE_0\"" {  } { { "BasketController.v" "Convert_PRICE_0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417032 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Bin2BCD_4D.v(15) " "Verilog HDL Always Construct warning at Bin2BCD_4D.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Bin2BCD_4D.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Bin2BCD_4D.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624616417033 "|SaleTerminal|BasketController:BasketController_inst0|Bin2BCD_4D:Convert_PRICE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Controller LED_Controller:LED_Controller_inst0 " "Elaborating entity \"LED_Controller\" for hierarchy \"LED_Controller:LED_Controller_inst0\"" {  } { { "SaleTerminal.v" "LED_Controller_inst0" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616417038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624616426572 "|SaleTerminal|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "SaleTerminal.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624616426572 "|SaleTerminal|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624616426572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624616426802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624616438573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616438785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624616439379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624616439379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3022 " "Implemented 3022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624616439766 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624616439766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2532 " "Implemented 2532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624616439766 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624616439766 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624616439766 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624616439766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624616439766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624616439806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 13:20:39 2021 " "Processing ended: Fri Jun 25 13:20:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624616439806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624616439806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624616439806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616439806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624616440501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624616441305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624616441306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 13:20:40 2021 " "Processing started: Fri Jun 25 13:20:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624616441306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624616441306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624616441306 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624616441454 ""}
{ "Info" "0" "" "Project  = SaleTerminal" {  } {  } 0 0 "Project  = SaleTerminal" 0 0 "Fitter" 0 0 1624616441454 ""}
{ "Info" "0" "" "Revision = SaleTerminal" {  } {  } 0 0 "Revision = SaleTerminal" 0 0 "Fitter" 0 0 1624616441455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624616441671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SaleTerminal 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SaleTerminal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624616441718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624616441772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624616441772 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1624616441901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624616442409 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624616442449 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624616442833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624616443006 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1624616456855 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 493 global CLKCTRL_G5 " "VGA_Controller:VGA_Controller_inst0\|VGA_PLL:VGA_PLL_inst0\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 493 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624616457147 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1624616457147 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 416 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 416 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624616457147 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1624616457147 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624616457148 ""}
{ "Info" "ISTA_SDC_FOUND" "SaleTerminal.sdc " "Reading SDC File: 'SaleTerminal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624616458816 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1624616458834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1624616458834 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1624616458834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1624616458834 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at SaleTerminal.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock VGA_CLK 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock VGA_CLK 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1624616458835 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1624616458835 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay SaleTerminal.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at SaleTerminal.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock VGA_CLK -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock VGA_CLK -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1624616458835 ""}  } { { "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1624616458835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624616458855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624616458855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624616458855 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1624616458855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624616458891 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624616458892 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624616458892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624616458892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624616458892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      VGA_CLK " "  25.000      VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624616458892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624616458892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 VGA_Controller_inst0\|VGA_PLL_inst0\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624616458892 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624616458892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624616459041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624616459045 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624616459050 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624616459055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624616459083 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624616459086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624616459515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 DSP block " "Packed 36 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1624616459520 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1624616459520 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624616459520 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624616459809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624616467635 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1624616468663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624616489079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624616515878 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624616524530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624616524530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624616527042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1624616537453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "D:/EE/EE314/Project/QuartusProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624616549166 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624616549166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624616662612 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624616662612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:10 " "Fitter routing operations ending: elapsed time is 00:02:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624616662618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.95 " "Total time spent on timing analysis during the Fitter is 7.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624616670734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624616670834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624616674569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624616674572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624616678310 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624616689322 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1624616689821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.fit.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624616690076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6646 " "Peak virtual memory: 6646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624616691977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 13:24:51 2021 " "Processing ended: Fri Jun 25 13:24:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624616691977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:11 " "Elapsed time: 00:04:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624616691977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:55 " "Total CPU time (on all processors): 00:05:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624616691977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624616691977 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus Prime Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624616692820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624616693344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624616693344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 13:24:53 2021 " "Processing started: Fri Jun 25 13:24:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624616693344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624616693344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624616693344 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624616706146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624616711928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 13:25:11 2021 " "Processing ended: Fri Jun 25 13:25:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624616711928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624616711928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624616711928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624616711928 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus Prime Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624616712620 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/EE/EE314/Project/QuartusProjectFiles/letter_writer.v " "Source file: D:/EE/EE314/Project/QuartusProjectFiles/letter_writer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1624616920873 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Assembler" 0 -1 1624616920873 ""}
