Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Oct 23 14:18:17 2019
| Host              : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.377        0.000                      0               107004        0.010        0.000                      0               107004        3.498        0.000                       0                 45763  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.377        0.000                      0               106812        0.010        0.000                      0               106812        3.498        0.000                       0                 45763  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.699        0.000                      0                  192        0.138        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 2.487ns (38.344%)  route 3.999ns (61.656%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.454ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.591 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[23].Q_XOR.SUM_XOR__0
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.800    11.930    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.169    12.099    
                         clock uncertainty           -0.130    11.969    
    SLICE_X72Y245        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.994    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.487ns (38.350%)  route 3.998ns (61.650%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.454ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.591 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     8.616    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.800    11.930    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.169    12.099    
                         clock uncertainty           -0.130    11.969    
    SLICE_X72Y245        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.994    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 2.474ns (38.220%)  route 3.999ns (61.780%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.454ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     8.578 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     8.604    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_2_out
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.800    11.930    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.169    12.099    
                         clock uncertainty           -0.130    11.969    
    SLICE_X72Y245        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.994    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 2.442ns (37.767%)  route 4.024ns (62.233%))
  Logic Levels:           29  (CARRY8=23 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 11.928 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.454ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.490 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.516    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.572 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.025     8.597    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X72Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.798    11.928    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y246        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.169    12.097    
                         clock uncertainty           -0.130    11.967    
    SLICE_X72Y246        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.992    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 2.457ns (38.064%)  route 3.998ns (61.937%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.454ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     8.561 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.025     8.586    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_4_out
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.800    11.930    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.169    12.099    
                         clock uncertainty           -0.130    11.969    
    SLICE_X72Y245        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.994    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.453ns (38.019%)  route 3.999ns (61.981%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 11.928 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.454ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.557 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     8.583    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_5_out
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.798    11.928    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.169    12.097    
                         clock uncertainty           -0.130    11.967    
    SLICE_X72Y245        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.992    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 2.447ns (37.967%)  route 3.998ns (62.033%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 11.928 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.454ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.551 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     8.576    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_7_out
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.798    11.928    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.169    12.097    
                         clock uncertainty           -0.130    11.967    
    SLICE_X72Y245        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.992    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 2.472ns (38.355%)  route 3.973ns (61.645%))
  Logic Levels:           27  (CARRY8=21 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.454ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.550 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     8.576    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_9_out
    SLICE_X72Y244        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.801    11.931    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y244        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.169    12.100    
                         clock uncertainty           -0.130    11.970    
    SLICE_X72Y244        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.995    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.472ns (38.361%)  route 3.972ns (61.639%))
  Logic Levels:           27  (CARRY8=21 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.454ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.550 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     8.575    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_11_out
    SLICE_X72Y244        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.801    11.931    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y244        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.169    12.100    
                         clock uncertainty           -0.130    11.970    
    SLICE_X72Y244        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.995    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 2.438ns (37.875%)  route 3.999ns (62.125%))
  Logic Levels:           28  (CARRY8=22 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 11.928 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.504ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.454ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.968     2.131    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X56Y271        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y271        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.210 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[11]/Q
                         net (fo=48, routed)          1.761     3.971    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[11]
    SLICE_X71Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.093 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.009     4.102    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__5_n_2
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.256 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.282    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.297 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.323    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X71Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.379 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.409     4.788    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X73Y240        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.913 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.929    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X73Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.119 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.145    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.160 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.186    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.201 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.283 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.399     5.682    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y240        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.805 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.010     5.815    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][2]
    SLICE_X75Y240        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.970 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.996    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.011 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.037    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y242        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.052 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.078    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y243        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.134 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.187     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X75Y244        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.470 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     6.479    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][0]
    SLICE_X75Y244        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.669 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.695    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.710 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.736    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y246        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.751 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X75Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.833 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.328     7.161    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X74Y243        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.286 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.302    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X74Y243        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.492 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.533 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.559    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.574 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.600    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X74Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.656 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.404     8.060    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q[23]
    SLICE_X72Y243        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.209 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     8.218    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X72Y243        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.408 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.434    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.449 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.475    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X72Y245        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     8.542 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.026     8.568    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_6_out
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.798    11.928    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X72Y245        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.169    12.097    
                         clock uncertainty           -0.130    11.967    
    SLICE_X72Y245        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.992    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  3.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.061ns (33.889%)  route 0.119ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.676ns (routing 0.454ns, distribution 1.222ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.504ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.676     1.806    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/aclk
    SLICE_X52Y34         FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.867 r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.119     1.986    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[8]
    SLICE_X50Y35         FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.927     2.090    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y35         FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/C
                         clock pessimism             -0.176     1.914    
    SLICE_X50Y35         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.976    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.060ns (36.364%)  route 0.105ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.686ns (routing 0.454ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.504ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.686     1.816    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X53Y35         FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.876 r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1103]/Q
                         net (fo=1, routed)           0.105     1.981    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIG0
    SLICE_X53Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.951     2.114    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X53Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/CLK
                         clock pessimism             -0.221     1.893    
    SLICE_X53Y32         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     1.971    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1090]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.731ns (routing 0.454ns, distribution 1.277ns)
  Clock Net Delay (Destination): 2.019ns (routing 0.504ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.731     1.861    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X58Y31         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1090]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.919 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1090]/Q
                         net (fo=1, routed)           0.106     2.025    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIG1
    SLICE_X58Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       2.019     2.182    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X58Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/CLK
                         clock pessimism             -0.227     1.955    
    SLICE_X58Y30         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     2.015    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.730ns (routing 0.454ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.504ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.730     1.860    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X59Y77         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.918 r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/FSM_sequential_state_reg[1]/Q
                         net (fo=68, routed)          0.067     1.985    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/state__0[1]
    SLICE_X57Y77         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     2.007 r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1[61]_i_1/O
                         net (fo=1, routed)           0.023     2.030    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1[61]_i_1_n_2
    SLICE_X57Y77         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.972     2.135    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X57Y77         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]/C
                         clock pessimism             -0.175     1.960    
    SLICE_X57Y77         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.020    design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.690ns (routing 0.454ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.504ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.690     1.820    design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/ap_clk
    SLICE_X55Y52         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.878 r  design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[24]/Q
                         net (fo=3, routed)           0.115     1.993    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[29]
    SLICE_X54Y50         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.933     2.096    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/aclk
    SLICE_X54Y50         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer_reg[1085]/C
                         clock pessimism             -0.175     1.921    
    SLICE_X54Y50         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.983    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/ref_patch_with_borde_900_fu_4030_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/ref_patch_with_borde_499_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.694ns (routing 0.454ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.504ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.694     1.824    design_1_i/batch_align2D_0/inst/ap_clk
    SLICE_X55Y331        FDRE                                         r  design_1_i/batch_align2D_0/inst/ref_patch_with_borde_900_fu_4030_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y331        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.882 r  design_1_i/batch_align2D_0/inst/ref_patch_with_borde_900_fu_4030_reg[5]/Q
                         net (fo=5, routed)           0.113     1.995    design_1_i/batch_align2D_0/inst/ref_patch_with_borde_900_fu_4030_reg_n_2_[5]
    SLICE_X54Y331        FDRE                                         r  design_1_i/batch_align2D_0/inst/ref_patch_with_borde_499_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.927     2.090    design_1_i/batch_align2D_0/inst/ap_clk
    SLICE_X54Y331        FDRE                                         r  design_1_i/batch_align2D_0/inst/ref_patch_with_borde_499_reg[5]/C
                         clock pessimism             -0.168     1.922    
    SLICE_X54Y331        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.984    design_1_i/batch_align2D_0/inst/ref_patch_with_borde_499_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.714ns (routing 0.454ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.504ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.714     1.844    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.904 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=149, routed)         0.129     2.033    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/ADDRH3
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.991     2.154    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/WCLK
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA/CLK
                         clock pessimism             -0.223     1.931    
    SLICE_X41Y49         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.022    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.714ns (routing 0.454ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.504ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.714     1.844    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.904 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=149, routed)         0.129     2.033    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/ADDRH3
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.991     2.154    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/WCLK
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA_D1/CLK
                         clock pessimism             -0.223     1.931    
    SLICE_X41Y49         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.022    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.714ns (routing 0.454ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.504ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.714     1.844    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.904 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=149, routed)         0.129     2.033    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/ADDRH3
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.991     2.154    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/WCLK
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB/CLK
                         clock pessimism             -0.223     1.931    
    SLICE_X41Y49         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.022    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.714ns (routing 0.454ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.504ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.714     1.844    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.904 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=149, routed)         0.129     2.033    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/ADDRH3
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.991     2.154    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/WCLK
    SLICE_X41Y49         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB_D1/CLK
                         clock pessimism             -0.223     1.931    
    SLICE_X41Y49         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.022    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_168_181/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y17  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_63/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y18  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_64/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y19  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_65/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y20  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_66/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y21  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_67/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y2   design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_68/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y20  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_66/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y9   design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_81/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y17  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_63/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y18  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_64/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.229ns (23.487%)  route 0.746ns (76.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.504ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.454ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.920     2.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.164 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.221     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.533 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.525     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.698    11.828    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.125    11.953    
                         clock uncertainty           -0.130    11.823    
    SLICE_X39Y61         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.757    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.229ns (23.487%)  route 0.746ns (76.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.504ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.454ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.920     2.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.164 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.221     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.533 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.525     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.698    11.828    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.125    11.953    
                         clock uncertainty           -0.130    11.823    
    SLICE_X39Y61         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.757    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.229ns (23.487%)  route 0.746ns (76.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.504ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.454ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.920     2.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.164 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.221     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.533 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.525     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.698    11.828    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.125    11.953    
                         clock uncertainty           -0.130    11.823    
    SLICE_X39Y61         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.757    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.229ns (23.487%)  route 0.746ns (76.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.504ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.454ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.920     2.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.164 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.221     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.533 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.525     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.698    11.828    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.125    11.953    
                         clock uncertainty           -0.130    11.823    
    SLICE_X39Y61         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.757    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.229ns (23.487%)  route 0.746ns (76.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.504ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.454ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.920     2.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.164 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.221     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.533 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.525     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.698    11.828    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.125    11.953    
                         clock uncertainty           -0.130    11.823    
    SLICE_X39Y61         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.757    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.229ns (23.487%)  route 0.746ns (76.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.504ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.454ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.920     2.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.164 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.221     2.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.533 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.525     3.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y61         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.698    11.828    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y61         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.125    11.953    
                         clock uncertainty           -0.130    11.823    
    SLICE_X39Y61         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.757    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.170ns (17.034%)  route 0.828ns (82.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 11.846 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.504ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.454ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.935     2.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.179 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y54         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.593     3.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y53         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.716    11.846    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.175    12.021    
                         clock uncertainty           -0.130    11.892    
    SLICE_X38Y53         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066    11.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.170ns (17.034%)  route 0.828ns (82.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 11.846 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.504ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.454ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.935     2.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.179 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y54         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.593     3.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y53         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.716    11.846    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y53         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.175    12.021    
                         clock uncertainty           -0.130    11.892    
    SLICE_X38Y53         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    11.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.170ns (17.034%)  route 0.828ns (82.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 11.846 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.504ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.454ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.935     2.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.179 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y54         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.593     3.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y53         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.716    11.846    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y53         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.175    12.021    
                         clock uncertainty           -0.130    11.892    
    SLICE_X38Y53         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.170ns (17.034%)  route 0.828ns (82.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 11.846 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.504ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.454ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.935     2.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.179 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y54         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.593     3.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y53         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.716    11.846    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y53         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.175    12.021    
                         clock uncertainty           -0.130    11.892    
    SLICE_X38Y53         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  8.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.062ns (29.384%)  route 0.149ns (70.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.053ns (routing 0.274ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.308ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.053     1.146    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y60         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.213    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.236 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.357    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X40Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.204     1.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.081     1.239    
    SLICE_X40Y59         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.062ns (29.384%)  route 0.149ns (70.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.053ns (routing 0.274ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.308ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.053     1.146    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y60         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.213    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.236 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.357    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X40Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.204     1.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.081     1.239    
    SLICE_X40Y59         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.062ns (29.384%)  route 0.149ns (70.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.053ns (routing 0.274ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.308ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.053     1.146    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y60         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.213    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.236 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.357    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X40Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.204     1.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.081     1.239    
    SLICE_X40Y59         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.062ns (29.384%)  route 0.149ns (70.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.053ns (routing 0.274ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.308ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.053     1.146    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y60         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.213    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y60         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.236 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.357    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X40Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.204     1.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.081     1.239    
    SLICE_X40Y59         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.074ns (35.922%)  route 0.132ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.056ns (routing 0.274ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.308ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.056     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.216    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.355    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y63         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.201     1.317    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y63         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.109     1.208    
    SLICE_X41Y63         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.188    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.074ns (35.922%)  route 0.132ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.056ns (routing 0.274ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.308ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.056     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.216    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.355    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.201     1.317    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.109     1.208    
    SLICE_X41Y63         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.188    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.074ns (35.922%)  route 0.132ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.056ns (routing 0.274ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.308ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.056     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.216    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.355    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X41Y63         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.201     1.317    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X41Y63         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.109     1.208    
    SLICE_X41Y63         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.188    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.074ns (35.922%)  route 0.132ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.056ns (routing 0.274ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.308ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.056     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.216    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.355    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X41Y63         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.201     1.317    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X41Y63         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.109     1.208    
    SLICE_X41Y63         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.188    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.098%)  route 0.131ns (63.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.056ns (routing 0.274ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.308ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.056     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.216    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.103     1.354    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y63         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.200     1.316    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y63         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.109     1.207    
    SLICE_X41Y63         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.074ns (36.098%)  route 0.131ns (63.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.056ns (routing 0.274ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.308ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.056     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.216    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.103     1.354    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y63         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=45967, routed)       1.200     1.316    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y63         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.109     1.207    
    SLICE_X41Y63         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     1.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.167    





