{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618452447704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618452447725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 21:07:26 2021 " "Processing started: Wed Apr 14 21:07:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618452447725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618452447725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2021_PAE_C4_Leccion -c 2021_PAE_C4_Leccion " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2021_PAE_C4_Leccion -c 2021_PAE_C4_Leccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618452447726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618452449571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618452449571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mkd2v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mkd2v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MKD2V-solve " "Found design unit 1: MKD2V-solve" {  } { { "MKD2V.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/MKD2V.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618452477199 ""} { "Info" "ISGN_ENTITY_NAME" "1 MKD2V " "Found entity 1: MKD2V" {  } { { "MKD2V.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/MKD2V.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618452477199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618452477199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_bcd7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_bcd7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_bcd7s-solve " "Found design unit 1: deco_bcd7s-solve" {  } { { "deco_bcd7s.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/deco_bcd7s.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618452477221 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_bcd7s " "Found entity 1: deco_bcd7s" {  } { { "deco_bcd7s.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/deco_bcd7s.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618452477221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618452477221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2021_pae_c4_leccion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2021_pae_c4_leccion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2021_PAE_C4_Leccion " "Found entity 1: 2021_PAE_C4_Leccion" {  } { { "2021_PAE_C4_Leccion.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618452477240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618452477240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2021_PAE_C4_Leccion " "Elaborating entity \"2021_PAE_C4_Leccion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618452477515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_bcd7s deco_bcd7s:inst1 " "Elaborating entity \"deco_bcd7s\" for hierarchy \"deco_bcd7s:inst1\"" {  } { { "2021_PAE_C4_Leccion.bdf" "inst1" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 168 728 912 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618452477525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKD2V MKD2V:inst " "Elaborating entity \"MKD2V\" for hierarchy \"MKD2V:inst\"" {  } { { "2021_PAE_C4_Leccion.bdf" "inst" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 248 424 592 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618452477539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cuatro\[2\] GND " "Pin \"Cuatro\[2\]\" is stuck at GND" {  } { { "2021_PAE_C4_Leccion.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 192 912 1088 208 "Cuatro\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618452479810 "|2021_PAE_C4_Leccion|Cuatro[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cuatro\[3\] GND " "Pin \"Cuatro\[3\]\" is stuck at GND" {  } { { "2021_PAE_C4_Leccion.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 192 912 1088 208 "Cuatro\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618452479810 "|2021_PAE_C4_Leccion|Cuatro[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cuatro\[7\] VCC " "Pin \"Cuatro\[7\]\" is stuck at VCC" {  } { { "2021_PAE_C4_Leccion.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 192 912 1088 208 "Cuatro\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618452479810 "|2021_PAE_C4_Leccion|Cuatro[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dos\[2\] GND " "Pin \"Dos\[2\]\" is stuck at GND" {  } { { "2021_PAE_C4_Leccion.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 272 912 1088 288 "Dos\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618452479810 "|2021_PAE_C4_Leccion|Dos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Uno\[2\] GND " "Pin \"Uno\[2\]\" is stuck at GND" {  } { { "2021_PAE_C4_Leccion.bdf" "" { Schematic "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2021_PAE/2021_PAE_C4_Leccion/LeccionC4/2021_PAE_C4_Leccion.bdf" { { 352 912 1088 368 "Uno\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618452479810 "|2021_PAE_C4_Leccion|Uno[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618452479810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618452480492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618452482420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618452482420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618452482552 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618452482552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618452482552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618452482552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618452482617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 21:08:02 2021 " "Processing ended: Wed Apr 14 21:08:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618452482617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618452482617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618452482617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618452482617 ""}
