

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Sun Jun 30 10:56:09 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_1
* Solution:       S3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  60010|  60010|  60010|  60010|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- DENSE_LOOP_FLAT_LOOP  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    204|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     355|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      6|     776|   1374|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_1_fadd_32nsdEe_U1  |dense_1_fadd_32nsdEe  |        0|      2|  227|  403|    0|
    |dense_1_fcmp_32nsfYi_U3  |dense_1_fcmp_32nsfYi  |        0|      0|   66|  239|    0|
    |dense_1_fmul_32nseOg_U2  |dense_1_fmul_32nseOg  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dense_1_mac_muladg8j_U4  |dense_1_mac_muladg8j  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_U     |dense_1_dense_1_bbkb  |        1|  0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |dense_1_dense_1_wcud  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln9_fu_190_p2        |     +    |      0|  0|  21|          15|           1|
    |i_fu_196_p2              |     +    |      0|  0|  15|           6|           1|
    |j_fu_241_p2              |     +    |      0|  0|  15|           9|           1|
    |and_ln19_fu_298_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_254_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_fu_202_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_286_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_280_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_184_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln19_fu_292_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0           |  select  |      0|  0|  32|           1|           1|
    |select_ln14_1_fu_208_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln14_2_fu_216_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln14_fu_246_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 204|         101|          50|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_137_p4             |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_126_p4  |   9|          2|   15|         30|
    |ap_phi_mux_j_0_phi_fu_160_p4             |   9|          2|    9|         18|
    |ap_phi_mux_sum_0_phi_fu_148_p4           |   9|          2|   32|         64|
    |grp_fu_167_p0                            |  15|          3|   32|         96|
    |grp_fu_167_p1                            |  15|          3|   32|         96|
    |i_0_reg_133                              |   9|          2|    6|         12|
    |indvar_flatten_reg_122                   |   9|          2|   15|         30|
    |j_0_reg_156                              |   9|          2|    9|         18|
    |sum_0_reg_144                            |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 144|         30|  190|        448|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln9_reg_325                      |  15|   0|   15|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_133                          |   6|   0|    6|          0|
    |icmp_ln13_1_reg_382                  |   1|   0|    1|          0|
    |icmp_ln13_reg_330                    |   1|   0|    1|          0|
    |icmp_ln9_reg_321                     |   1|   0|    1|          0|
    |indvar_flatten_reg_122               |  15|   0|   15|          0|
    |j_0_reg_156                          |   9|   0|    9|          0|
    |j_reg_371                            |   9|   0|    9|          0|
    |select_ln14_1_reg_335                |   9|   0|    9|          0|
    |select_ln14_2_reg_340                |   6|   0|    6|          0|
    |select_ln14_2_reg_340_pp0_iter1_reg  |   6|   0|    6|          0|
    |sum_0_reg_144                        |  32|   0|   32|          0|
    |sum_reg_391                          |  32|   0|   32|          0|
    |tmp_2_reg_366                        |  32|   0|   32|          0|
    |tmp_reg_407                          |  32|   0|   32|          0|
    |zext_ln14_reg_386                    |   6|   0|   64|         58|
    |zext_ln14_reg_386_pp0_iter3_reg      |   6|   0|   64|         58|
    |icmp_ln13_1_reg_382                  |  64|  32|    1|          0|
    |icmp_ln9_reg_321                     |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 355|  64|  345|        116|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_1   | return value |
|flat_array_address0   | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0        | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0         |  in |   32|  ap_memory |  flat_array  |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_we0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_d0        | out |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

