{"version":"1.1.0","info":[["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sources_1/new/singen.v",[[[[[["singen",[[0,0],[4,2]],[[0,7],[0,13]],[],["module"]],[19,9]],[[["clk",[[1,4],[1,25]],[[1,22],[1,25]],["singen"],["port","wire"]],["rst",[[2,4],[2,25]],[[2,22],[2,25]],["singen"],["port","wire"]],["dataout",[[3,4],[3,29]],[[3,22],[3,29]],["singen"],["port","wire"]],["addr",[[6,4],[6,18]],[[6,14],[6,18]],["singen"],["variable","reg"]],["rom_inst",[[13,4],[17,5]],[[13,8],[13,16]],["singen"],["instance","rom"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab1/src/rtl/DisCnt.v",[[[[[["DisCnt",[[0,0],[3,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["iCLK_50",[[1,4],[1,29]],[[1,22],[1,29]],["DisCnt"],["port","wire"]],["oHEX0_D",[[2,4],[2,29]],[[2,22],[2,29]],["DisCnt"],["port","wire"]],["clk_1Hz",[[5,4],[5,22]],[[5,15],[5,22]],["DisCnt"],["variable","wire"]],["cnt",[[6,4],[6,18]],[[6,15],[6,18]],["DisCnt"],["variable","reg"]],["fd0",[[16,4],[19,5]],[[16,9],[16,12]],["DisCnt"],["instance","fdiv"]],["hex0",[[21,4],[24,5]],[[21,13],[21,17]],["DisCnt"],["instance","SEG7_LUT"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab1/src/rtl/fdiv.v",[[[[[["fdiv",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[19,9]],[[["iCLK_50",[[1,4],[1,23]],[[1,16],[1,23]],["fdiv"],["port","wire"]],["oLEDR",[[2,4],[2,21]],[[2,16],[2,21]],["fdiv"],["port","wire"]],["clk_1Hz",[[5,4],[5,15]],[[5,8],[5,15]],["fdiv"],["variable","reg"]],["count",[[6,4],[6,20]],[[6,15],[6,20]],["fdiv"],["variable","reg"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab1/src/rtl/SEG7_LUT.v",[[[[[["SEG7_LUT",[[0,0],[3,2]],[[0,7],[0,15]],[],["module"]],[26,9]],[[["iDIG",[[1,4],[1,26]],[[1,22],[1,26]],["SEG7_LUT"],["port","wire"]],["oSEG",[[2,4],[2,26]],[[2,22],[2,26]],["SEG7_LUT"],["port","reg"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/Lesson-sim/DisCnt.v",[[[[[["DisCnt",[[0,0],[4,2]],[[0,7],[0,13]],[],["module"]],[30,9]],[[["iCLK_50",[[1,4],[1,29]],[[1,22],[1,29]],["DisCnt"],["port","wire"]],["rst",[[2,4],[2,25]],[[2,22],[2,25]],["DisCnt"],["port","wire"]],["oHEX0_D",[[3,4],[3,29]],[[3,22],[3,29]],["DisCnt"],["port","wire"]],["clk_1Hz",[[6,4],[6,22]],[[6,15],[6,22]],["DisCnt"],["variable","wire"]],["cnt",[[7,4],[7,18]],[[7,15],[7,18]],["DisCnt"],["variable","reg"]],["fd0",[[19,4],[23,5]],[[19,9],[19,12]],["DisCnt"],["instance","fdiv"]],["hex0",[[25,4],[28,5]],[[25,13],[25,17]],["DisCnt"],["instance","SEG7_LUT"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/Lesson-sim/fdiv.v",[[[[[["fdiv",[[0,0],[4,2]],[[0,7],[0,11]],[],["module"]],[24,9]],[[["iCLK_50",[[1,4],[1,23]],[[1,16],[1,23]],["fdiv"],["port","wire"]],["rst",[[2,4],[2,19]],[[2,16],[2,19]],["fdiv"],["port","wire"]],["oLEDR",[[3,4],[3,21]],[[3,16],[3,21]],["fdiv"],["port","wire"]],["clk_1Hz",[[6,4],[6,15]],[[6,8],[6,15]],["fdiv"],["variable","reg"]],["count",[[7,4],[7,20]],[[7,15],[7,20]],["fdiv"],["variable","reg"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/Lesson-sim/SEG7_LUT.v",[[[[[["SEG7_LUT",[[0,0],[3,2]],[[0,7],[0,15]],[],["module"]],[26,9]],[[["iDIG",[[1,4],[1,26]],[[1,22],[1,26]],["SEG7_LUT"],["port","wire"]],["oSEG",[[2,4],[2,26]],[[2,22],[2,26]],["SEG7_LUT"],["port","reg"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/Lesson-sim/test-sim.v",[[[[[["test",[[1,0],[1,15]],[[1,7],[1,11]],[],["module"]],[28,0]],[[["DELAY",[[3,4],[3,26]],[[3,14],[3,19]],["test"],["parameter"]],["clk",[[4,4],[4,11]],[[4,8],[4,11]],["test"],["variable","reg"]],["rst",[[4,4],[4,16]],[[4,13],[4,16]],["test"],["variable","clk"]],["Hex",[[19,4],[19,18]],[[19,15],[19,18]],["test"],["variable","wire"]],["U0",[[21,4],[25,5]],[[21,11],[21,13]],["test"],["instance","DisCnt"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/ip/rom_inst.v",[[null,null,null,null,[["rom_inst",[[0,0],[4,2]],[[0,4],[0,12]],[],["instance","rom"]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/ip/rom.v",[[[[[["rom",[[38,0],[41,4]],[[38,7],[38,10]],[],["module"]],[99,0]],[[["address",[[43,7],[43,21]],[[43,14],[43,21]],["rom"],["port"]],["clock",[[40,1],[40,6]],[[40,1],[40,6]],["rom"],["port","address"]],["q",[[41,1],[41,2]],[[41,1],[41,2]],["rom"],["port","clock"]],["clock",[[44,9],[44,14]],[[44,9],[44,14]],["rom"],["port"]],["q",[[45,8],[45,16]],[[45,15],[45,16]],["rom"],["port"]],["clock",[[49,1],[49,13]],[[49,8],[49,13]],["rom"],["variable","tri1"]],["sub_wire0",[[54,1],[54,21]],[[54,12],[54,21]],["rom"],["variable","wire"]],["q",[[55,1],[55,30]],[[55,12],[55,13]],["rom"],["variable","wire"]],["altsyncram_component",[[57,1],[80,19]],[[57,12],[57,32]],["rom"],["instance","altsyncram"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/rtl/singen.v",[[[[[["singen",[[0,0],[4,2]],[[0,7],[0,13]],[],["module"]],[19,9]],[[["clk",[[1,4],[1,25]],[[1,22],[1,25]],["singen"],["port","wire"]],["rst",[[2,4],[2,25]],[[2,22],[2,25]],["singen"],["port","wire"]],["dataout",[[3,4],[3,29]],[[3,22],[3,29]],["singen"],["port","wire"]],["addr",[[6,4],[6,18]],[[6,14],[6,18]],["singen"],["variable","reg"]],["rom_inst",[[13,4],[17,5]],[[13,8],[13,16]],["singen"],["instance","rom"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab2/singen/src/sim/sml_sin.v",[[[[[["sml_sin",[[1,0],[1,18]],[[1,7],[1,14]],[],["module"]],[28,9]],[[["DELAY",[[3,4],[3,26]],[[3,14],[3,19]],["sml_sin"],["parameter"]],["clk_50M",[[4,4],[4,15]],[[4,8],[4,15]],["sml_sin"],["variable","reg"]],["rst",[[5,4],[5,11]],[[5,8],[5,11]],["sml_sin"],["variable","reg"]],["dataout",[[6,4],[6,22]],[[6,15],[6,22]],["sml_sin"],["variable","wire"]],["U1",[[8,4],[12,5]],[[8,11],[8,13]],["sml_sin"],["instance","singen"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab3/src/rtl/led7s.v",[[[[[["led7s",[[1,0],[4,2]],[[1,7],[1,12]],[],["module"]],[22,0]],[[["datain",[[5,10],[5,22]],[[5,16],[5,22]],["led7s"],["port"]],["ledout",[[3,4],[3,10]],[[3,4],[3,10]],["led7s"],["port","datain"]],["ledout",[[6,11],[6,27]],[[6,21],[6,27]],["led7s"],["port","reg"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/lab3/src/rtl/song.v",[[[[[["song",[[0,0],[6,2]],[[0,7],[0,11]],[],["module"]],[333,9]],[[["clk50m",[[1,4],[1,28]],[[1,22],[1,28]],["song"],["port","wire"]],["speaker",[[2,4],[2,29]],[[2,22],[2,29]],["song"],["port","reg"]],["hign_7s",[[3,4],[3,29]],[[3,22],[3,29]],["song"],["port","wire"]],["med_7s",[[4,4],[4,28]],[[4,22],[4,28]],["song"],["port","wire"]],["low_7s",[[5,4],[5,28]],[[5,22],[5,28]],["song"],["port","wire"]],["clk_6mhz",[[7,4],[7,16]],[[7,8],[7,16]],["song"],["variable","reg"]],["clk_4hz",[[8,4],[8,15]],[[8,8],[8,15]],["song"],["variable","reg"]],["divider",[[9,4],[9,22]],[[9,15],[9,22]],["song"],["variable","reg"]],["origin",[[9,4],[9,30]],[[9,24],[9,30]],["song"],["variable","divider"]],["carry",[[10,4],[10,19]],[[10,14],[10,19]],["song"],["variable","reg"]],["counter",[[11,4],[11,21]],[[11,14],[11,21]],["song"],["variable","reg"]],["hign",[[12,4],[12,18]],[[12,14],[12,18]],["song"],["variable","reg"]],["med",[[12,4],[12,23]],[[12,20],[12,23]],["song"],["variable","hign"]],["low",[[12,4],[12,28]],[[12,25],[12,28]],["song"],["variable","med"]],["count8",[[13,4],[13,21]],[[13,15],[13,21]],["song"],["variable","reg"]],["count20",[[14,4],[14,22]],[[14,15],[14,22]],["song"],["variable","reg"]],["u1",[[318,4],[321,5]],[[318,10],[318,12]],["song"],["instance","led7s"]],["u2",[[323,4],[326,5]],[[323,10],[323,12]],["song"],["instance","led7s"]],["u3",[[328,4],[331,5]],[[328,10],[328,12]],["song"],["instance","led7s"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.cache/ip/2024.2/9/b/9b83cf0be7153ccf/rom_sim_netlist.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.cache/ip/2024.2/9/b/9b83cf0be7153ccf/rom_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[18,0],[20,42]],[[18,7],[18,48]],[],["module"]],[25,9]],[[["clka",[[21,294],[21,298]],[[21,294],[21,298]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["ena",[[18,55],[18,58]],[[18,55],[18,58]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","clka"]],["addra",[[18,60],[18,65]],[[18,60],[18,65]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","ena"]],["douta",[[18,67],[18,72]],[[18,67],[18,72]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","addra"]],["ena",[[22,79],[22,82]],[[22,79],[22,82]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["addra",[[23,81],[23,91]],[[23,86],[23,91]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["douta",[[24,82],[24,92]],[[24,87],[24,92]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/rom_bmstub.v",[[[[[["rom",[[7,0],[12,2]],[[7,7],[7,10]],[],["module"]],[27,9]],[[["clka",[[17,8],[17,12]],[[17,8],[17,12]],["rom"],["port"]],["ena",[[9,2],[9,5]],[[9,2],[9,5]],["rom"],["port","clka"]],["addra",[[10,2],[10,7]],[[10,2],[10,7]],["rom"],["port","ena"]],["douta",[[11,2],[11,7]],[[11,2],[11,7]],["rom"],["port","addra"]],["ena",[[19,8],[19,11]],[[19,8],[19,11]],["rom"],["port"]],["addra",[[21,8],[21,18]],[[21,13],[21,18]],["rom"],["port"]],["douta",[[23,9],[23,19]],[[23,14],[23,19]],["rom"],["port"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/rom_sim_netlist.v",[[[[[["rom",[[17,0],[21,11]],[[17,7],[17,10]],[],["module"]],[200,25]],[[["clka",[[22,294],[22,298]],[[22,294],[22,298]],["rom"],["port"]],["ena",[[19,4],[19,7]],[[19,4],[19,7]],["rom"],["port","clka"]],["addra",[[20,4],[20,9]],[[20,4],[20,9]],["rom"],["port","ena"]],["douta",[[21,4],[21,9]],[[21,4],[21,9]],["rom"],["port","addra"]],["ena",[[23,79],[23,82]],[[23,79],[23,82]],["rom"],["port"]],["addra",[[24,81],[24,91]],[[24,86],[24,91]],["rom"],["port"]],["douta",[[25,82],[25,92]],[[25,87],[25,92]],["rom"],["port"]],["addra",[[27,2],[27,17]],[[27,12],[27,17]],["rom"],["variable","wire"]],["clka",[[28,2],[28,11]],[[28,7],[28,11]],["rom"],["variable","wire"]],["douta",[[29,2],[29,17]],[[29,12],[29,17]],["rom"],["variable","wire"]],["ena",[[30,2],[30,10]],[[30,7],[30,10]],["rom"],["variable","wire"]],["NLW_U0_dbiterr_UNCONNECTED",[[31,2],[31,33]],[[31,7],[31,33]],["rom"],["variable","wire"]],["NLW_U0_rsta_busy_UNCONNECTED",[[32,2],[32,35]],[[32,7],[32,35]],["rom"],["variable","wire"]],["NLW_U0_rstb_busy_UNCONNECTED",[[33,2],[33,35]],[[33,7],[33,35]],["rom"],["variable","wire"]],["NLW_U0_s_axi_arready_UNCONNECTED",[[34,2],[34,39]],[[34,7],[34,39]],["rom"],["variable","wire"]],["NLW_U0_s_axi_awready_UNCONNECTED",[[35,2],[35,39]],[[35,7],[35,39]],["rom"],["variable","wire"]],["NLW_U0_s_axi_bvalid_UNCONNECTED",[[36,2],[36,38]],[[36,7],[36,38]],["rom"],["variable","wire"]],["NLW_U0_s_axi_dbiterr_UNCONNECTED",[[37,2],[37,39]],[[37,7],[37,39]],["rom"],["variable","wire"]],["NLW_U0_s_axi_rlast_UNCONNECTED",[[38,2],[38,37]],[[38,7],[38,37]],["rom"],["variable","wire"]],["NLW_U0_s_axi_rvalid_UNCONNECTED",[[39,2],[39,38]],[[39,7],[39,38]],["rom"],["variable","wire"]],["NLW_U0_s_axi_sbiterr_UNCONNECTED",[[40,2],[40,39]],[[40,7],[40,39]],["rom"],["variable","wire"]],["NLW_U0_s_axi_wready_UNCONNECTED",[[41,2],[41,38]],[[41,7],[41,38]],["rom"],["variable","wire"]],["NLW_U0_sbiterr_UNCONNECTED",[[42,2],[42,33]],[[42,7],[42,33]],["rom"],["variable","wire"]],["NLW_U0_doutb_UNCONNECTED",[[43,2],[43,36]],[[43,12],[43,36]],["rom"],["variable","wire"]],["NLW_U0_rdaddrecc_UNCONNECTED",[[44,2],[44,40]],[[44,12],[44,40]],["rom"],["variable","wire"]],["NLW_U0_s_axi_bid_UNCONNECTED",[[45,2],[45,40]],[[45,12],[45,40]],["rom"],["variable","wire"]],["NLW_U0_s_axi_bresp_UNCONNECTED",[[46,2],[46,42]],[[46,12],[46,42]],["rom"],["variable","wire"]],["NLW_U0_s_axi_rdaddrecc_UNCONNECTED",[[47,2],[47,46]],[[47,12],[47,46]],["rom"],["variable","wire"]],["NLW_U0_s_axi_rdata_UNCONNECTED",[[48,2],[48,42]],[[48,12],[48,42]],["rom"],["variable","wire"]],["NLW_U0_s_axi_rid_UNCONNECTED",[[49,2],[49,40]],[[49,12],[49,40]],["rom"],["variable","wire"]],["NLW_U0_s_axi_rresp_UNCONNECTED",[[50,2],[50,42]],[[50,12],[50,42]],["rom"],["variable","wire"]],["U0",[[129,2],[192,19]],[[129,25],[129,27]],["rom"],["instance","rom_blk_mem_gen_v8_4_9"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/rom_stub.v",[[[[[["rom",[[18,0],[20,42]],[[18,7],[18,10]],[],["module"]],[25,9]],[[["clka",[[21,294],[21,298]],[[21,294],[21,298]],["rom"],["port"]],["ena",[[18,17],[18,20]],[[18,17],[18,20]],["rom"],["port","clka"]],["addra",[[18,22],[18,27]],[[18,22],[18,27]],["rom"],["port","ena"]],["douta",[[18,29],[18,34]],[[18,29],[18,34]],["rom"],["port","addra"]],["ena",[[22,79],[22,82]],[[22,79],[22,82]],["rom"],["port"]],["addra",[[23,81],[23,91]],[[23,86],[23,91]],["rom"],["port"]],["douta",[[24,82],[24,92]],[[24,87],[24,92]],["rom"],["port"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/sim/rom.v",[[[[[["rom",[[55,0],[60,2]],[[55,7],[55,10]],[],["module"]],[214,9]],[[["clka",[[56,2],[56,6]],[[56,2],[56,6]],["rom"],["port"]],["ena",[[57,2],[57,5]],[[57,2],[57,5]],["rom"],["port","clka"]],["addra",[[58,2],[58,7]],[[58,2],[58,7]],["rom"],["port","ena"]],["douta",[[59,2],[59,7]],[[59,2],[59,7]],["rom"],["port","addra"]],["clka",[[65,6],[65,15]],[[65,11],[65,15]],["rom"],["port","wire"]],["ena",[[67,6],[67,14]],[[67,11],[67,14]],["rom"],["port","wire"]],["addra",[[69,6],[69,24]],[[69,19],[69,24]],["rom"],["port","wire"]],["douta",[[71,7],[71,25]],[[71,20],[71,25]],["rom"],["port","wire"]],["inst",[[73,2],[213,3]],[[149,4],[149,8]],["rom"],["instance","blk_mem_gen_v8_4_9"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/simulation/blk_mem_gen_v8_4.v",[[[[[["STATE_LOGIC_v8_4",[[117,0],[117,52]],[[117,7],[117,23]],[],["module"]],[138,0]],[[["O",[[123,9],[123,10]],[[123,9],[123,10]],["STATE_LOGIC_v8_4"],["port"]],["I0",[[117,28],[117,30]],[[117,28],[117,30]],["STATE_LOGIC_v8_4"],["port","O"]],["I1",[[121,10],[121,14]],[[121,12],[121,14]],["STATE_LOGIC_v8_4"],["port","I0"]],["I2",[[121,14],[121,18]],[[121,16],[121,18]],["STATE_LOGIC_v8_4"],["port","I1"]],["I3",[[121,18],[121,22]],[[121,20],[121,22]],["STATE_LOGIC_v8_4"],["port","I2"]],["I4",[[121,22],[121,26]],[[121,24],[121,26]],["STATE_LOGIC_v8_4"],["port","I3"]],["I5",[[121,26],[121,30]],[[121,28],[121,30]],["STATE_LOGIC_v8_4"],["port","I4"]],["INIT",[[119,2],[119,40]],[[119,12],[119,16]],["STATE_LOGIC_v8_4"],["parameter"]],["I0",[[121,8],[121,10]],[[121,8],[121,10]],["STATE_LOGIC_v8_4"],["port"]],["O",[[125,2],[125,7]],[[125,6],[125,7]],["STATE_LOGIC_v8_4"],["variable","reg"]],["tmp",[[126,2],[126,9]],[[126,6],[126,9]],["STATE_LOGIC_v8_4"],["variable","reg"]]]]],[[["beh_vlog_muxf7_v8_4",[[139,0],[139,42]],[[139,7],[139,26]],[],["module"]],[152,0]],[[["O",[[141,11],[141,12]],[[141,11],[141,12]],["beh_vlog_muxf7_v8_4"],["port"]],["I0",[[139,31],[139,33]],[[139,31],[139,33]],["beh_vlog_muxf7_v8_4"],["port","O"]],["I1",[[144,13],[144,17]],[[144,15],[144,17]],["beh_vlog_muxf7_v8_4"],["port","I0"]],["S",[[144,17],[144,20]],[[144,19],[144,20]],["beh_vlog_muxf7_v8_4"],["port","I1"]],["O",[[142,4],[142,12]],[[142,11],[142,12]],["beh_vlog_muxf7_v8_4"],["variable","reg"]],["I0",[[144,11],[144,13]],[[144,11],[144,13]],["beh_vlog_muxf7_v8_4"],["port"]]]]],[[["beh_vlog_ff_clr_v8_4",[[153,0],[153,43]],[[153,7],[153,27]],[],["module"]],[172,0]],[[["Q",[[156,11],[156,12]],[[156,11],[156,12]],["beh_vlog_ff_clr_v8_4"],["port"]],["C",[[153,32],[153,33]],[[153,32],[153,33]],["beh_vlog_ff_clr_v8_4"],["port","Q"]],["CLR",[[158,12],[158,17]],[[158,14],[158,17]],["beh_vlog_ff_clr_v8_4"],["port","C"]],["D",[[158,17],[158,20]],[[158,19],[158,20]],["beh_vlog_ff_clr_v8_4"],["port","CLR"]],["INIT",[[154,2],[154,21]],[[154,12],[154,16]],["beh_vlog_ff_clr_v8_4"],["parameter"]],["FLOP_DELAY",[[155,0],[155,28]],[[155,11],[155,21]],["beh_vlog_ff_clr_v8_4"],["localparam"]],["C",[[158,11],[158,12]],[[158,11],[158,12]],["beh_vlog_ff_clr_v8_4"],["port"]],["Q",[[160,4],[160,9]],[[160,8],[160,9]],["beh_vlog_ff_clr_v8_4"],["variable","reg"]]]]],[[["beh_vlog_ff_pre_v8_4",[[173,0],[173,43]],[[173,7],[173,27]],[],["module"]],[191,0]],[[["Q",[[177,11],[177,12]],[[177,11],[177,12]],["beh_vlog_ff_pre_v8_4"],["port"]],["C",[[173,32],[173,33]],[[173,32],[173,33]],["beh_vlog_ff_pre_v8_4"],["port","Q"]],["D",[[178,12],[178,15]],[[178,14],[178,15]],["beh_vlog_ff_pre_v8_4"],["port","C"]],["PRE",[[178,15],[178,20]],[[178,17],[178,20]],["beh_vlog_ff_pre_v8_4"],["port","D"]],["INIT",[[175,2],[175,21]],[[175,12],[175,16]],["beh_vlog_ff_pre_v8_4"],["parameter"]],["FLOP_DELAY",[[176,0],[176,28]],[[176,11],[176,21]],["beh_vlog_ff_pre_v8_4"],["localparam"]],["C",[[178,11],[178,12]],[[178,11],[178,12]],["beh_vlog_ff_pre_v8_4"],["port"]],["Q",[[180,4],[180,9]],[[180,8],[180,9]],["beh_vlog_ff_pre_v8_4"],["variable","reg"]]]]],[[["beh_vlog_ff_ce_clr_v8_4",[[192,0],[192,50]],[[192,7],[192,30]],[],["module"]],[209,0]],[[["Q",[[196,11],[196,12]],[[196,11],[196,12]],["beh_vlog_ff_ce_clr_v8_4"],["port"]],["C",[[192,35],[192,36]],[[192,35],[192,36]],["beh_vlog_ff_ce_clr_v8_4"],["port","Q"]],["CE",[[197,12],[197,16]],[[197,14],[197,16]],["beh_vlog_ff_ce_clr_v8_4"],["port","C"]],["CLR",[[197,16],[197,21]],[[197,18],[197,21]],["beh_vlog_ff_ce_clr_v8_4"],["port","CE"]],["D",[[197,21],[197,24]],[[197,23],[197,24]],["beh_vlog_ff_ce_clr_v8_4"],["port","CLR"]],["INIT",[[194,2],[194,21]],[[194,12],[194,16]],["beh_vlog_ff_ce_clr_v8_4"],["parameter"]],["FLOP_DELAY",[[195,0],[195,28]],[[195,11],[195,21]],["beh_vlog_ff_ce_clr_v8_4"],["localparam"]],["C",[[197,11],[197,12]],[[197,11],[197,12]],["beh_vlog_ff_ce_clr_v8_4"],["port"]],["Q",[[199,4],[199,9]],[[199,8],[199,9]],["beh_vlog_ff_ce_clr_v8_4"],["variable","reg"]]]]],[[["write_netlist_v8_4",[[210,0],[218,4]],[[210,7],[210,25]],[],["module"]],[678,0]],[[["C_AXI_TYPE",[[212,3],[212,32]],[[212,18],[212,28]],["write_netlist_v8_4"],["parameter-port","parameter"]],["S_ACLK",[[220,10],[220,16]],[[220,10],[220,16]],["write_netlist_v8_4"],["port"]],["S_ARESETN",[[215,12],[215,21]],[[215,12],[215,21]],["write_netlist_v8_4"],["port","S_ACLK"]],["S_AXI_AWVALID",[[215,23],[215,36]],[[215,23],[215,36]],["write_netlist_v8_4"],["port","S_ARESETN"]],["S_AXI_WVALID",[[215,38],[215,50]],[[215,38],[215,50]],["write_netlist_v8_4"],["port","S_AXI_AWVALID"]],["S_AXI_BREADY",[[215,52],[215,64]],[[215,52],[215,64]],["write_netlist_v8_4"],["port","S_AXI_WVALID"]],["w_last_c",[[216,4],[216,12]],[[216,4],[216,12]],["write_netlist_v8_4"],["port","S_AXI_BREADY"]],["bready_timeout_c",[[216,14],[216,30]],[[216,14],[216,30]],["write_netlist_v8_4"],["port","w_last_c"]],["aw_ready_r",[[216,32],[216,42]],[[216,32],[216,42]],["write_netlist_v8_4"],["port","bready_timeout_c"]],["S_AXI_WREADY",[[216,44],[216,56]],[[216,44],[216,56]],["write_netlist_v8_4"],["port","aw_ready_r"]],["S_AXI_BVALID",[[216,58],[216,70]],[[216,58],[216,70]],["write_netlist_v8_4"],["port","S_AXI_WREADY"]],["S_AXI_WR_EN",[[217,4],[217,15]],[[217,4],[217,15]],["write_netlist_v8_4"],["port","S_AXI_BVALID"]],["addr_en_c",[[217,17],[217,26]],[[217,17],[217,26]],["write_netlist_v8_4"],["port","S_AXI_WR_EN"]],["incr_addr_c",[[217,28],[217,39]],[[217,28],[217,39]],["write_netlist_v8_4"],["port","addr_en_c"]],["bvalid_c",[[217,41],[217,49]],[[217,41],[217,49]],["write_netlist_v8_4"],["port","incr_addr_c"]],["S_ARESETN",[[221,10],[221,19]],[[221,10],[221,19]],["write_netlist_v8_4"],["port"]],["S_AXI_AWVALID",[[222,10],[222,23]],[[222,10],[222,23]],["write_netlist_v8_4"],["port"]],["S_AXI_WVALID",[[223,10],[223,22]],[[223,10],[223,22]],["write_netlist_v8_4"],["port"]],["S_AXI_BREADY",[[224,10],[224,22]],[[224,10],[224,22]],["write_netlist_v8_4"],["port"]],["w_last_c",[[225,10],[225,18]],[[225,10],[225,18]],["write_netlist_v8_4"],["port"]],["bready_timeout_c",[[226,10],[226,26]],[[226,10],[226,26]],["write_netlist_v8_4"],["port"]],["aw_ready_r",[[227,11],[227,21]],[[227,11],[227,21]],["write_netlist_v8_4"],["port"]],["S_AXI_WREADY",[[228,11],[228,23]],[[228,11],[228,23]],["write_netlist_v8_4"],["port"]],["S_AXI_BVALID",[[229,11],[229,23]],[[229,11],[229,23]],["write_netlist_v8_4"],["port"]],["S_AXI_WR_EN",[[230,11],[230,22]],[[230,11],[230,22]],["write_netlist_v8_4"],["port"]],["addr_en_c",[[231,11],[231,20]],[[231,11],[231,20]],["write_netlist_v8_4"],["port"]],["incr_addr_c",[[232,11],[232,22]],[[232,11],[232,22]],["write_netlist_v8_4"],["port"]],["bvalid_c",[[233,11],[233,19]],[[233,11],[233,19]],["write_netlist_v8_4"],["port"]],["w_ready_r_7",[[238,2],[238,18]],[[238,7],[238,18]],["write_netlist_v8_4"],["variable","wire"]],["w_ready_c",[[430,2],[430,16]],[[430,7],[430,16]],["write_netlist_v8_4"],["variable","wire"]],["aw_ready_c",[[431,2],[431,17]],[[431,7],[431,17]],["write_netlist_v8_4"],["variable","wire"]],["NlwRenamedSignal_bvalid_c",[[241,2],[241,32]],[[241,7],[241,32]],["write_netlist_v8_4"],["variable","wire"]],["NlwRenamedSignal_incr_addr_c",[[242,2],[242,35]],[[242,7],[242,35]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd3_13",[[243,2],[243,32]],[[243,7],[243,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_14",[[244,2],[244,32]],[[244,7],[244,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_15",[[245,2],[245,32]],[[245,7],[245,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_16",[[246,2],[246,32]],[[246,7],[246,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_In",[[437,2],[437,32]],[[437,7],[437,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd3_In",[[438,2],[438,32]],[[438,7],[438,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_In",[[439,2],[439,32]],[[439,7],[439,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_In",[[440,2],[440,32]],[[440,7],[440,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_In1_21",[[251,2],[251,36]],[[251,7],[251,36]],["write_netlist_v8_4"],["variable","wire"]],["Mmux_aw_ready_c",[[252,2],[252,28]],[[252,13],[252,28]],["write_netlist_v8_4"],["variable","wire"]],["aw_ready_r_2",[[451,0],[459,5]],[[453,2],[453,14]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["w_ready_r",[[460,0],[468,5]],[[462,2],[462,11]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd4",[[469,1],[477,5]],[[471,2],[471,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_pre_v8_4"]],["present_state_FSM_FFd3",[[478,0],[486,5]],[[480,2],[480,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd2",[[487,0],[495,5]],[[489,2],[489,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd1",[[496,1],[504,5]],[[498,2],[498,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd3_In1",[[505,1],[516,5]],[[507,2],[507,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd2_In1",[[577,1],[588,5]],[[579,2],[579,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_addr_en_c_0_1",[[529,1],[540,5]],[[531,2],[531,20]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_w_ready_c_0_1",[[344,1],[354,5]],[[346,2],[346,20]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd1_In1",[[661,1],[672,5]],[[663,2],[663,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_WR_EN_0_1",[[541,1],[552,5]],[[543,2],[543,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd4_In1",[[601,1],[612,5]],[[603,2],[603,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd4_In2",[[613,1],[624,5]],[[615,2],[615,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_1",[[399,0],[409,5]],[[401,2],[401,21]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_2",[[517,0],[528,5]],[[519,2],[519,21]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["w_ready_r_8",[[429,2],[429,18]],[[429,7],[429,18]],["write_netlist_v8_4"],["variable","wire"]],["NlwRenamedSig_OI_bvalid_c",[[432,2],[432,32]],[[432,7],[432,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_16",[[433,2],[433,32]],[[433,7],[433,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_17",[[434,2],[434,32]],[[434,7],[434,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd3_18",[[435,2],[435,32]],[[435,7],[435,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_19",[[436,2],[436,32]],[[436,7],[436,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_In1_24",[[441,2],[441,36]],[[441,7],[441,36]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_In1_25",[[442,2],[442,36]],[[442,7],[442,36]],["write_netlist_v8_4"],["variable","wire"]],["N2",[[443,2],[443,9]],[[443,7],[443,9]],["write_netlist_v8_4"],["variable","wire"]],["N4",[[444,2],[444,9]],[[444,7],[444,9]],["write_netlist_v8_4"],["variable","wire"]],["Mmux_incr_addr_c_0_1",[[553,1],[564,5]],[[555,2],[555,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_11",[[565,0],[576,5]],[[567,2],[567,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd2_In2",[[589,0],[600,5]],[[591,2],[591,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_w_ready_c_0_SW0",[[625,1],[636,5]],[[627,2],[627,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_w_ready_c_0_Q",[[637,1],[648,5]],[[639,2],[639,20]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_11_SW0",[[649,1],[660,5]],[[651,2],[651,26]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]]]]],[[["read_netlist_v8_4",[[679,0],[685,63]],[[679,7],[679,24]],[],["module"]],[1037,0]],[[["C_AXI_TYPE",[[680,6],[680,46]],[[680,16],[680,26]],["read_netlist_v8_4"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[681,6],[681,47]],[[681,16],[681,29]],["read_netlist_v8_4"],["parameter-port","parameter"]],["S_AXI_R_LAST_INT",[[687,10],[687,26]],[[687,10],[687,26]],["read_netlist_v8_4"],["port"]],["S_ACLK",[[682,28],[682,34]],[[682,28],[682,34]],["read_netlist_v8_4"],["port","S_AXI_R_LAST_INT"]],["S_ARESETN",[[682,36],[682,45]],[[682,36],[682,45]],["read_netlist_v8_4"],["port","S_ACLK"]],["S_AXI_ARVALID",[[682,47],[682,60]],[[682,47],[682,60]],["read_netlist_v8_4"],["port","S_ARESETN"]],["S_AXI_RREADY",[[683,10],[683,22]],[[683,10],[683,22]],["read_netlist_v8_4"],["port","S_AXI_ARVALID"]],["S_AXI_INCR_ADDR",[[683,23],[683,38]],[[683,23],[683,38]],["read_netlist_v8_4"],["port","S_AXI_RREADY"]],["S_AXI_ADDR_EN",[[683,39],[683,52]],[[683,39],[683,52]],["read_netlist_v8_4"],["port","S_AXI_INCR_ADDR"]],["S_AXI_SINGLE_TRANS",[[684,10],[684,28]],[[684,10],[684,28]],["read_netlist_v8_4"],["port","S_AXI_ADDR_EN"]],["S_AXI_MUX_SEL",[[684,29],[684,42]],[[684,29],[684,42]],["read_netlist_v8_4"],["port","S_AXI_SINGLE_TRANS"]],["S_AXI_R_LAST",[[684,44],[684,56]],[[684,44],[684,56]],["read_netlist_v8_4"],["port","S_AXI_MUX_SEL"]],["S_AXI_ARREADY",[[684,58],[684,71]],[[684,58],[684,71]],["read_netlist_v8_4"],["port","S_AXI_R_LAST"]],["S_AXI_RLAST",[[685,10],[685,21]],[[685,10],[685,21]],["read_netlist_v8_4"],["port","S_AXI_ARREADY"]],["S_AXI_RVALID",[[685,23],[685,35]],[[685,23],[685,35]],["read_netlist_v8_4"],["port","S_AXI_RLAST"]],["S_AXI_RD_EN",[[685,37],[685,48]],[[685,37],[685,48]],["read_netlist_v8_4"],["port","S_AXI_RVALID"]],["S_AXI_ARLEN",[[685,50],[685,61]],[[685,50],[685,61]],["read_netlist_v8_4"],["port","S_AXI_RD_EN"]],["S_ACLK",[[688,10],[688,16]],[[688,10],[688,16]],["read_netlist_v8_4"],["port"]],["S_ARESETN",[[689,10],[689,19]],[[689,10],[689,19]],["read_netlist_v8_4"],["port"]],["S_AXI_ARVALID",[[690,10],[690,23]],[[690,10],[690,23]],["read_netlist_v8_4"],["port"]],["S_AXI_RREADY",[[691,10],[691,22]],[[691,10],[691,22]],["read_netlist_v8_4"],["port"]],["S_AXI_INCR_ADDR",[[692,11],[692,26]],[[692,11],[692,26]],["read_netlist_v8_4"],["port"]],["S_AXI_ADDR_EN",[[693,11],[693,24]],[[693,11],[693,24]],["read_netlist_v8_4"],["port"]],["S_AXI_SINGLE_TRANS",[[694,11],[694,29]],[[694,11],[694,29]],["read_netlist_v8_4"],["port"]],["S_AXI_MUX_SEL",[[695,11],[695,24]],[[695,11],[695,24]],["read_netlist_v8_4"],["port"]],["S_AXI_R_LAST",[[696,11],[696,23]],[[696,11],[696,23]],["read_netlist_v8_4"],["port"]],["S_AXI_ARREADY",[[697,11],[697,24]],[[697,11],[697,24]],["read_netlist_v8_4"],["port"]],["S_AXI_RLAST",[[698,11],[698,22]],[[698,11],[698,22]],["read_netlist_v8_4"],["port"]],["S_AXI_RVALID",[[699,11],[699,23]],[[699,11],[699,23]],["read_netlist_v8_4"],["port"]],["S_AXI_RD_EN",[[700,11],[700,22]],[[700,11],[700,22]],["read_netlist_v8_4"],["port"]],["S_AXI_ARLEN",[[701,10],[701,27]],[[701,16],[701,27]],["read_netlist_v8_4"],["port"]],["present_state_FSM_FFd1_13",[[703,2],[703,32]],[[703,7],[703,32]],["read_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_14",[[704,2],[704,32]],[[704,7],[704,32]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_outstanding_read_r_15",[[705,2],[705,41]],[[705,7],[705,41]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_ar_ready_r_16",[[706,2],[706,33]],[[706,7],[706,33]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_r_last_r_17",[[707,2],[707,31]],[[707,7],[707,31]],["read_netlist_v8_4"],["variable","wire"]],["NlwRenamedSig_OI_gaxi_full_sm_r_valid_r",[[708,2],[708,46]],[[708,7],[708,46]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_r_valid_c",[[709,2],[709,29]],[[709,7],[709,29]],["read_netlist_v8_4"],["variable","wire"]],["S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o",[[710,2],[710,49]],[[710,7],[710,49]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_ar_ready_c",[[711,2],[711,30]],[[711,7],[711,30]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_outstanding_read_c",[[712,2],[712,38]],[[712,7],[712,38]],["read_netlist_v8_4"],["variable","wire"]],["NlwRenamedSig_OI_S_AXI_R_LAST",[[713,2],[713,36]],[[713,7],[713,36]],["read_netlist_v8_4"],["variable","wire"]],["S_AXI_ARLEN_7_GND_8_o_equal_1_o",[[714,2],[714,38]],[[714,7],[714,38]],["read_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_In",[[715,2],[715,32]],[[715,7],[715,32]],["read_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_In",[[716,2],[716,32]],[[716,7],[716,32]],["read_netlist_v8_4"],["variable","wire"]],["Mmux_S_AXI_R_LAST13",[[717,2],[717,26]],[[717,7],[717,26]],["read_netlist_v8_4"],["variable","wire"]],["N01",[[718,2],[718,10]],[[718,7],[718,10]],["read_netlist_v8_4"],["variable","wire"]],["N2",[[719,2],[719,9]],[[719,7],[719,9]],["read_netlist_v8_4"],["variable","wire"]],["Mmux_gaxi_full_sm_ar_ready_c11",[[720,2],[720,37]],[[720,7],[720,37]],["read_netlist_v8_4"],["variable","wire"]],["N4",[[721,2],[721,9]],[[721,7],[721,9]],["read_netlist_v8_4"],["variable","wire"]],["N8",[[722,2],[722,9]],[[722,7],[722,9]],["read_netlist_v8_4"],["variable","wire"]],["N9",[[723,2],[723,9]],[[723,7],[723,9]],["read_netlist_v8_4"],["variable","wire"]],["N10",[[724,2],[724,10]],[[724,7],[724,10]],["read_netlist_v8_4"],["variable","wire"]],["N11",[[725,2],[725,10]],[[725,7],[725,10]],["read_netlist_v8_4"],["variable","wire"]],["N12",[[726,2],[726,10]],[[726,7],[726,10]],["read_netlist_v8_4"],["variable","wire"]],["N13",[[727,2],[727,10]],[[727,7],[727,10]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_outstanding_read_r",[[734,2],[741,5]],[[736,2],[736,33]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["gaxi_full_sm_r_valid_r",[[742,2],[750,5]],[[744,2],[744,24]],["read_netlist_v8_4"],["instance","beh_vlog_ff_ce_clr_v8_4"]],["gaxi_full_sm_ar_ready_r",[[751,2],[758,5]],[[753,2],[753,25]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["gaxi_full_sm_r_last_r",[[759,2],[767,5]],[[761,2],[761,23]],["read_netlist_v8_4"],["instance","beh_vlog_ff_ce_clr_v8_4"]],["present_state_FSM_FFd2",[[768,2],[775,5]],[[770,2],[770,24]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd1",[[776,2],[783,5]],[[778,2],[778,24]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o1",[[784,2],[794,5]],[[786,2],[786,45]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_SINGLE_TRANS11",[[795,2],[805,5]],[[797,2],[797,27]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_ADDR_EN11",[[806,2],[816,5]],[[808,2],[808,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd2_In1",[[817,2],[827,5]],[[819,2],[819,28]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST131",[[828,2],[838,5]],[[830,2],[830,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_INCR_ADDR11",[[839,2],[849,5]],[[841,2],[841,24]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["S_AXI_ARLEN_7_GND_8_o_equal_1_o_7_SW0",[[850,2],[860,5]],[[852,2],[852,39]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["S_AXI_ARLEN_7_GND_8_o_equal_1_o_7_Q",[[861,2],[871,5]],[[863,2],[863,37]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_outstanding_read_c1_SW0",[[872,2],[882,5]],[[874,2],[874,43]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_outstanding_read_c1",[[883,2],[893,5]],[[885,2],[885,39]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c12",[[894,2],[904,5]],[[896,2],[896,32]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST11_SW0",[[905,2],[915,5]],[[907,2],[907,25]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST11",[[916,2],[926,5]],[[918,2],[918,21]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["S_AXI_MUX_SEL1",[[927,2],[937,5]],[[929,2],[929,16]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_RD_EN11",[[938,2],[948,5]],[[940,2],[940,20]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd1_In3",[[949,2],[954,5]],[[949,22],[949,48]],["read_netlist_v8_4"],["instance","beh_vlog_muxf7_v8_4"]],["present_state_FSM_FFd1_In3_F",[[956,2],[966,5]],[[958,2],[958,30]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd1_In3_G",[[967,2],[977,5]],[[969,2],[969,30]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c14",[[978,2],[983,5]],[[978,22],[978,52]],["read_netlist_v8_4"],["instance","beh_vlog_muxf7_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c14_F",[[984,2],[994,5]],[[986,2],[986,34]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c14_G",[[995,2],[1005,5]],[[997,2],[997,34]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST1",[[1006,2],[1011,5]],[[1006,22],[1006,40]],["read_netlist_v8_4"],["instance","beh_vlog_muxf7_v8_4"]],["Mmux_S_AXI_R_LAST1_F",[[1012,2],[1022,5]],[[1014,2],[1014,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST1_G",[[1023,2],[1033,5]],[[1025,2],[1025,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]]]]],[[["blk_mem_axi_write_wrapper_beh_v8_4",[[1038,0],[1074,6]],[[1038,7],[1038,41]],[],["module"]],[1313,0]],[[["C_INTERFACE_TYPE",[[1041,4],[1041,44]],[[1041,14],[1041,30]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_TYPE",[[1042,4],[1042,44]],[[1042,14],[1042,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_SLAVE_TYPE",[[1043,4],[1043,44]],[[1043,14],[1043,30]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_MEMORY_TYPE",[[1044,4],[1044,44]],[[1044,14],[1044,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_WRITE_DEPTH_A",[[1045,4],[1045,44]],[[1045,14],[1045,29]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_AWADDR_WIDTH",[[1046,4],[1046,45]],[[1046,14],[1046,32]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_ADDRA_WIDTH",[[1047,4],[1047,42]],[[1047,14],[1047,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_WDATA_WIDTH",[[1048,4],[1048,45]],[[1048,14],[1048,31]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_HAS_AXI_ID",[[1049,4],[1049,44]],[[1049,14],[1049,26]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_ID_WIDTH",[[1050,4],[1050,44]],[[1050,14],[1050,28]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_OS_WR",[[1052,4],[1052,44]],[[1052,14],[1052,25]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["FLOP_DELAY",[[1076,2],[1076,31]],[[1076,13],[1076,23]],["blk_mem_axi_write_wrapper_beh_v8_4"],["localparam"]],["C_RANGE",[[1078,3],[1083,59]],[[1078,14],[1078,21]],["blk_mem_axi_write_wrapper_beh_v8_4"],["localparam"]],["bvalid_c",[[1088,2],[1088,15]],[[1088,7],[1088,15]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["bready_timeout_c",[[1089,2],[1089,35]],[[1089,6],[1089,22]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_rd_cnt_c",[[1090,2],[1090,28]],[[1090,13],[1090,28]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["bvalid_r",[[1091,2],[1091,27]],[[1091,6],[1091,14]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_count_r",[[1092,2],[1092,30]],[[1092,12],[1092,26]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awaddr_reg",[[1093,2],[1094,61]],[[1094,47],[1094,57]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_wr_cnt_r",[[1095,2],[1095,31]],[[1095,12],[1095,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_rd_cnt_r",[[1096,2],[1096,31]],[[1096,12],[1096,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["w_last_c",[[1097,2],[1097,15]],[[1097,7],[1097,15]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["addr_en_c",[[1098,2],[1098,16]],[[1098,7],[1098,16]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["incr_addr_c",[[1099,2],[1099,18]],[[1099,7],[1099,18]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["aw_ready_r",[[1100,2],[1100,17]],[[1100,7],[1100,17]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["dec_alen_c",[[1101,2],[1101,17]],[[1101,7],[1101,17]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["bvalid_d1_c",[[1102,2],[1102,21]],[[1102,6],[1102,17]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awlen_cntr_r",[[1103,2],[1103,28]],[[1103,12],[1103,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awlen_int",[[1104,2],[1104,25]],[[1104,12],[1104,21]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awburst_int",[[1105,2],[1105,27]],[[1105,12],[1105,23]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["total_bytes",[[1107,2],[1107,38]],[[1107,10],[1107,21]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["wrap_boundary",[[1108,2],[1108,38]],[[1108,10],[1108,23]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["wrap_base_addr",[[1109,2],[1109,38]],[[1109,10],[1109,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["num_of_bytes_c",[[1110,2],[1110,38]],[[1110,10],[1110,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["num_of_bytes_r",[[1111,2],[1111,38]],[[1111,10],[1111,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["axi_bid_array",[[1113,2],[1113,45]],[[1113,27],[1113,40]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["S_AXI_BVALID_axi_wr_fsm",[[1114,2],[1114,30]],[[1114,7],[1114,30]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["axi_wr_fsm",[[1119,1],[1135,4]],[[1119,47],[1119,57]],["blk_mem_axi_write_wrapper_beh_v8_4"],["instance","write_netlist_v8_4"]]]]],[[["blk_mem_axi_read_wrapper_beh_v8_4",[[1314,0],[1350,6]],[[1314,7],[1314,40]],[],["module"]],[1536,0]],[[["C_INTERFACE_TYPE",[[1317,4],[1317,45]],[[1317,15],[1317,31]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_TYPE",[[1318,4],[1318,45]],[[1318,15],[1318,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_SLAVE_TYPE",[[1319,4],[1319,45]],[[1319,15],[1319,31]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_MEMORY_TYPE",[[1320,4],[1320,45]],[[1320,15],[1320,28]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_WRITE_WIDTH_A",[[1321,4],[1321,45]],[[1321,15],[1321,30]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_WRITE_DEPTH_A",[[1322,4],[1322,46]],[[1322,15],[1322,30]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_ADDRA_WIDTH",[[1323,4],[1323,46]],[[1323,15],[1323,28]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_PIPELINE_STAGES",[[1324,4],[1324,45]],[[1324,15],[1324,36]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_ARADDR_WIDTH",[[1325,4],[1325,46]],[[1325,15],[1325,33]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_HAS_AXI_ID",[[1326,4],[1326,45]],[[1326,15],[1326,27]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_ID_WIDTH",[[1327,4],[1327,45]],[[1327,15],[1327,29]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_ADDRB_WIDTH",[[1328,4],[1328,46]],[[1328,15],[1328,28]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["FLOP_DELAY",[[1352,2],[1352,31]],[[1352,13],[1352,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["localparam"]],["C_RANGE",[[1353,2],[1358,57]],[[1353,13],[1353,20]],["blk_mem_axi_read_wrapper_beh_v8_4"],["localparam"]],["ar_id_r",[[1362,2],[1362,36]],[[1362,27],[1362,34]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["addr_en_c",[[1363,2],[1363,16]],[[1363,7],[1363,16]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["rd_en_c",[[1364,2],[1364,14]],[[1364,7],[1364,14]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["incr_addr_c",[[1365,2],[1365,18]],[[1365,7],[1365,18]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["single_trans_c",[[1366,2],[1366,21]],[[1366,7],[1366,21]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["dec_alen_c",[[1367,2],[1367,17]],[[1367,7],[1367,17]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["mux_sel_c",[[1368,2],[1368,16]],[[1368,7],[1368,16]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["r_last_c",[[1369,2],[1369,15]],[[1369,7],[1369,15]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["r_last_int_c",[[1370,2],[1370,19]],[[1370,7],[1370,19]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["araddr_out",[[1371,2],[1371,39]],[[1371,29],[1371,39]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["arlen_int_r",[[1373,2],[1373,25]],[[1373,12],[1373,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["arlen_cntr",[[1374,2],[1374,28]],[[1374,12],[1374,22]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["arburst_int_c",[[1375,2],[1375,27]],[[1375,12],[1375,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["arburst_int_r",[[1376,2],[1376,27]],[[1376,12],[1376,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["araddr_reg",[[1377,2],[1378,60]],[[1378,47],[1378,57]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["num_of_bytes_c",[[1379,2],[1379,38]],[[1379,10],[1379,24]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["total_bytes",[[1380,2],[1380,38]],[[1380,10],[1380,21]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["num_of_bytes_r",[[1381,2],[1381,38]],[[1381,10],[1381,24]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_base_addr_r",[[1382,2],[1382,38]],[[1382,10],[1382,26]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_boundary_r",[[1383,2],[1383,38]],[[1383,10],[1383,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["arlen_int_c",[[1385,2],[1385,25]],[[1385,12],[1385,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["total_bytes_c",[[1386,2],[1386,38]],[[1386,10],[1386,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_base_addr_c",[[1387,2],[1387,38]],[[1387,10],[1387,26]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_boundary_c",[[1388,2],[1388,38]],[[1388,10],[1388,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["axi_read_fsm",[[1393,2],[1416,7]],[[1396,4],[1396,16]],["blk_mem_axi_read_wrapper_beh_v8_4"],["instance","read_netlist_v8_4"]]]]],[[["blk_mem_axi_regs_fwd_v8_4",[[1537,0],[1548,6]],[[1537,7],[1537,32]],[],["module"]],[1599,0]],[[["C_DATA_WIDTH",[[1538,4],[1538,30]],[[1538,14],[1538,26]],["blk_mem_axi_regs_fwd_v8_4"],["parameter-port","parameter"]],["ACLK",[[1540,4],[1540,16]],[[1540,12],[1540,16]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["ARESET",[[1541,4],[1541,18]],[[1541,12],[1541,18]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["S_VALID",[[1542,4],[1542,19]],[[1542,12],[1542,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["S_READY",[[1543,4],[1543,19]],[[1543,12],[1543,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","output"]],["S_PAYLOAD_DATA",[[1544,4],[1544,45]],[[1544,31],[1544,45]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["M_VALID",[[1545,4],[1545,19]],[[1545,12],[1545,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","output"]],["M_READY",[[1546,4],[1546,19]],[[1546,12],[1546,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["M_PAYLOAD_DATA",[[1547,4],[1547,49]],[[1547,35],[1547,49]],["blk_mem_axi_regs_fwd_v8_4"],["port","reg"]],["STORAGE_DATA",[[1550,4],[1550,40]],[[1550,28],[1550,40]],["blk_mem_axi_regs_fwd_v8_4"],["variable","reg"]],["S_READY_I",[[1551,4],[1551,18]],[[1551,9],[1551,18]],["blk_mem_axi_regs_fwd_v8_4"],["variable","wire"]],["M_VALID_I",[[1552,4],[1552,18]],[[1552,9],[1552,18]],["blk_mem_axi_regs_fwd_v8_4"],["variable","reg"]],["ARESET_D",[[1553,4],[1553,23]],[[1553,15],[1553,23]],["blk_mem_axi_regs_fwd_v8_4"],["variable","reg"]]]]],[[["blk_mem_gen_v8_4_9_output_stage",[[1607,0],[1640,2]],[[1607,7],[1607,38]],[],["module"]],[1902,0]],[[["C_FAMILY",[[1608,4],[1608,47]],[[1608,14],[1608,22]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_XDEVICEFAMILY",[[1609,4],[1609,47]],[[1609,14],[1609,29]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_RST_TYPE",[[1610,4],[1610,44]],[[1610,14],[1610,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_RST",[[1611,4],[1611,39]],[[1611,14],[1611,23]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_RSTRAM",[[1612,4],[1612,39]],[[1612,14],[1612,22]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_RST_PRIORITY",[[1613,4],[1613,42]],[[1613,14],[1613,28]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_INIT_VAL",[[1614,4],[1614,41]],[[1614,14],[1614,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_EN",[[1615,4],[1615,39]],[[1615,14],[1615,22]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_REGCE",[[1616,4],[1616,39]],[[1616,14],[1616,25]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_DATA_WIDTH",[[1617,4],[1617,40]],[[1617,14],[1617,26]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[1618,4],[1618,40]],[[1618,14],[1618,27]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS",[[1619,4],[1619,39]],[[1619,14],[1619,35]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[1620,4],[1620,39]],[[1620,14],[1620,27]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_USE_ECC",[[1621,4],[1621,39]],[[1621,14],[1621,23]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["NUM_STAGES",[[1622,4],[1622,39]],[[1622,14],[1622,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_EN_ECC_PIPE",[[1623,1],[1623,36]],[[1623,11],[1623,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["FLOP_DELAY",[[1624,4],[1624,41]],[[1624,14],[1624,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["CLK",[[1627,3],[1627,36]],[[1627,33],[1627,36]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["RST",[[1628,3],[1628,36]],[[1628,33],[1628,36]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["EN",[[1629,3],[1629,35]],[[1629,33],[1629,35]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["REGCE",[[1630,3],[1630,38]],[[1630,33],[1630,38]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["DIN_I",[[1631,3],[1631,38]],[[1631,33],[1631,38]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["DOUT",[[1632,3],[1632,37]],[[1632,33],[1632,37]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["SBITERR_IN_I",[[1633,3],[1633,45]],[[1633,33],[1633,45]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["DBITERR_IN_I",[[1634,3],[1634,45]],[[1634,33],[1634,45]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["SBITERR",[[1635,3],[1635,40]],[[1635,33],[1635,40]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["DBITERR",[[1636,3],[1636,40]],[[1636,33],[1636,40]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["RDADDRECC_IN_I",[[1637,3],[1637,51]],[[1637,37],[1637,51]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["ECCPIPECE",[[1638,3],[1638,42]],[[1638,33],[1638,42]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["RDADDRECC",[[1639,3],[1639,46]],[[1639,37],[1639,46]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["REG_STAGES",[[1689,2],[1689,63]],[[1689,13],[1689,23]],["blk_mem_gen_v8_4_9_output_stage"],["localparam"]],["out_regs",[[1693,2],[1693,44]],[[1693,36],[1693,44]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["rdaddrecc_regs",[[1694,2],[1694,51]],[[1694,37],[1694,51]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["sbiterr_regs",[[1695,2],[1695,35]],[[1695,23],[1695,35]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["dbiterr_regs",[[1696,2],[1696,35]],[[1696,23],[1696,35]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["init_str",[[1698,2],[1698,57]],[[1698,36],[1698,44]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["init_val",[[1699,2],[1699,44]],[[1699,36],[1699,44]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["en_i",[[1704,2],[1704,40]],[[1704,36],[1704,40]],["blk_mem_gen_v8_4_9_output_stage"],["variable","wire"]],["regce_i",[[1705,2],[1705,43]],[[1705,36],[1705,43]],["blk_mem_gen_v8_4_9_output_stage"],["variable","wire"]],["rst_i",[[1706,2],[1706,41]],[[1706,36],[1706,41]],["blk_mem_gen_v8_4_9_output_stage"],["variable","wire"]],["DIN",[[1709,2],[1709,32]],[[1709,29],[1709,32]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["RDADDRECC_IN",[[1710,2],[1710,41]],[[1710,29],[1710,41]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["SBITERR_IN",[[1711,2],[1711,39]],[[1711,29],[1711,39]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["DBITERR_IN",[[1712,2],[1712,39]],[[1712,29],[1712,39]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]]]]],[[["blk_mem_gen_v8_4_9_softecc_output_reg_stage",[[1903,0],[1920,2]],[[1903,7],[1903,50]],[],["module"]],[1989,0]],[[["C_DATA_WIDTH",[[1904,4],[1904,40]],[[1904,14],[1904,26]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[1905,4],[1905,40]],[[1905,14],[1905,27]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["C_HAS_SOFTECC_OUTPUT_REGS_B",[[1906,4],[1906,44]],[[1906,14],[1906,41]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[1907,4],[1907,39]],[[1907,14],[1907,27]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["FLOP_DELAY",[[1908,4],[1908,41]],[[1908,14],[1908,24]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["CLK",[[1911,3],[1911,36]],[[1911,33],[1911,36]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["DIN",[[1912,3],[1912,36]],[[1912,33],[1912,36]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["DOUT",[[1913,3],[1913,37]],[[1913,33],[1913,37]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["SBITERR_IN",[[1914,3],[1914,43]],[[1914,33],[1914,43]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["DBITERR_IN",[[1915,3],[1915,43]],[[1915,33],[1915,43]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["SBITERR",[[1916,3],[1916,40]],[[1916,33],[1916,40]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["DBITERR",[[1917,3],[1917,40]],[[1917,33],[1917,40]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["RDADDRECC_IN",[[1918,3],[1918,58]],[[1918,46],[1918,58]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["RDADDRECC",[[1919,3],[1919,55]],[[1919,46],[1919,55]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["dout_i",[[1949,2],[1949,51]],[[1949,35],[1949,41]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]],["sbiterr_i",[[1950,2],[1950,51]],[[1950,35],[1950,44]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]],["dbiterr_i",[[1951,2],[1951,51]],[[1951,35],[1951,44]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]],["rdaddrecc_i",[[1952,2],[1952,51]],[[1952,35],[1952,46]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]]]]],[[["blk_mem_gen_v8_4_9_mem_module",[[1995,0],[2078,4]],[[1995,7],[1995,36]],[],["module"]],[3449,9]],[[["C_CORENAME",[[1996,4],[1996,62]],[[1996,14],[1996,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_FAMILY",[[1997,4],[1997,51]],[[1997,14],[1997,22]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_XDEVICEFAMILY",[[1998,4],[1998,51]],[[1998,14],[1998,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_MEM_TYPE",[[1999,4],[1999,43]],[[1999,14],[1999,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_BYTE_SIZE",[[2000,4],[2000,43]],[[2000,14],[2000,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_BRAM_BLOCK",[[2001,4],[2001,43]],[[2001,14],[2001,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_ALGORITHM",[[2002,4],[2002,43]],[[2002,14],[2002,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_PRIM_TYPE",[[2003,4],[2003,43]],[[2003,14],[2003,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_LOAD_INIT_FILE",[[2004,4],[2004,43]],[[2004,14],[2004,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INIT_FILE_NAME",[[2005,4],[2005,44]],[[2005,14],[2005,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INIT_FILE",[[2006,4],[2006,44]],[[2006,14],[2006,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_DEFAULT_DATA",[[2007,4],[2007,43]],[[2007,14],[2007,32]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_DEFAULT_DATA",[[2008,4],[2008,45]],[[2008,14],[2008,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RST_TYPE",[[2009,4],[2009,48]],[[2009,14],[2009,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_RSTA",[[2010,4],[2010,43]],[[2010,14],[2010,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RST_PRIORITY_A",[[2011,4],[2011,46]],[[2011,14],[2011,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RSTRAM_A",[[2012,4],[2012,43]],[[2012,14],[2012,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INITA_VAL",[[2013,4],[2013,45]],[[2013,14],[2013,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_ENA",[[2014,4],[2014,43]],[[2014,14],[2014,23]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_REGCEA",[[2015,4],[2015,43]],[[2015,14],[2015,26]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_BYTE_WEA",[[2016,4],[2016,43]],[[2016,14],[2016,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WEA_WIDTH",[[2017,4],[2017,43]],[[2017,14],[2017,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_MODE_A",[[2018,4],[2018,55]],[[2018,14],[2018,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_WIDTH_A",[[2019,4],[2019,44]],[[2019,14],[2019,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_WIDTH_A",[[2020,4],[2020,44]],[[2020,14],[2020,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_DEPTH_A",[[2021,4],[2021,44]],[[2021,14],[2021,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_DEPTH_A",[[2022,4],[2022,44]],[[2022,14],[2022,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_ADDRA_WIDTH",[[2023,4],[2023,43]],[[2023,14],[2023,27]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_RSTB",[[2024,4],[2024,43]],[[2024,14],[2024,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RST_PRIORITY_B",[[2025,4],[2025,46]],[[2025,14],[2025,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RSTRAM_B",[[2026,4],[2026,43]],[[2026,14],[2026,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INITB_VAL",[[2027,4],[2027,44]],[[2027,14],[2027,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_ENB",[[2028,4],[2028,43]],[[2028,14],[2028,23]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_REGCEB",[[2029,4],[2029,43]],[[2029,14],[2029,26]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_BYTE_WEB",[[2030,4],[2030,43]],[[2030,14],[2030,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WEB_WIDTH",[[2031,4],[2031,43]],[[2031,14],[2031,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_MODE_B",[[2032,4],[2032,55]],[[2032,14],[2032,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_WIDTH_B",[[2033,4],[2033,44]],[[2033,14],[2033,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_WIDTH_B",[[2034,4],[2034,44]],[[2034,14],[2034,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_DEPTH_B",[[2035,4],[2035,44]],[[2035,14],[2035,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_DEPTH_B",[[2036,4],[2036,44]],[[2036,14],[2036,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[2037,4],[2037,43]],[[2037,14],[2037,27]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_A",[[2038,4],[2038,43]],[[2038,14],[2038,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_B",[[2039,4],[2039,43]],[[2039,14],[2039,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_A",[[2040,4],[2040,43]],[[2040,14],[2040,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_B",[[2041,4],[2041,43]],[[2041,14],[2041,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_SOFTECC_INPUT_REGS_A",[[2042,4],[2042,44]],[[2042,14],[2042,40]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_SOFTECC_OUTPUT_REGS_B",[[2043,4],[2043,44]],[[2043,14],[2043,41]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_MUX_PIPELINE_STAGES",[[2044,4],[2044,43]],[[2044,14],[2044,35]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[2045,4],[2045,43]],[[2045,14],[2045,27]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_ECC",[[2046,4],[2046,43]],[[2046,14],[2046,23]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_INJECTERR",[[2047,4],[2047,43]],[[2047,14],[2047,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_SIM_COLLISION_CHECK",[[2048,4],[2048,48]],[[2048,14],[2048,35]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_COMMON_CLK",[[2049,4],[2049,43]],[[2049,14],[2049,26]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["FLOP_DELAY",[[2050,4],[2050,45]],[[2050,14],[2050,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_COLL",[[2051,4],[2051,43]],[[2051,14],[2051,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_EN_ECC_PIPE",[[2052,1],[2052,40]],[[2052,11],[2052,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_RANGE",[[2053,4],[2053,43]],[[2053,14],[2053,38]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["CLKA",[[2055,3],[2055,35]],[[2055,31],[2055,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["RSTA",[[2056,3],[2056,35]],[[2056,31],[2056,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ENA",[[2057,3],[2057,34]],[[2057,31],[2057,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["REGCEA",[[2058,3],[2058,37]],[[2058,31],[2058,37]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["WEA",[[2059,3],[2059,34]],[[2059,31],[2059,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ADDRA",[[2060,3],[2060,36]],[[2060,31],[2060,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DINA",[[2061,3],[2061,35]],[[2061,31],[2061,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DOUTA",[[2062,3],[2062,36]],[[2062,31],[2062,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["CLKB",[[2063,3],[2063,35]],[[2063,31],[2063,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["RSTB",[[2064,3],[2064,35]],[[2064,31],[2064,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ENB",[[2065,3],[2065,34]],[[2065,31],[2065,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["REGCEB",[[2066,3],[2066,37]],[[2066,31],[2066,37]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["WEB",[[2067,3],[2067,34]],[[2067,31],[2067,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ADDRB",[[2068,3],[2068,36]],[[2068,31],[2068,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DINB",[[2069,3],[2069,35]],[[2069,31],[2069,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DOUTB",[[2070,3],[2070,36]],[[2070,31],[2070,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["INJECTSBITERR",[[2071,3],[2071,44]],[[2071,31],[2071,44]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["INJECTDBITERR",[[2072,3],[2072,44]],[[2072,31],[2072,44]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ECCPIPECE",[[2073,3],[2073,40]],[[2073,31],[2073,40]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["SLEEP",[[2074,3],[2074,36]],[[2074,31],[2074,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["SBITERR",[[2075,3],[2075,38]],[[2075,31],[2075,38]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["DBITERR",[[2076,3],[2076,38]],[[2076,31],[2076,38]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["RDADDRECC",[[2077,3],[2077,40]],[[2077,31],[2077,40]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["ADDRFILE",[[2221,2],[2221,48]],[[2221,13],[2221,21]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["COLLFILE",[[2222,2],[2222,48]],[[2222,13],[2222,21]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["ERRFILE",[[2223,2],[2223,48]],[[2223,13],[2223,20]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["COLL_DELAY",[[2227,2],[2227,38]],[[2227,13],[2227,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["CHKBIT_WIDTH",[[2232,2],[2232,162]],[[2232,13],[2232,25]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MIN_WIDTH_A",[[2234,2],[2235,46]],[[2234,13],[2234,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MIN_WIDTH_B",[[2236,2],[2237,46]],[[2236,13],[2236,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MIN_WIDTH",[[2238,2],[2239,39]],[[2238,13],[2238,22]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MAX_DEPTH_A",[[2241,2],[2242,46]],[[2241,13],[2241,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MAX_DEPTH_B",[[2243,2],[2244,46]],[[2243,13],[2243,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MAX_DEPTH",[[2245,2],[2246,39]],[[2245,13],[2245,22]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_WIDTH_RATIO_A",[[2253,2],[2253,61]],[[2253,13],[2253,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_WIDTH_RATIO_A",[[2254,2],[2254,60]],[[2254,13],[2254,31]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_WIDTH_RATIO_B",[[2255,2],[2255,61]],[[2255,13],[2255,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_WIDTH_RATIO_B",[[2256,2],[2256,60]],[[2256,13],[2256,31]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_ADDR_A_DIV",[[2261,2],[2261,61]],[[2261,13],[2261,29]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_ADDR_A_DIV",[[2262,2],[2262,60]],[[2262,13],[2262,28]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_ADDR_B_DIV",[[2263,2],[2263,61]],[[2263,13],[2263,29]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_ADDR_B_DIV",[[2264,2],[2264,60]],[[2264,13],[2264,28]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["BYTE_SIZE",[[2268,2],[2268,79]],[[2268,13],[2268,22]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["memory",[[2271,2],[2271,49]],[[2271,27],[2271,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["temp_mem_array",[[2272,2],[2272,57]],[[2272,27],[2272,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["doublebit_error",[[2273,2],[2273,60]],[[2273,41],[2273,56]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["sbiterr_arr",[[2275,2],[2275,54]],[[2275,27],[2275,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["dbiterr_arr",[[2276,2],[2276,54]],[[2276,27],[2276,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["softecc_sbiterr_arr",[[2278,2],[2278,57]],[[2278,22],[2278,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["softecc_dbiterr_arr",[[2279,2],[2279,57]],[[2279,22],[2279,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["memory_out_a",[[2281,2],[2281,39]],[[2281,27],[2281,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["memory_out_b",[[2282,2],[2282,39]],[[2282,27],[2282,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["sbiterr_in",[[2285,2],[2285,37]],[[2285,27],[2285,37]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["sbiterr_sdp",[[2286,2],[2286,38]],[[2286,27],[2286,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["dbiterr_in",[[2287,2],[2287,37]],[[2287,27],[2287,37]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["dbiterr_sdp",[[2288,2],[2288,38]],[[2288,27],[2288,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["dout_i",[[2290,2],[2290,45]],[[2290,39],[2290,45]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["dbiterr_i",[[2291,2],[2291,36]],[[2291,27],[2291,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["sbiterr_i",[[2292,2],[2292,36]],[[2292,27],[2292,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rdaddrecc_i",[[2293,2],[2293,39]],[[2293,28],[2293,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rdaddrecc_in",[[2295,2],[2295,39]],[[2295,27],[2295,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["rdaddrecc_sdp",[[2296,2],[2296,41]],[[2296,28],[2296,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["inita_val",[[2299,2],[2299,36]],[[2299,27],[2299,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["initb_val",[[2300,2],[2300,36]],[[2300,27],[2300,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision",[[2303,2],[2303,39]],[[2303,27],[2303,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision_a",[[2304,2],[2304,41]],[[2304,27],[2304,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision_delay_a",[[2304,2],[2304,63]],[[2304,43],[2304,63]],["blk_mem_gen_v8_4_9_mem_module"],["variable","is_collision_a"]],["is_collision_b",[[2305,2],[2305,41]],[[2305,27],[2305,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision_delay_b",[[2305,2],[2305,63]],[[2305,43],[2305,63]],["blk_mem_gen_v8_4_9_mem_module"],["variable","is_collision_b"]],["status",[[2309,2],[2309,33]],[[2309,27],[2309,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["initfile",[[2310,2],[2310,35]],[[2310,27],[2310,35]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["meminitfile",[[2311,2],[2311,38]],[[2311,27],[2311,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["mif_data",[[2313,2],[2313,39]],[[2313,31],[2313,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["mem_data",[[2314,2],[2314,39]],[[2314,31],[2314,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["inita_str",[[2316,2],[2316,60]],[[2316,31],[2316,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["initb_str",[[2317,2],[2317,60]],[[2317,31],[2317,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["default_data_str",[[2318,2],[2318,64]],[[2318,31],[2318,47]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["init_file_str",[[2320,2],[2320,66]],[[2320,31],[2320,44]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["mem_init_file_str",[[2321,2],[2321,65]],[[2321,31],[2321,48]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["cnt",[[2326,2],[2326,17]],[[2326,10],[2326,13]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["write_addr_a_width",[[2327,2],[2327,28]],[[2327,10],[2327,28]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["read_addr_a_width",[[2327,2],[2327,47]],[[2327,30],[2327,47]],["blk_mem_gen_v8_4_9_mem_module"],["variable","write_addr_a_width"]],["write_addr_b_width",[[2328,2],[2328,28]],[[2328,10],[2328,28]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["read_addr_b_width",[[2328,2],[2328,47]],[[2328,30],[2328,47]],["blk_mem_gen_v8_4_9_mem_module"],["variable","write_addr_b_width"]],["C_FAMILY_LOCALPARAM",[[2330,4],[2330,878]],[[2330,15],[2330,34]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["SINGLE_PORT",[[2334,2],[2334,60]],[[2334,13],[2334,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["IS_ROM",[[2335,2],[2335,60]],[[2335,13],[2335,19]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_A_WRITE",[[2336,2],[2336,37]],[[2336,13],[2336,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_B_WRITE",[[2337,2],[2337,43]],[[2337,13],[2337,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_A_READ",[[2338,2],[2338,43]],[[2338,13],[2338,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_B_READ",[[2339,2],[2339,42]],[[2339,13],[2339,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_B_PORT",[[2340,2],[2340,55]],[[2340,13],[2340,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MUX_PIPELINE_STAGES_A",[[2344,2],[2345,55]],[[2344,13],[2344,34]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MUX_PIPELINE_STAGES_B",[[2346,2],[2347,55]],[[2346,13],[2346,34]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["NUM_OUTPUT_STAGES_A",[[2351,2],[2351,107]],[[2351,13],[2351,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["NUM_OUTPUT_STAGES_B",[[2353,2],[2353,107]],[[2353,13],[2353,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["ena_i",[[2355,2],[2355,30]],[[2355,25],[2355,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["enb_i",[[2356,2],[2356,30]],[[2356,25],[2356,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["reseta_i",[[2357,2],[2357,33]],[[2357,25],[2357,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["resetb_i",[[2358,2],[2358,33]],[[2358,25],[2358,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["wea_i",[[2359,2],[2359,30]],[[2359,25],[2359,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["web_i",[[2360,2],[2360,30]],[[2360,25],[2360,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rea_i",[[2361,2],[2361,30]],[[2361,25],[2361,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["reb_i",[[2362,2],[2362,30]],[[2362,25],[2362,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rsta_outp_stage",[[2363,2],[2363,40]],[[2363,25],[2363,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rstb_outp_stage",[[2364,2],[2364,40]],[[2364,25],[2364,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["reg_a",[[3223,2],[3255,9]],[[3241,6],[3241,11]],["blk_mem_gen_v8_4_9_mem_module"],["instance","blk_mem_gen_v8_4_9_output_stage"]],["reg_b",[[3260,2],[3292,9]],[[3278,6],[3278,11]],["blk_mem_gen_v8_4_9_mem_module"],["instance","blk_mem_gen_v8_4_9_output_stage"]],["has_softecc_output_reg_stage",[[3297,0],[3313,1]],[[3303,2],[3303,30]],["blk_mem_gen_v8_4_9_mem_module"],["instance","blk_mem_gen_v8_4_9_softecc_output_reg_stage"]],["addra_delay",[[3358,4],[3358,61]],[[3358,42],[3358,53]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["wea_delay",[[3359,4],[3359,61]],[[3359,42],[3359,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["ena_delay",[[3360,4],[3360,61]],[[3360,42],[3360,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["addrb_delay",[[3361,4],[3361,61]],[[3361,42],[3361,53]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["web_delay",[[3362,4],[3362,61]],[[3362,42],[3362,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["enb_delay",[[3363,4],[3363,61]],[[3363,42],[3363,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]]],[],[[[["write_a",[[2403,2],[2408,24]],[[2403,7],[2403,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2528,8]],[[["addr",[[2404,5],[2404,42]],[[2404,38],[2404,42]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","reg"]],["byte_en",[[2405,5],[2405,45]],[[2405,38],[2405,45]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","reg"]],["data",[[2406,5],[2406,42]],[[2406,38],[2406,42]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","reg"]],["inj_sbiterr",[[2407,5],[2407,23]],[[2407,12],[2407,23]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","input"]],["inj_dbiterr",[[2408,5],[2408,23]],[[2408,12],[2408,23]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","input"]],["current_contents",[[2409,4],[2409,46]],[[2409,30],[2409,46]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["variable","reg"]],["address",[[2410,4],[2410,35]],[[2410,28],[2410,35]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["variable","reg"]],["i",[[2411,4],[2411,13]],[[2411,12],[2411,13]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["variable","integer"]]]]],[[["write_b",[[2533,2],[2536,43]],[[2533,7],[2533,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2599,8]],[[["addr",[[2534,5],[2534,42]],[[2534,38],[2534,42]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["port","reg"]],["byte_en",[[2535,5],[2535,45]],[[2535,38],[2535,45]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["port","reg"]],["data",[[2536,5],[2536,42]],[[2536,38],[2536,42]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["port","reg"]],["current_contents",[[2537,4],[2537,46]],[[2537,30],[2537,46]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["variable","reg"]],["address",[[2538,4],[2538,37]],[[2538,30],[2538,37]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["variable","reg"]],["i",[[2539,4],[2539,13]],[[2539,12],[2539,13]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["variable","integer"]]]]],[[["read_a",[[2604,2],[2606,21]],[[2604,7],[2604,13]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2638,8]],[[["addr",[[2605,5],[2605,39]],[[2605,35],[2605,39]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["port","reg"]],["reset",[[2606,5],[2606,20]],[[2606,15],[2606,20]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["port","reg"]],["address",[[2607,4],[2607,35]],[[2607,28],[2607,35]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["variable","reg"]],["i",[[2608,4],[2608,13]],[[2608,12],[2608,13]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["variable","integer"]]]]],[[["read_b",[[2643,2],[2645,21]],[[2643,7],[2643,13]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2715,8]],[[["addr",[[2644,5],[2644,39]],[[2644,35],[2644,39]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["port","reg"]],["reset",[[2645,5],[2645,20]],[[2645,15],[2645,20]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["port","reg"]],["address",[[2646,4],[2646,35]],[[2646,28],[2646,35]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["variable","reg"]],["i",[[2647,4],[2647,13]],[[2647,12],[2647,13]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["variable","integer"]]]]],[[["reset_a",[[2720,2],[2720,32]],[[2720,7],[2720,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2724,8]],[[["reset",[[2720,16],[2720,31]],[[2720,26],[2720,31]],["blk_mem_gen_v8_4_9_mem_module","reset_a"],["port","reg"]]]]],[[["reset_b",[[2729,2],[2729,32]],[[2729,7],[2729,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2733,8]],[[["reset",[[2729,16],[2729,31]],[[2729,26],[2729,31]],["blk_mem_gen_v8_4_9_mem_module","reset_b"],["port","reg"]]]]],[[["init_memory",[[2738,2],[2738,19]],[[2738,7],[2738,18]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2831,8]],[[["i",[[2739,4],[2739,13]],[[2739,12],[2739,13]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","integer"]],["j",[[2739,4],[2739,16]],[[2739,15],[2739,16]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","i"]],["addr_step",[[2739,4],[2739,27]],[[2739,18],[2739,27]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","j"]],["status",[[2740,4],[2740,18]],[[2740,12],[2740,18]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","integer"]],["default_data",[[2741,4],[2741,42]],[[2741,30],[2741,42]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","reg"]]]]],[[["log2roundup",[[2836,2],[2836,57]],[[2836,19],[2836,30]],["blk_mem_gen_v8_4_9_mem_module"],["function"]],[2851,13]],[[["data_value",[[2836,32],[2836,56]],[[2836,46],[2836,56]],["blk_mem_gen_v8_4_9_mem_module","log2roundup"],["port","integer"]],["width",[[2837,6],[2837,19]],[[2837,14],[2837,19]],["blk_mem_gen_v8_4_9_mem_module","log2roundup"],["variable","integer"]],["cnt",[[2838,6],[2838,17]],[[2838,14],[2838,17]],["blk_mem_gen_v8_4_9_mem_module","log2roundup"],["variable","integer"]]]]],[[["collision_check",[[2857,2],[2860,60]],[[2857,19],[2857,34]],["blk_mem_gen_v8_4_9_mem_module"],["function"]],[2982,12]],[[["addr_a",[[2857,36],[2857,72]],[[2857,66],[2857,72]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","reg"]],["iswrite_a",[[2858,36],[2858,59]],[[2858,50],[2858,59]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","integer"]],["addr_b",[[2859,36],[2859,72]],[[2859,66],[2859,72]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","reg"]],["iswrite_b",[[2860,36],[2860,59]],[[2860,50],[2860,59]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","integer"]],["c_aw_bw",[[2861,4],[2861,15]],[[2861,8],[2861,15]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","reg"]],["c_aw_br",[[2861,4],[2861,24]],[[2861,17],[2861,24]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","c_aw_bw"]],["c_ar_bw",[[2861,4],[2861,33]],[[2861,26],[2861,33]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","c_aw_br"]],["scaled_addra_to_waddrb_width",[[2862,4],[2862,40]],[[2862,12],[2862,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_waddrb_width",[[2863,4],[2863,40]],[[2863,12],[2863,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addra_to_waddra_width",[[2864,4],[2864,40]],[[2864,12],[2864,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_waddra_width",[[2865,4],[2865,40]],[[2865,12],[2865,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addra_to_raddrb_width",[[2866,4],[2866,40]],[[2866,12],[2866,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_raddrb_width",[[2867,4],[2867,40]],[[2867,12],[2867,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addra_to_raddra_width",[[2868,4],[2868,40]],[[2868,12],[2868,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_raddra_width",[[2869,4],[2869,40]],[[2869,12],[2869,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]]]]]]]],[[["blk_mem_gen_v8_4_9",[[3456,0],[3609,4]],[[3456,7],[3456,25]],[],["module"]],[4566,0]],[[["C_CORENAME",[[3457,4],[3457,62]],[[3457,14],[3457,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_FAMILY",[[3458,4],[3458,51]],[[3458,14],[3458,22]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_XDEVICEFAMILY",[[3459,4],[3459,51]],[[3459,14],[3459,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ELABORATION_DIR",[[3460,4],[3460,44]],[[3460,14],[3460,31]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INTERFACE_TYPE",[[3461,4],[3461,43]],[[3461,14],[3461,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_BRAM_BLOCK",[[3462,4],[3462,43]],[[3462,14],[3462,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_CTRL_ECC_ALGO",[[3463,4],[3463,48]],[[3463,14],[3463,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ENABLE_32BIT_ADDRESS",[[3464,4],[3464,43]],[[3464,14],[3464,36]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_AXI_TYPE",[[3465,4],[3465,43]],[[3465,14],[3465,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_AXI_SLAVE_TYPE",[[3466,4],[3466,43]],[[3466,14],[3466,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_AXI_ID",[[3467,4],[3467,43]],[[3467,14],[3467,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_AXI_ID_WIDTH",[[3468,4],[3468,43]],[[3468,14],[3468,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_MEM_TYPE",[[3469,4],[3469,43]],[[3469,14],[3469,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_BYTE_SIZE",[[3470,4],[3470,43]],[[3470,14],[3470,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ALGORITHM",[[3471,4],[3471,43]],[[3471,14],[3471,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_PRIM_TYPE",[[3472,4],[3472,43]],[[3472,14],[3472,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_LOAD_INIT_FILE",[[3473,4],[3473,43]],[[3473,14],[3473,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INIT_FILE_NAME",[[3474,4],[3474,44]],[[3474,14],[3474,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INIT_FILE",[[3475,4],[3475,44]],[[3475,14],[3475,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_DEFAULT_DATA",[[3476,4],[3476,43]],[[3476,14],[3476,32]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_DEFAULT_DATA",[[3477,4],[3477,45]],[[3477,14],[3477,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_RSTA",[[3479,4],[3479,43]],[[3479,14],[3479,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RST_PRIORITY_A",[[3480,4],[3480,46]],[[3480,14],[3480,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RSTRAM_A",[[3481,4],[3481,43]],[[3481,14],[3481,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INITA_VAL",[[3482,4],[3482,45]],[[3482,14],[3482,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_ENA",[[3483,4],[3483,43]],[[3483,14],[3483,23]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_REGCEA",[[3484,4],[3484,43]],[[3484,14],[3484,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_BYTE_WEA",[[3485,4],[3485,43]],[[3485,14],[3485,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WEA_WIDTH",[[3486,4],[3486,43]],[[3486,14],[3486,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_MODE_A",[[3487,4],[3487,55]],[[3487,14],[3487,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_WIDTH_A",[[3488,4],[3488,44]],[[3488,14],[3488,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_WIDTH_A",[[3489,4],[3489,44]],[[3489,14],[3489,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_DEPTH_A",[[3490,4],[3490,44]],[[3490,14],[3490,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_DEPTH_A",[[3491,4],[3491,44]],[[3491,14],[3491,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ADDRA_WIDTH",[[3492,4],[3492,43]],[[3492,14],[3492,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_RSTB",[[3493,4],[3493,43]],[[3493,14],[3493,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RST_PRIORITY_B",[[3494,4],[3494,46]],[[3494,14],[3494,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RSTRAM_B",[[3495,4],[3495,43]],[[3495,14],[3495,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INITB_VAL",[[3496,4],[3496,44]],[[3496,14],[3496,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_ENB",[[3497,4],[3497,43]],[[3497,14],[3497,23]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_REGCEB",[[3498,4],[3498,43]],[[3498,14],[3498,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_BYTE_WEB",[[3499,4],[3499,43]],[[3499,14],[3499,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WEB_WIDTH",[[3500,4],[3500,43]],[[3500,14],[3500,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_MODE_B",[[3501,4],[3501,55]],[[3501,14],[3501,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_WIDTH_B",[[3502,4],[3502,44]],[[3502,14],[3502,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_WIDTH_B",[[3503,4],[3503,44]],[[3503,14],[3503,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_DEPTH_B",[[3504,4],[3504,44]],[[3504,14],[3504,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_DEPTH_B",[[3505,4],[3505,44]],[[3505,14],[3505,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[3506,4],[3506,43]],[[3506,14],[3506,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_A",[[3507,4],[3507,43]],[[3507,14],[3507,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_B",[[3508,4],[3508,43]],[[3508,14],[3508,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_A",[[3509,4],[3509,43]],[[3509,14],[3509,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_B",[[3510,4],[3510,43]],[[3510,14],[3510,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_SOFTECC_INPUT_REGS_A",[[3511,4],[3511,44]],[[3511,14],[3511,40]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_SOFTECC_OUTPUT_REGS_B",[[3512,4],[3512,44]],[[3512,14],[3512,41]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_MUX_PIPELINE_STAGES",[[3513,4],[3513,43]],[[3513,14],[3513,35]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[3514,4],[3514,43]],[[3514,14],[3514,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_LATENCY_A",[[3515,4],[3515,43]],[[3515,14],[3515,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_LATENCY_B",[[3516,4],[3516,43]],[[3516,14],[3516,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_ECC",[[3517,4],[3517,43]],[[3517,14],[3517,23]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_ECC_PIPE",[[3518,1],[3518,40]],[[3518,11],[3518,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_INJECTERR",[[3519,4],[3519,43]],[[3519,14],[3519,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_SIM_COLLISION_CHECK",[[3520,4],[3520,48]],[[3520,14],[3520,35]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_COMMON_CLK",[[3521,4],[3521,43]],[[3521,14],[3521,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_COLL",[[3522,4],[3522,43]],[[3522,14],[3522,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_SLEEP_PIN",[[3523,1],[3523,40]],[[3523,11],[3523,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_URAM",[[3524,4],[3524,43]],[[3524,14],[3524,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_RDADDRA_CHG",[[3525,4],[3525,43]],[[3525,14],[3525,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_RDADDRB_CHG",[[3526,4],[3526,43]],[[3526,14],[3526,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_DEEPSLEEP_PIN",[[3527,4],[3527,43]],[[3527,14],[3527,32]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_SHUTDOWN_PIN",[[3528,4],[3528,43]],[[3528,14],[3528,31]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_SAFETY_CKT",[[3529,1],[3529,40]],[[3529,11],[3529,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_COUNT_36K_BRAM",[[3530,1],[3530,41]],[[3530,11],[3530,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_COUNT_18K_BRAM",[[3531,1],[3531,41]],[[3531,11],[3531,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EST_POWER_SUMMARY",[[3532,1],[3532,41]],[[3532,11],[3532,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_RANGE",[[3533,1],[3533,40]],[[3533,11],[3533,35]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["clka",[[3536,3],[3536,35]],[[3536,31],[3536,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["rsta",[[3537,3],[3537,35]],[[3537,31],[3537,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["ena",[[3538,3],[3538,34]],[[3538,31],[3538,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["regcea",[[3539,3],[3539,37]],[[3539,31],[3539,37]],["blk_mem_gen_v8_4_9"],["port","input"]],["wea",[[3540,3],[3540,34]],[[3540,31],[3540,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["addra",[[3541,3],[3541,36]],[[3541,31],[3541,36]],["blk_mem_gen_v8_4_9"],["port","input"]],["dina",[[3542,3],[3542,35]],[[3542,31],[3542,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["douta",[[3543,3],[3543,36]],[[3543,31],[3543,36]],["blk_mem_gen_v8_4_9"],["port","output"]],["clkb",[[3544,3],[3544,35]],[[3544,31],[3544,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["rstb",[[3545,3],[3545,35]],[[3545,31],[3545,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["enb",[[3546,3],[3546,34]],[[3546,31],[3546,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["regceb",[[3547,3],[3547,37]],[[3547,31],[3547,37]],["blk_mem_gen_v8_4_9"],["port","input"]],["web",[[3548,3],[3548,34]],[[3548,31],[3548,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["addrb",[[3549,3],[3549,36]],[[3549,31],[3549,36]],["blk_mem_gen_v8_4_9"],["port","input"]],["dinb",[[3550,3],[3550,35]],[[3550,31],[3550,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["doutb",[[3551,3],[3551,36]],[[3551,31],[3551,36]],["blk_mem_gen_v8_4_9"],["port","output"]],["injectsbiterr",[[3552,3],[3552,44]],[[3552,31],[3552,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["injectdbiterr",[[3553,3],[3553,44]],[[3553,31],[3553,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["sbiterr",[[3554,3],[3554,38]],[[3554,31],[3554,38]],["blk_mem_gen_v8_4_9"],["port","output"]],["dbiterr",[[3555,3],[3555,38]],[[3555,31],[3555,38]],["blk_mem_gen_v8_4_9"],["port","output"]],["rdaddrecc",[[3556,3],[3556,40]],[[3556,31],[3556,40]],["blk_mem_gen_v8_4_9"],["port","output"]],["eccpipece",[[3557,3],[3557,40]],[[3557,31],[3557,40]],["blk_mem_gen_v8_4_9"],["port","input"]],["sleep",[[3558,3],[3558,36]],[[3558,31],[3558,36]],["blk_mem_gen_v8_4_9"],["port","input"]],["deepsleep",[[3559,3],[3559,40]],[[3559,31],[3559,40]],["blk_mem_gen_v8_4_9"],["port","input"]],["shutdown",[[3560,3],[3560,39]],[[3560,31],[3560,39]],["blk_mem_gen_v8_4_9"],["port","input"]],["rsta_busy",[[3561,3],[3561,40]],[[3561,31],[3561,40]],["blk_mem_gen_v8_4_9"],["port","output"]],["rstb_busy",[[3562,3],[3562,40]],[[3562,31],[3562,40]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_aclk",[[3566,3],[3566,39]],[[3566,33],[3566,39]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_aresetn",[[3567,3],[3567,42]],[[3567,33],[3567,42]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awid",[[3570,3],[3570,43]],[[3570,33],[3570,43]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awaddr",[[3571,3],[3571,45]],[[3571,33],[3571,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awlen",[[3572,3],[3572,44]],[[3572,33],[3572,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awsize",[[3573,3],[3573,45]],[[3573,33],[3573,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awburst",[[3574,3],[3574,46]],[[3574,33],[3574,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awvalid",[[3575,3],[3575,46]],[[3575,33],[3575,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awready",[[3576,3],[3576,46]],[[3576,33],[3576,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_wdata",[[3577,3],[3577,44]],[[3577,33],[3577,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wstrb",[[3578,3],[3578,44]],[[3578,33],[3578,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wlast",[[3579,3],[3579,44]],[[3579,33],[3579,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wvalid",[[3580,3],[3580,45]],[[3580,33],[3580,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wready",[[3581,3],[3581,45]],[[3581,33],[3581,45]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bid",[[3582,3],[3582,42]],[[3582,33],[3582,42]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bresp",[[3583,3],[3583,44]],[[3583,33],[3583,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bvalid",[[3584,3],[3584,45]],[[3584,33],[3584,45]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bready",[[3585,3],[3585,45]],[[3585,33],[3585,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arid",[[3588,3],[3588,43]],[[3588,33],[3588,43]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_araddr",[[3589,3],[3589,45]],[[3589,33],[3589,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arlen",[[3590,3],[3590,44]],[[3590,33],[3590,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arsize",[[3591,3],[3591,45]],[[3591,33],[3591,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arburst",[[3592,3],[3592,46]],[[3592,33],[3592,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arvalid",[[3593,3],[3593,46]],[[3593,33],[3593,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arready",[[3594,3],[3594,46]],[[3594,33],[3594,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rid",[[3595,3],[3595,42]],[[3595,33],[3595,42]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rdata",[[3596,3],[3596,44]],[[3596,33],[3596,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rresp",[[3597,3],[3597,44]],[[3597,33],[3597,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rlast",[[3598,3],[3598,44]],[[3598,33],[3598,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rvalid",[[3599,3],[3599,45]],[[3599,33],[3599,45]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rready",[[3600,3],[3600,45]],[[3600,33],[3600,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_injectsbiterr",[[3603,3],[3603,52]],[[3603,33],[3603,52]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_injectdbiterr",[[3604,3],[3604,52]],[[3604,33],[3604,52]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_sbiterr",[[3605,3],[3605,46]],[[3605,33],[3605,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_dbiterr",[[3606,3],[3606,46]],[[3606,33],[3606,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rdaddrecc",[[3607,3],[3607,48]],[[3607,33],[3607,48]],["blk_mem_gen_v8_4_9"],["port","output"]],["SBITERR",[[3743,2],[3743,14]],[[3743,7],[3743,14]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DBITERR",[[3744,2],[3744,14]],[[3744,7],[3744,14]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWREADY",[[3745,2],[3745,20]],[[3745,7],[3745,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WREADY",[[3746,2],[3746,19]],[[3746,7],[3746,19]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BVALID",[[3747,2],[3747,19]],[[3747,7],[3747,19]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARREADY",[[3748,2],[3748,20]],[[3748,7],[3748,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RLAST",[[3749,2],[3749,18]],[[3749,7],[3749,18]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RVALID",[[3750,2],[3750,19]],[[3750,7],[3750,19]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_SBITERR",[[3751,2],[3751,20]],[[3751,7],[3751,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_DBITERR",[[3752,2],[3752,20]],[[3752,7],[3752,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["WEA",[[3754,2],[3754,53]],[[3754,31],[3754,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ADDRA",[[3755,2],[3755,55]],[[3755,31],[3755,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DINA",[[3756,2],[3756,54]],[[3756,31],[3756,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DOUTA",[[3757,2],[3757,36]],[[3757,31],[3757,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["WEB",[[3758,2],[3758,53]],[[3758,31],[3758,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ADDRB",[[3759,2],[3759,55]],[[3759,31],[3759,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DINB",[[3760,2],[3760,54]],[[3760,31],[3760,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DOUTB",[[3761,2],[3761,36]],[[3761,31],[3761,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RDADDRECC",[[3762,2],[3762,40]],[[3762,31],[3762,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWID",[[3763,2],[3763,60]],[[3763,31],[3763,41]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWADDR",[[3764,2],[3764,62]],[[3764,31],[3764,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWLEN",[[3765,2],[3765,61]],[[3765,31],[3765,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWSIZE",[[3766,2],[3766,62]],[[3766,31],[3766,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWBURST",[[3767,2],[3767,63]],[[3767,31],[3767,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WDATA",[[3768,2],[3768,61]],[[3768,31],[3768,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WSTRB",[[3769,2],[3769,61]],[[3769,31],[3769,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BID",[[3770,2],[3770,40]],[[3770,31],[3770,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BRESP",[[3771,2],[3771,42]],[[3771,31],[3771,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARID",[[3772,2],[3772,60]],[[3772,31],[3772,41]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARADDR",[[3773,2],[3773,62]],[[3773,31],[3773,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARLEN",[[3774,2],[3774,61]],[[3774,31],[3774,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARSIZE",[[3775,2],[3775,62]],[[3775,31],[3775,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARBURST",[[3776,2],[3776,63]],[[3776,31],[3776,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RID",[[3777,2],[3777,40]],[[3777,31],[3777,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RDATA",[[3778,2],[3778,42]],[[3778,31],[3778,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RRESP",[[3779,2],[3779,42]],[[3779,31],[3779,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RDADDRECC",[[3780,2],[3780,46]],[[3780,31],[3780,46]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["WEB_parameterized",[[3782,2],[3782,52]],[[3782,31],[3782,48]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ECCPIPECE",[[3783,2],[3783,40]],[[3783,31],[3783,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["SLEEP",[[3784,2],[3784,36]],[[3784,31],[3784,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTA_BUSY",[[3785,2],[3785,44]],[[3785,31],[3785,40]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["RSTB_BUSY",[[3786,2],[3786,44]],[[3786,31],[3786,40]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["CLKA",[[3788,2],[3788,35]],[[3788,31],[3788,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTA",[[3789,2],[3789,35]],[[3789,31],[3789,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENA",[[3790,2],[3790,34]],[[3790,31],[3790,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["REGCEA",[[3791,2],[3791,37]],[[3791,31],[3791,37]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["CLKB",[[3792,2],[3792,35]],[[3792,31],[3792,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTB",[[3793,2],[3793,35]],[[3793,31],[3793,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENB",[[3794,2],[3794,34]],[[3794,31],[3794,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["REGCEB",[[3795,2],[3795,37]],[[3795,31],[3795,37]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["INJECTSBITERR",[[3796,2],[3796,44]],[[3796,31],[3796,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["INJECTDBITERR",[[3797,2],[3797,44]],[[3797,31],[3797,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_ACLK",[[3798,2],[3798,37]],[[3798,31],[3798,37]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_ARESETN",[[3799,2],[3799,40]],[[3799,31],[3799,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWVALID",[[3800,2],[3800,44]],[[3800,31],[3800,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WLAST",[[3801,2],[3801,42]],[[3801,31],[3801,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WVALID",[[3802,2],[3802,43]],[[3802,31],[3802,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BREADY",[[3803,2],[3803,43]],[[3803,31],[3803,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARVALID",[[3804,2],[3804,44]],[[3804,31],[3804,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RREADY",[[3805,2],[3805,43]],[[3805,31],[3805,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_INJECTSBITERR",[[3806,2],[3806,50]],[[3806,31],[3806,50]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_INJECTDBITERR",[[3807,2],[3807,50]],[[3807,31],[3807,50]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["FLOP_DELAY",[[3855,2],[3855,31]],[[3855,13],[3855,23]],["blk_mem_gen_v8_4_9"],["localparam"]],["injectsbiterr_in",[[3857,3],[3857,45]],[[3857,29],[3857,45]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["injectdbiterr_in",[[3858,3],[3858,45]],[[3858,29],[3858,45]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["rsta_in",[[3859,3],[3859,36]],[[3859,29],[3859,36]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ena_in",[[3860,3],[3860,35]],[[3860,29],[3860,35]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["regcea_in",[[3861,3],[3861,38]],[[3861,29],[3861,38]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["wea_in",[[3862,3],[3862,35]],[[3862,29],[3862,35]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["addra_in",[[3863,3],[3863,37]],[[3863,29],[3863,37]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["dina_in",[[3864,3],[3864,36]],[[3864,29],[3864,36]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["s_axi_awaddr_out_c",[[3866,2],[3866,45]],[[3866,27],[3866,45]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_araddr_out_c",[[3867,2],[3867,45]],[[3867,27],[3867,45]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_wr_en_c",[[3868,2],[3868,20]],[[3868,7],[3868,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rd_en_c",[[3869,2],[3869,20]],[[3869,7],[3869,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_aresetn_a_c",[[3870,2],[3870,20]],[[3870,7],[3870,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_arlen_c",[[3871,2],[3871,26]],[[3871,13],[3871,26]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rid_c",[[3874,2],[3874,41]],[[3874,30],[3874,41]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rdata_c",[[3875,2],[3875,44]],[[3875,31],[3875,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rresp_c",[[3876,2],[3876,26]],[[3876,13],[3876,26]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rlast_c",[[3877,2],[3877,20]],[[3877,7],[3877,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rvalid_c",[[3878,2],[3878,21]],[[3878,7],[3878,21]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rready_c",[[3879,2],[3879,21]],[[3879,7],[3879,21]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["regceb_c",[[3880,2],[3880,15]],[[3880,7],[3880,15]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["C_AXI_PAYLOAD",[[3882,2],[3882,110]],[[3882,13],[3882,26]],["blk_mem_gen_v8_4_9"],["localparam"]],["s_axi_payload_c",[[3883,2],[3883,44]],[[3883,29],[3883,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["m_axi_payload_c",[[3884,2],[3884,44]],[[3884,29],[3884,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTA_SHFT_REG",[[3888,2],[3888,29]],[[3888,12],[3888,25]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["POR_A",[[3889,2],[3889,15]],[[3889,6],[3889,11]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["RSTB_SHFT_REG",[[3890,2],[3890,29]],[[3890,12],[3890,25]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["POR_B",[[3891,2],[3891,15]],[[3891,6],[3891,11]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly",[[3893,2],[3893,17]],[[3893,6],[3893,13]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly_D",[[3894,2],[3894,19]],[[3894,6],[3894,15]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly",[[3896,2],[3896,17]],[[3896,6],[3896,13]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly_D",[[3897,2],[3897,19]],[[3897,6],[3897,15]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["RSTA_I_SAFE",[[3899,2],[3899,18]],[[3899,7],[3899,18]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTB_I_SAFE",[[3900,2],[3900,18]],[[3900,7],[3900,18]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENA_I_SAFE",[[3902,2],[3902,17]],[[3902,7],[3902,17]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENB_I_SAFE",[[3903,2],[3903,17]],[[3903,7],[3903,17]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ram_rstram_a_busy",[[3905,2],[3905,27]],[[3905,6],[3905,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ram_rstreg_a_busy",[[3906,2],[3906,27]],[[3906,6],[3906,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ram_rstram_b_busy",[[3907,2],[3907,27]],[[3907,6],[3907,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ram_rstreg_b_busy",[[3908,2],[3908,27]],[[3908,6],[3908,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly_reg",[[3910,2],[3910,21]],[[3910,6],[3910,17]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly_reg",[[3911,2],[3911,21]],[[3911,6],[3911,17]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly_reg_D",[[3913,2],[3913,23]],[[3913,6],[3913,19]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly_reg_D",[[3914,2],[3914,23]],[[3914,6],[3914,19]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["AXI_FULL_MEMORY_SLAVE",[[3972,2],[3972,86]],[[3972,13],[3972,34]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_ADDR_WIDTH_MSB",[[3973,2],[3973,81]],[[3973,13],[3973,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_ADDR_WIDTH",[[3974,2],[3974,57]],[[3974,13],[3974,29]],["blk_mem_gen_v8_4_9"],["localparam"]],["LOWER_BOUND_VAL",[[3986,2],[3986,128]],[[3986,13],[3986,28]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_ADDR_WIDTH_LSB",[[3987,2],[3987,85]],[[3987,13],[3987,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_OS_WR",[[3988,2],[3988,29]],[[3988,13],[3988,24]],["blk_mem_gen_v8_4_9"],["localparam"]],["blk_mem_gen_v8_4_9_inst",[[4477,0],[4560,3]],[[4536,4],[4536,27]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_gen_v8_4_9_mem_module"]],["C_ADDRA_WIDTH_ACTUAL",[[4228,2],[4228,65]],[[4228,13],[4228,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_ADDRB_WIDTH_ACTUAL",[[4229,2],[4229,65]],[[4229,13],[4229,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_ADDRA_WIDTH_MSB",[[4231,2],[4231,81]],[[4231,13],[4231,30]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_ADDRB_WIDTH_MSB",[[4232,2],[4232,81]],[[4232,13],[4232,30]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRA_WIDTH_MSB",[[4235,2],[4235,63]],[[4235,13],[4235,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRB_WIDTH_MSB",[[4236,2],[4236,63]],[[4236,13],[4236,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["MEM_MAP_LOWER_BOUND_VAL_A",[[4248,2],[4248,135]],[[4248,13],[4248,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["MEM_MAP_LOWER_BOUND_VAL_B",[[4249,2],[4249,135]],[[4249,13],[4249,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRA_WIDTH_LSB",[[4250,2],[4250,67]],[[4250,13],[4250,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRB_WIDTH_LSB",[[4251,2],[4251,67]],[[4251,13],[4251,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["rdaddrecc_i",[[4253,2],[4253,46]],[[4253,35],[4253,46]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["msb_zero_i",[[4254,2],[4254,61]],[[4254,51],[4254,61]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["lsb_zero_i",[[4255,2],[4255,49]],[[4255,39],[4255,49]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["axi_regs_inst",[[4388,4],[4399,5]],[[4390,4],[4390,17]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_axi_regs_fwd_v8_4"]],["axi_wr_fsm",[[4410,2],[4442,7]],[[4422,2],[4422,12]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_axi_write_wrapper_beh_v8_4"]],["axi_rd_sm",[[4444,2],[4475,3]],[[4456,2],[4456,11]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_axi_read_wrapper_beh_v8_4"]]],[],[[[["log2roundup",[[3919,2],[3919,57]],[[3919,19],[3919,30]],["blk_mem_gen_v8_4_9"],["function"]],[3934,13]],[[["data_value",[[3919,32],[3919,56]],[[3919,46],[3919,56]],["blk_mem_gen_v8_4_9","log2roundup"],["port","integer"]],["width",[[3920,6],[3920,19]],[[3920,14],[3920,19]],["blk_mem_gen_v8_4_9","log2roundup"],["variable","integer"]],["cnt",[[3921,6],[3921,17]],[[3921,14],[3921,17]],["blk_mem_gen_v8_4_9","log2roundup"],["variable","integer"]]]]],[[["log2int",[[3939,2],[3939,53]],[[3939,19],[3939,26]],["blk_mem_gen_v8_4_9"],["function"]],[3953,13]],[[["data_value",[[3939,28],[3939,52]],[[3939,42],[3939,52]],["blk_mem_gen_v8_4_9","log2int"],["port","integer"]],["width",[[3940,6],[3940,19]],[[3940,14],[3940,19]],["blk_mem_gen_v8_4_9","log2int"],["variable","integer"]],["cnt",[[3941,6],[3941,17]],[[3941,14],[3941,17]],["blk_mem_gen_v8_4_9","log2int"],["variable","integer"]]]]],[[["divroundup",[[3961,2],[3961,78]],[[3961,19],[3961,29]],["blk_mem_gen_v8_4_9"],["function"]],[3970,13]],[[["data_value",[[3961,31],[3961,55]],[[3961,45],[3961,55]],["blk_mem_gen_v8_4_9","divroundup"],["port","integer"]],["divisor",[[3961,56],[3961,77]],[[3961,70],[3961,77]],["blk_mem_gen_v8_4_9","divroundup"],["port","integer"]],["div",[[3962,6],[3962,17]],[[3962,14],[3962,17]],["blk_mem_gen_v8_4_9","divroundup"],["variable","integer"]]]]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/ip/rom/rom_stub.v",[[[[[["rom",[[18,0],[20,42]],[[18,7],[18,10]],[],["module"]],[25,9]],[[["clka",[[21,294],[21,298]],[[21,294],[21,298]],["rom"],["port"]],["ena",[[18,17],[18,20]],[[18,17],[18,20]],["rom"],["port","clka"]],["addra",[[18,22],[18,27]],[[18,22],[18,27]],["rom"],["port","ena"]],["douta",[[18,29],[18,34]],[[18,29],[18,34]],["rom"],["port","addra"]],["ena",[[22,79],[22,82]],[[22,79],[22,82]],["rom"],["port"]],["addra",[[23,81],[23,91]],[[23,86],[23,91]],["rom"],["port"]],["douta",[[24,82],[24,92]],[[24,87],[24,92]],["rom"],["port"]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v",[[[[[["STATE_LOGIC_v8_4",[[117,0],[117,52]],[[117,7],[117,23]],[],["module"]],[138,0]],[[["O",[[123,9],[123,10]],[[123,9],[123,10]],["STATE_LOGIC_v8_4"],["port"]],["I0",[[117,28],[117,30]],[[117,28],[117,30]],["STATE_LOGIC_v8_4"],["port","O"]],["I1",[[121,10],[121,14]],[[121,12],[121,14]],["STATE_LOGIC_v8_4"],["port","I0"]],["I2",[[121,14],[121,18]],[[121,16],[121,18]],["STATE_LOGIC_v8_4"],["port","I1"]],["I3",[[121,18],[121,22]],[[121,20],[121,22]],["STATE_LOGIC_v8_4"],["port","I2"]],["I4",[[121,22],[121,26]],[[121,24],[121,26]],["STATE_LOGIC_v8_4"],["port","I3"]],["I5",[[121,26],[121,30]],[[121,28],[121,30]],["STATE_LOGIC_v8_4"],["port","I4"]],["INIT",[[119,2],[119,40]],[[119,12],[119,16]],["STATE_LOGIC_v8_4"],["parameter"]],["I0",[[121,8],[121,10]],[[121,8],[121,10]],["STATE_LOGIC_v8_4"],["port"]],["O",[[125,2],[125,7]],[[125,6],[125,7]],["STATE_LOGIC_v8_4"],["variable","reg"]],["tmp",[[126,2],[126,9]],[[126,6],[126,9]],["STATE_LOGIC_v8_4"],["variable","reg"]]]]],[[["beh_vlog_muxf7_v8_4",[[139,0],[139,42]],[[139,7],[139,26]],[],["module"]],[152,0]],[[["O",[[141,11],[141,12]],[[141,11],[141,12]],["beh_vlog_muxf7_v8_4"],["port"]],["I0",[[139,31],[139,33]],[[139,31],[139,33]],["beh_vlog_muxf7_v8_4"],["port","O"]],["I1",[[144,13],[144,17]],[[144,15],[144,17]],["beh_vlog_muxf7_v8_4"],["port","I0"]],["S",[[144,17],[144,20]],[[144,19],[144,20]],["beh_vlog_muxf7_v8_4"],["port","I1"]],["O",[[142,4],[142,12]],[[142,11],[142,12]],["beh_vlog_muxf7_v8_4"],["variable","reg"]],["I0",[[144,11],[144,13]],[[144,11],[144,13]],["beh_vlog_muxf7_v8_4"],["port"]]]]],[[["beh_vlog_ff_clr_v8_4",[[153,0],[153,43]],[[153,7],[153,27]],[],["module"]],[172,0]],[[["Q",[[156,11],[156,12]],[[156,11],[156,12]],["beh_vlog_ff_clr_v8_4"],["port"]],["C",[[153,32],[153,33]],[[153,32],[153,33]],["beh_vlog_ff_clr_v8_4"],["port","Q"]],["CLR",[[158,12],[158,17]],[[158,14],[158,17]],["beh_vlog_ff_clr_v8_4"],["port","C"]],["D",[[158,17],[158,20]],[[158,19],[158,20]],["beh_vlog_ff_clr_v8_4"],["port","CLR"]],["INIT",[[154,2],[154,21]],[[154,12],[154,16]],["beh_vlog_ff_clr_v8_4"],["parameter"]],["FLOP_DELAY",[[155,0],[155,28]],[[155,11],[155,21]],["beh_vlog_ff_clr_v8_4"],["localparam"]],["C",[[158,11],[158,12]],[[158,11],[158,12]],["beh_vlog_ff_clr_v8_4"],["port"]],["Q",[[160,4],[160,9]],[[160,8],[160,9]],["beh_vlog_ff_clr_v8_4"],["variable","reg"]]]]],[[["beh_vlog_ff_pre_v8_4",[[173,0],[173,43]],[[173,7],[173,27]],[],["module"]],[191,0]],[[["Q",[[177,11],[177,12]],[[177,11],[177,12]],["beh_vlog_ff_pre_v8_4"],["port"]],["C",[[173,32],[173,33]],[[173,32],[173,33]],["beh_vlog_ff_pre_v8_4"],["port","Q"]],["D",[[178,12],[178,15]],[[178,14],[178,15]],["beh_vlog_ff_pre_v8_4"],["port","C"]],["PRE",[[178,15],[178,20]],[[178,17],[178,20]],["beh_vlog_ff_pre_v8_4"],["port","D"]],["INIT",[[175,2],[175,21]],[[175,12],[175,16]],["beh_vlog_ff_pre_v8_4"],["parameter"]],["FLOP_DELAY",[[176,0],[176,28]],[[176,11],[176,21]],["beh_vlog_ff_pre_v8_4"],["localparam"]],["C",[[178,11],[178,12]],[[178,11],[178,12]],["beh_vlog_ff_pre_v8_4"],["port"]],["Q",[[180,4],[180,9]],[[180,8],[180,9]],["beh_vlog_ff_pre_v8_4"],["variable","reg"]]]]],[[["beh_vlog_ff_ce_clr_v8_4",[[192,0],[192,50]],[[192,7],[192,30]],[],["module"]],[209,0]],[[["Q",[[196,11],[196,12]],[[196,11],[196,12]],["beh_vlog_ff_ce_clr_v8_4"],["port"]],["C",[[192,35],[192,36]],[[192,35],[192,36]],["beh_vlog_ff_ce_clr_v8_4"],["port","Q"]],["CE",[[197,12],[197,16]],[[197,14],[197,16]],["beh_vlog_ff_ce_clr_v8_4"],["port","C"]],["CLR",[[197,16],[197,21]],[[197,18],[197,21]],["beh_vlog_ff_ce_clr_v8_4"],["port","CE"]],["D",[[197,21],[197,24]],[[197,23],[197,24]],["beh_vlog_ff_ce_clr_v8_4"],["port","CLR"]],["INIT",[[194,2],[194,21]],[[194,12],[194,16]],["beh_vlog_ff_ce_clr_v8_4"],["parameter"]],["FLOP_DELAY",[[195,0],[195,28]],[[195,11],[195,21]],["beh_vlog_ff_ce_clr_v8_4"],["localparam"]],["C",[[197,11],[197,12]],[[197,11],[197,12]],["beh_vlog_ff_ce_clr_v8_4"],["port"]],["Q",[[199,4],[199,9]],[[199,8],[199,9]],["beh_vlog_ff_ce_clr_v8_4"],["variable","reg"]]]]],[[["write_netlist_v8_4",[[210,0],[218,4]],[[210,7],[210,25]],[],["module"]],[678,0]],[[["C_AXI_TYPE",[[212,3],[212,32]],[[212,18],[212,28]],["write_netlist_v8_4"],["parameter-port","parameter"]],["S_ACLK",[[220,10],[220,16]],[[220,10],[220,16]],["write_netlist_v8_4"],["port"]],["S_ARESETN",[[215,12],[215,21]],[[215,12],[215,21]],["write_netlist_v8_4"],["port","S_ACLK"]],["S_AXI_AWVALID",[[215,23],[215,36]],[[215,23],[215,36]],["write_netlist_v8_4"],["port","S_ARESETN"]],["S_AXI_WVALID",[[215,38],[215,50]],[[215,38],[215,50]],["write_netlist_v8_4"],["port","S_AXI_AWVALID"]],["S_AXI_BREADY",[[215,52],[215,64]],[[215,52],[215,64]],["write_netlist_v8_4"],["port","S_AXI_WVALID"]],["w_last_c",[[216,4],[216,12]],[[216,4],[216,12]],["write_netlist_v8_4"],["port","S_AXI_BREADY"]],["bready_timeout_c",[[216,14],[216,30]],[[216,14],[216,30]],["write_netlist_v8_4"],["port","w_last_c"]],["aw_ready_r",[[216,32],[216,42]],[[216,32],[216,42]],["write_netlist_v8_4"],["port","bready_timeout_c"]],["S_AXI_WREADY",[[216,44],[216,56]],[[216,44],[216,56]],["write_netlist_v8_4"],["port","aw_ready_r"]],["S_AXI_BVALID",[[216,58],[216,70]],[[216,58],[216,70]],["write_netlist_v8_4"],["port","S_AXI_WREADY"]],["S_AXI_WR_EN",[[217,4],[217,15]],[[217,4],[217,15]],["write_netlist_v8_4"],["port","S_AXI_BVALID"]],["addr_en_c",[[217,17],[217,26]],[[217,17],[217,26]],["write_netlist_v8_4"],["port","S_AXI_WR_EN"]],["incr_addr_c",[[217,28],[217,39]],[[217,28],[217,39]],["write_netlist_v8_4"],["port","addr_en_c"]],["bvalid_c",[[217,41],[217,49]],[[217,41],[217,49]],["write_netlist_v8_4"],["port","incr_addr_c"]],["S_ARESETN",[[221,10],[221,19]],[[221,10],[221,19]],["write_netlist_v8_4"],["port"]],["S_AXI_AWVALID",[[222,10],[222,23]],[[222,10],[222,23]],["write_netlist_v8_4"],["port"]],["S_AXI_WVALID",[[223,10],[223,22]],[[223,10],[223,22]],["write_netlist_v8_4"],["port"]],["S_AXI_BREADY",[[224,10],[224,22]],[[224,10],[224,22]],["write_netlist_v8_4"],["port"]],["w_last_c",[[225,10],[225,18]],[[225,10],[225,18]],["write_netlist_v8_4"],["port"]],["bready_timeout_c",[[226,10],[226,26]],[[226,10],[226,26]],["write_netlist_v8_4"],["port"]],["aw_ready_r",[[227,11],[227,21]],[[227,11],[227,21]],["write_netlist_v8_4"],["port"]],["S_AXI_WREADY",[[228,11],[228,23]],[[228,11],[228,23]],["write_netlist_v8_4"],["port"]],["S_AXI_BVALID",[[229,11],[229,23]],[[229,11],[229,23]],["write_netlist_v8_4"],["port"]],["S_AXI_WR_EN",[[230,11],[230,22]],[[230,11],[230,22]],["write_netlist_v8_4"],["port"]],["addr_en_c",[[231,11],[231,20]],[[231,11],[231,20]],["write_netlist_v8_4"],["port"]],["incr_addr_c",[[232,11],[232,22]],[[232,11],[232,22]],["write_netlist_v8_4"],["port"]],["bvalid_c",[[233,11],[233,19]],[[233,11],[233,19]],["write_netlist_v8_4"],["port"]],["w_ready_r_7",[[238,2],[238,18]],[[238,7],[238,18]],["write_netlist_v8_4"],["variable","wire"]],["w_ready_c",[[430,2],[430,16]],[[430,7],[430,16]],["write_netlist_v8_4"],["variable","wire"]],["aw_ready_c",[[431,2],[431,17]],[[431,7],[431,17]],["write_netlist_v8_4"],["variable","wire"]],["NlwRenamedSignal_bvalid_c",[[241,2],[241,32]],[[241,7],[241,32]],["write_netlist_v8_4"],["variable","wire"]],["NlwRenamedSignal_incr_addr_c",[[242,2],[242,35]],[[242,7],[242,35]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd3_13",[[243,2],[243,32]],[[243,7],[243,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_14",[[244,2],[244,32]],[[244,7],[244,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_15",[[245,2],[245,32]],[[245,7],[245,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_16",[[246,2],[246,32]],[[246,7],[246,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_In",[[437,2],[437,32]],[[437,7],[437,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd3_In",[[438,2],[438,32]],[[438,7],[438,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_In",[[439,2],[439,32]],[[439,7],[439,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_In",[[440,2],[440,32]],[[440,7],[440,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_In1_21",[[251,2],[251,36]],[[251,7],[251,36]],["write_netlist_v8_4"],["variable","wire"]],["Mmux_aw_ready_c",[[252,2],[252,28]],[[252,13],[252,28]],["write_netlist_v8_4"],["variable","wire"]],["aw_ready_r_2",[[451,0],[459,5]],[[453,2],[453,14]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["w_ready_r",[[460,0],[468,5]],[[462,2],[462,11]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd4",[[469,1],[477,5]],[[471,2],[471,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_pre_v8_4"]],["present_state_FSM_FFd3",[[478,0],[486,5]],[[480,2],[480,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd2",[[487,0],[495,5]],[[489,2],[489,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd1",[[496,1],[504,5]],[[498,2],[498,24]],["write_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd3_In1",[[505,1],[516,5]],[[507,2],[507,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd2_In1",[[577,1],[588,5]],[[579,2],[579,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_addr_en_c_0_1",[[529,1],[540,5]],[[531,2],[531,20]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_w_ready_c_0_1",[[344,1],[354,5]],[[346,2],[346,20]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd1_In1",[[661,1],[672,5]],[[663,2],[663,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_WR_EN_0_1",[[541,1],[552,5]],[[543,2],[543,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd4_In1",[[601,1],[612,5]],[[603,2],[603,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd4_In2",[[613,1],[624,5]],[[615,2],[615,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_1",[[399,0],[409,5]],[[401,2],[401,21]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_2",[[517,0],[528,5]],[[519,2],[519,21]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["w_ready_r_8",[[429,2],[429,18]],[[429,7],[429,18]],["write_netlist_v8_4"],["variable","wire"]],["NlwRenamedSig_OI_bvalid_c",[[432,2],[432,32]],[[432,7],[432,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_16",[[433,2],[433,32]],[[433,7],[433,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_17",[[434,2],[434,32]],[[434,7],[434,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd3_18",[[435,2],[435,32]],[[435,7],[435,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_19",[[436,2],[436,32]],[[436,7],[436,32]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_In1_24",[[441,2],[441,36]],[[441,7],[441,36]],["write_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd4_In1_25",[[442,2],[442,36]],[[442,7],[442,36]],["write_netlist_v8_4"],["variable","wire"]],["N2",[[443,2],[443,9]],[[443,7],[443,9]],["write_netlist_v8_4"],["variable","wire"]],["N4",[[444,2],[444,9]],[[444,7],[444,9]],["write_netlist_v8_4"],["variable","wire"]],["Mmux_incr_addr_c_0_1",[[553,1],[564,5]],[[555,2],[555,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_11",[[565,0],[576,5]],[[567,2],[567,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd2_In2",[[589,0],[600,5]],[[591,2],[591,28]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_w_ready_c_0_SW0",[[625,1],[636,5]],[[627,2],[627,22]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_w_ready_c_0_Q",[[637,1],[648,5]],[[639,2],[639,20]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_aw_ready_c_0_11_SW0",[[649,1],[660,5]],[[651,2],[651,26]],["write_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]]]]],[[["read_netlist_v8_4",[[679,0],[685,63]],[[679,7],[679,24]],[],["module"]],[1037,0]],[[["C_AXI_TYPE",[[680,6],[680,46]],[[680,16],[680,26]],["read_netlist_v8_4"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[681,6],[681,47]],[[681,16],[681,29]],["read_netlist_v8_4"],["parameter-port","parameter"]],["S_AXI_R_LAST_INT",[[687,10],[687,26]],[[687,10],[687,26]],["read_netlist_v8_4"],["port"]],["S_ACLK",[[682,28],[682,34]],[[682,28],[682,34]],["read_netlist_v8_4"],["port","S_AXI_R_LAST_INT"]],["S_ARESETN",[[682,36],[682,45]],[[682,36],[682,45]],["read_netlist_v8_4"],["port","S_ACLK"]],["S_AXI_ARVALID",[[682,47],[682,60]],[[682,47],[682,60]],["read_netlist_v8_4"],["port","S_ARESETN"]],["S_AXI_RREADY",[[683,10],[683,22]],[[683,10],[683,22]],["read_netlist_v8_4"],["port","S_AXI_ARVALID"]],["S_AXI_INCR_ADDR",[[683,23],[683,38]],[[683,23],[683,38]],["read_netlist_v8_4"],["port","S_AXI_RREADY"]],["S_AXI_ADDR_EN",[[683,39],[683,52]],[[683,39],[683,52]],["read_netlist_v8_4"],["port","S_AXI_INCR_ADDR"]],["S_AXI_SINGLE_TRANS",[[684,10],[684,28]],[[684,10],[684,28]],["read_netlist_v8_4"],["port","S_AXI_ADDR_EN"]],["S_AXI_MUX_SEL",[[684,29],[684,42]],[[684,29],[684,42]],["read_netlist_v8_4"],["port","S_AXI_SINGLE_TRANS"]],["S_AXI_R_LAST",[[684,44],[684,56]],[[684,44],[684,56]],["read_netlist_v8_4"],["port","S_AXI_MUX_SEL"]],["S_AXI_ARREADY",[[684,58],[684,71]],[[684,58],[684,71]],["read_netlist_v8_4"],["port","S_AXI_R_LAST"]],["S_AXI_RLAST",[[685,10],[685,21]],[[685,10],[685,21]],["read_netlist_v8_4"],["port","S_AXI_ARREADY"]],["S_AXI_RVALID",[[685,23],[685,35]],[[685,23],[685,35]],["read_netlist_v8_4"],["port","S_AXI_RLAST"]],["S_AXI_RD_EN",[[685,37],[685,48]],[[685,37],[685,48]],["read_netlist_v8_4"],["port","S_AXI_RVALID"]],["S_AXI_ARLEN",[[685,50],[685,61]],[[685,50],[685,61]],["read_netlist_v8_4"],["port","S_AXI_RD_EN"]],["S_ACLK",[[688,10],[688,16]],[[688,10],[688,16]],["read_netlist_v8_4"],["port"]],["S_ARESETN",[[689,10],[689,19]],[[689,10],[689,19]],["read_netlist_v8_4"],["port"]],["S_AXI_ARVALID",[[690,10],[690,23]],[[690,10],[690,23]],["read_netlist_v8_4"],["port"]],["S_AXI_RREADY",[[691,10],[691,22]],[[691,10],[691,22]],["read_netlist_v8_4"],["port"]],["S_AXI_INCR_ADDR",[[692,11],[692,26]],[[692,11],[692,26]],["read_netlist_v8_4"],["port"]],["S_AXI_ADDR_EN",[[693,11],[693,24]],[[693,11],[693,24]],["read_netlist_v8_4"],["port"]],["S_AXI_SINGLE_TRANS",[[694,11],[694,29]],[[694,11],[694,29]],["read_netlist_v8_4"],["port"]],["S_AXI_MUX_SEL",[[695,11],[695,24]],[[695,11],[695,24]],["read_netlist_v8_4"],["port"]],["S_AXI_R_LAST",[[696,11],[696,23]],[[696,11],[696,23]],["read_netlist_v8_4"],["port"]],["S_AXI_ARREADY",[[697,11],[697,24]],[[697,11],[697,24]],["read_netlist_v8_4"],["port"]],["S_AXI_RLAST",[[698,11],[698,22]],[[698,11],[698,22]],["read_netlist_v8_4"],["port"]],["S_AXI_RVALID",[[699,11],[699,23]],[[699,11],[699,23]],["read_netlist_v8_4"],["port"]],["S_AXI_RD_EN",[[700,11],[700,22]],[[700,11],[700,22]],["read_netlist_v8_4"],["port"]],["S_AXI_ARLEN",[[701,10],[701,27]],[[701,16],[701,27]],["read_netlist_v8_4"],["port"]],["present_state_FSM_FFd1_13",[[703,2],[703,32]],[[703,7],[703,32]],["read_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_14",[[704,2],[704,32]],[[704,7],[704,32]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_outstanding_read_r_15",[[705,2],[705,41]],[[705,7],[705,41]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_ar_ready_r_16",[[706,2],[706,33]],[[706,7],[706,33]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_r_last_r_17",[[707,2],[707,31]],[[707,7],[707,31]],["read_netlist_v8_4"],["variable","wire"]],["NlwRenamedSig_OI_gaxi_full_sm_r_valid_r",[[708,2],[708,46]],[[708,7],[708,46]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_r_valid_c",[[709,2],[709,29]],[[709,7],[709,29]],["read_netlist_v8_4"],["variable","wire"]],["S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o",[[710,2],[710,49]],[[710,7],[710,49]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_ar_ready_c",[[711,2],[711,30]],[[711,7],[711,30]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_outstanding_read_c",[[712,2],[712,38]],[[712,7],[712,38]],["read_netlist_v8_4"],["variable","wire"]],["NlwRenamedSig_OI_S_AXI_R_LAST",[[713,2],[713,36]],[[713,7],[713,36]],["read_netlist_v8_4"],["variable","wire"]],["S_AXI_ARLEN_7_GND_8_o_equal_1_o",[[714,2],[714,38]],[[714,7],[714,38]],["read_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd2_In",[[715,2],[715,32]],[[715,7],[715,32]],["read_netlist_v8_4"],["variable","wire"]],["present_state_FSM_FFd1_In",[[716,2],[716,32]],[[716,7],[716,32]],["read_netlist_v8_4"],["variable","wire"]],["Mmux_S_AXI_R_LAST13",[[717,2],[717,26]],[[717,7],[717,26]],["read_netlist_v8_4"],["variable","wire"]],["N01",[[718,2],[718,10]],[[718,7],[718,10]],["read_netlist_v8_4"],["variable","wire"]],["N2",[[719,2],[719,9]],[[719,7],[719,9]],["read_netlist_v8_4"],["variable","wire"]],["Mmux_gaxi_full_sm_ar_ready_c11",[[720,2],[720,37]],[[720,7],[720,37]],["read_netlist_v8_4"],["variable","wire"]],["N4",[[721,2],[721,9]],[[721,7],[721,9]],["read_netlist_v8_4"],["variable","wire"]],["N8",[[722,2],[722,9]],[[722,7],[722,9]],["read_netlist_v8_4"],["variable","wire"]],["N9",[[723,2],[723,9]],[[723,7],[723,9]],["read_netlist_v8_4"],["variable","wire"]],["N10",[[724,2],[724,10]],[[724,7],[724,10]],["read_netlist_v8_4"],["variable","wire"]],["N11",[[725,2],[725,10]],[[725,7],[725,10]],["read_netlist_v8_4"],["variable","wire"]],["N12",[[726,2],[726,10]],[[726,7],[726,10]],["read_netlist_v8_4"],["variable","wire"]],["N13",[[727,2],[727,10]],[[727,7],[727,10]],["read_netlist_v8_4"],["variable","wire"]],["gaxi_full_sm_outstanding_read_r",[[734,2],[741,5]],[[736,2],[736,33]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["gaxi_full_sm_r_valid_r",[[742,2],[750,5]],[[744,2],[744,24]],["read_netlist_v8_4"],["instance","beh_vlog_ff_ce_clr_v8_4"]],["gaxi_full_sm_ar_ready_r",[[751,2],[758,5]],[[753,2],[753,25]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["gaxi_full_sm_r_last_r",[[759,2],[767,5]],[[761,2],[761,23]],["read_netlist_v8_4"],["instance","beh_vlog_ff_ce_clr_v8_4"]],["present_state_FSM_FFd2",[[768,2],[775,5]],[[770,2],[770,24]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["present_state_FSM_FFd1",[[776,2],[783,5]],[[778,2],[778,24]],["read_netlist_v8_4"],["instance","beh_vlog_ff_clr_v8_4"]],["S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o1",[[784,2],[794,5]],[[786,2],[786,45]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_SINGLE_TRANS11",[[795,2],[805,5]],[[797,2],[797,27]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_ADDR_EN11",[[806,2],[816,5]],[[808,2],[808,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd2_In1",[[817,2],[827,5]],[[819,2],[819,28]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST131",[[828,2],[838,5]],[[830,2],[830,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_INCR_ADDR11",[[839,2],[849,5]],[[841,2],[841,24]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["S_AXI_ARLEN_7_GND_8_o_equal_1_o_7_SW0",[[850,2],[860,5]],[[852,2],[852,39]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["S_AXI_ARLEN_7_GND_8_o_equal_1_o_7_Q",[[861,2],[871,5]],[[863,2],[863,37]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_outstanding_read_c1_SW0",[[872,2],[882,5]],[[874,2],[874,43]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_outstanding_read_c1",[[883,2],[893,5]],[[885,2],[885,39]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c12",[[894,2],[904,5]],[[896,2],[896,32]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST11_SW0",[[905,2],[915,5]],[[907,2],[907,25]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST11",[[916,2],[926,5]],[[918,2],[918,21]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["S_AXI_MUX_SEL1",[[927,2],[937,5]],[[929,2],[929,16]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_RD_EN11",[[938,2],[948,5]],[[940,2],[940,20]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd1_In3",[[949,2],[954,5]],[[949,22],[949,48]],["read_netlist_v8_4"],["instance","beh_vlog_muxf7_v8_4"]],["present_state_FSM_FFd1_In3_F",[[956,2],[966,5]],[[958,2],[958,30]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["present_state_FSM_FFd1_In3_G",[[967,2],[977,5]],[[969,2],[969,30]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c14",[[978,2],[983,5]],[[978,22],[978,52]],["read_netlist_v8_4"],["instance","beh_vlog_muxf7_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c14_F",[[984,2],[994,5]],[[986,2],[986,34]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_gaxi_full_sm_ar_ready_c14_G",[[995,2],[1005,5]],[[997,2],[997,34]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST1",[[1006,2],[1011,5]],[[1006,22],[1006,40]],["read_netlist_v8_4"],["instance","beh_vlog_muxf7_v8_4"]],["Mmux_S_AXI_R_LAST1_F",[[1012,2],[1022,5]],[[1014,2],[1014,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]],["Mmux_S_AXI_R_LAST1_G",[[1023,2],[1033,5]],[[1025,2],[1025,22]],["read_netlist_v8_4"],["instance","STATE_LOGIC_v8_4"]]]]],[[["blk_mem_axi_write_wrapper_beh_v8_4",[[1038,0],[1074,6]],[[1038,7],[1038,41]],[],["module"]],[1313,0]],[[["C_INTERFACE_TYPE",[[1041,4],[1041,44]],[[1041,14],[1041,30]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_TYPE",[[1042,4],[1042,44]],[[1042,14],[1042,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_SLAVE_TYPE",[[1043,4],[1043,44]],[[1043,14],[1043,30]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_MEMORY_TYPE",[[1044,4],[1044,44]],[[1044,14],[1044,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_WRITE_DEPTH_A",[[1045,4],[1045,44]],[[1045,14],[1045,29]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_AWADDR_WIDTH",[[1046,4],[1046,45]],[[1046,14],[1046,32]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_ADDRA_WIDTH",[[1047,4],[1047,42]],[[1047,14],[1047,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_WDATA_WIDTH",[[1048,4],[1048,45]],[[1048,14],[1048,31]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_HAS_AXI_ID",[[1049,4],[1049,44]],[[1049,14],[1049,26]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_ID_WIDTH",[[1050,4],[1050,44]],[[1050,14],[1050,28]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_OS_WR",[[1052,4],[1052,44]],[[1052,14],[1052,25]],["blk_mem_axi_write_wrapper_beh_v8_4"],["port","parameter"]],["FLOP_DELAY",[[1076,2],[1076,31]],[[1076,13],[1076,23]],["blk_mem_axi_write_wrapper_beh_v8_4"],["localparam"]],["C_RANGE",[[1078,3],[1083,59]],[[1078,14],[1078,21]],["blk_mem_axi_write_wrapper_beh_v8_4"],["localparam"]],["bvalid_c",[[1088,2],[1088,15]],[[1088,7],[1088,15]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["bready_timeout_c",[[1089,2],[1089,35]],[[1089,6],[1089,22]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_rd_cnt_c",[[1090,2],[1090,28]],[[1090,13],[1090,28]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["bvalid_r",[[1091,2],[1091,27]],[[1091,6],[1091,14]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_count_r",[[1092,2],[1092,30]],[[1092,12],[1092,26]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awaddr_reg",[[1093,2],[1094,61]],[[1094,47],[1094,57]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_wr_cnt_r",[[1095,2],[1095,31]],[[1095,12],[1095,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["bvalid_rd_cnt_r",[[1096,2],[1096,31]],[[1096,12],[1096,27]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["w_last_c",[[1097,2],[1097,15]],[[1097,7],[1097,15]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["addr_en_c",[[1098,2],[1098,16]],[[1098,7],[1098,16]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["incr_addr_c",[[1099,2],[1099,18]],[[1099,7],[1099,18]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["aw_ready_r",[[1100,2],[1100,17]],[[1100,7],[1100,17]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["dec_alen_c",[[1101,2],[1101,17]],[[1101,7],[1101,17]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["bvalid_d1_c",[[1102,2],[1102,21]],[[1102,6],[1102,17]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awlen_cntr_r",[[1103,2],[1103,28]],[[1103,12],[1103,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awlen_int",[[1104,2],[1104,25]],[[1104,12],[1104,21]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["awburst_int",[[1105,2],[1105,27]],[[1105,12],[1105,23]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["total_bytes",[[1107,2],[1107,38]],[[1107,10],[1107,21]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["wrap_boundary",[[1108,2],[1108,38]],[[1108,10],[1108,23]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["wrap_base_addr",[[1109,2],[1109,38]],[[1109,10],[1109,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["num_of_bytes_c",[[1110,2],[1110,38]],[[1110,10],[1110,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["num_of_bytes_r",[[1111,2],[1111,38]],[[1111,10],[1111,24]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","integer"]],["axi_bid_array",[[1113,2],[1113,45]],[[1113,27],[1113,40]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","reg"]],["S_AXI_BVALID_axi_wr_fsm",[[1114,2],[1114,30]],[[1114,7],[1114,30]],["blk_mem_axi_write_wrapper_beh_v8_4"],["variable","wire"]],["axi_wr_fsm",[[1119,1],[1135,4]],[[1119,47],[1119,57]],["blk_mem_axi_write_wrapper_beh_v8_4"],["instance","write_netlist_v8_4"]]]]],[[["blk_mem_axi_read_wrapper_beh_v8_4",[[1314,0],[1350,6]],[[1314,7],[1314,40]],[],["module"]],[1536,0]],[[["C_INTERFACE_TYPE",[[1317,4],[1317,45]],[[1317,15],[1317,31]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_TYPE",[[1318,4],[1318,45]],[[1318,15],[1318,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_SLAVE_TYPE",[[1319,4],[1319,45]],[[1319,15],[1319,31]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_MEMORY_TYPE",[[1320,4],[1320,45]],[[1320,15],[1320,28]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_WRITE_WIDTH_A",[[1321,4],[1321,45]],[[1321,15],[1321,30]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_WRITE_DEPTH_A",[[1322,4],[1322,46]],[[1322,15],[1322,30]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_ADDRA_WIDTH",[[1323,4],[1323,46]],[[1323,15],[1323,28]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_PIPELINE_STAGES",[[1324,4],[1324,45]],[[1324,15],[1324,36]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_ARADDR_WIDTH",[[1325,4],[1325,46]],[[1325,15],[1325,33]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_HAS_AXI_ID",[[1326,4],[1326,45]],[[1326,15],[1326,27]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_AXI_ID_WIDTH",[[1327,4],[1327,45]],[[1327,15],[1327,29]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["C_ADDRB_WIDTH",[[1328,4],[1328,46]],[[1328,15],[1328,28]],["blk_mem_axi_read_wrapper_beh_v8_4"],["port","parameter"]],["FLOP_DELAY",[[1352,2],[1352,31]],[[1352,13],[1352,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["localparam"]],["C_RANGE",[[1353,2],[1358,57]],[[1353,13],[1353,20]],["blk_mem_axi_read_wrapper_beh_v8_4"],["localparam"]],["ar_id_r",[[1362,2],[1362,36]],[[1362,27],[1362,34]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["addr_en_c",[[1363,2],[1363,16]],[[1363,7],[1363,16]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["rd_en_c",[[1364,2],[1364,14]],[[1364,7],[1364,14]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["incr_addr_c",[[1365,2],[1365,18]],[[1365,7],[1365,18]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["single_trans_c",[[1366,2],[1366,21]],[[1366,7],[1366,21]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["dec_alen_c",[[1367,2],[1367,17]],[[1367,7],[1367,17]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["mux_sel_c",[[1368,2],[1368,16]],[[1368,7],[1368,16]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["r_last_c",[[1369,2],[1369,15]],[[1369,7],[1369,15]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["r_last_int_c",[[1370,2],[1370,19]],[[1370,7],[1370,19]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["araddr_out",[[1371,2],[1371,39]],[[1371,29],[1371,39]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","wire"]],["arlen_int_r",[[1373,2],[1373,25]],[[1373,12],[1373,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["arlen_cntr",[[1374,2],[1374,28]],[[1374,12],[1374,22]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["arburst_int_c",[[1375,2],[1375,27]],[[1375,12],[1375,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["arburst_int_r",[[1376,2],[1376,27]],[[1376,12],[1376,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["araddr_reg",[[1377,2],[1378,60]],[[1378,47],[1378,57]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["num_of_bytes_c",[[1379,2],[1379,38]],[[1379,10],[1379,24]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["total_bytes",[[1380,2],[1380,38]],[[1380,10],[1380,21]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["num_of_bytes_r",[[1381,2],[1381,38]],[[1381,10],[1381,24]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_base_addr_r",[[1382,2],[1382,38]],[[1382,10],[1382,26]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_boundary_r",[[1383,2],[1383,38]],[[1383,10],[1383,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["arlen_int_c",[[1385,2],[1385,25]],[[1385,12],[1385,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","reg"]],["total_bytes_c",[[1386,2],[1386,38]],[[1386,10],[1386,23]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_base_addr_c",[[1387,2],[1387,38]],[[1387,10],[1387,26]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["wrap_boundary_c",[[1388,2],[1388,38]],[[1388,10],[1388,25]],["blk_mem_axi_read_wrapper_beh_v8_4"],["variable","integer"]],["axi_read_fsm",[[1393,2],[1416,7]],[[1396,4],[1396,16]],["blk_mem_axi_read_wrapper_beh_v8_4"],["instance","read_netlist_v8_4"]]]]],[[["blk_mem_axi_regs_fwd_v8_4",[[1537,0],[1548,6]],[[1537,7],[1537,32]],[],["module"]],[1599,0]],[[["C_DATA_WIDTH",[[1538,4],[1538,30]],[[1538,14],[1538,26]],["blk_mem_axi_regs_fwd_v8_4"],["parameter-port","parameter"]],["ACLK",[[1540,4],[1540,16]],[[1540,12],[1540,16]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["ARESET",[[1541,4],[1541,18]],[[1541,12],[1541,18]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["S_VALID",[[1542,4],[1542,19]],[[1542,12],[1542,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["S_READY",[[1543,4],[1543,19]],[[1543,12],[1543,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","output"]],["S_PAYLOAD_DATA",[[1544,4],[1544,45]],[[1544,31],[1544,45]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["M_VALID",[[1545,4],[1545,19]],[[1545,12],[1545,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","output"]],["M_READY",[[1546,4],[1546,19]],[[1546,12],[1546,19]],["blk_mem_axi_regs_fwd_v8_4"],["port","input"]],["M_PAYLOAD_DATA",[[1547,4],[1547,49]],[[1547,35],[1547,49]],["blk_mem_axi_regs_fwd_v8_4"],["port","reg"]],["STORAGE_DATA",[[1550,4],[1550,40]],[[1550,28],[1550,40]],["blk_mem_axi_regs_fwd_v8_4"],["variable","reg"]],["S_READY_I",[[1551,4],[1551,18]],[[1551,9],[1551,18]],["blk_mem_axi_regs_fwd_v8_4"],["variable","wire"]],["M_VALID_I",[[1552,4],[1552,18]],[[1552,9],[1552,18]],["blk_mem_axi_regs_fwd_v8_4"],["variable","reg"]],["ARESET_D",[[1553,4],[1553,23]],[[1553,15],[1553,23]],["blk_mem_axi_regs_fwd_v8_4"],["variable","reg"]]]]],[[["blk_mem_gen_v8_4_9_output_stage",[[1607,0],[1640,2]],[[1607,7],[1607,38]],[],["module"]],[1902,0]],[[["C_FAMILY",[[1608,4],[1608,47]],[[1608,14],[1608,22]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_XDEVICEFAMILY",[[1609,4],[1609,47]],[[1609,14],[1609,29]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_RST_TYPE",[[1610,4],[1610,44]],[[1610,14],[1610,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_RST",[[1611,4],[1611,39]],[[1611,14],[1611,23]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_RSTRAM",[[1612,4],[1612,39]],[[1612,14],[1612,22]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_RST_PRIORITY",[[1613,4],[1613,42]],[[1613,14],[1613,28]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_INIT_VAL",[[1614,4],[1614,41]],[[1614,14],[1614,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_EN",[[1615,4],[1615,39]],[[1615,14],[1615,22]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_REGCE",[[1616,4],[1616,39]],[[1616,14],[1616,25]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_DATA_WIDTH",[[1617,4],[1617,40]],[[1617,14],[1617,26]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[1618,4],[1618,40]],[[1618,14],[1618,27]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS",[[1619,4],[1619,39]],[[1619,14],[1619,35]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[1620,4],[1620,39]],[[1620,14],[1620,27]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_USE_ECC",[[1621,4],[1621,39]],[[1621,14],[1621,23]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["NUM_STAGES",[[1622,4],[1622,39]],[[1622,14],[1622,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["C_EN_ECC_PIPE",[[1623,1],[1623,36]],[[1623,11],[1623,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["FLOP_DELAY",[[1624,4],[1624,41]],[[1624,14],[1624,24]],["blk_mem_gen_v8_4_9_output_stage"],["parameter-port","parameter"]],["CLK",[[1627,3],[1627,36]],[[1627,33],[1627,36]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["RST",[[1628,3],[1628,36]],[[1628,33],[1628,36]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["EN",[[1629,3],[1629,35]],[[1629,33],[1629,35]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["REGCE",[[1630,3],[1630,38]],[[1630,33],[1630,38]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["DIN_I",[[1631,3],[1631,38]],[[1631,33],[1631,38]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["DOUT",[[1632,3],[1632,37]],[[1632,33],[1632,37]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["SBITERR_IN_I",[[1633,3],[1633,45]],[[1633,33],[1633,45]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["DBITERR_IN_I",[[1634,3],[1634,45]],[[1634,33],[1634,45]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["SBITERR",[[1635,3],[1635,40]],[[1635,33],[1635,40]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["DBITERR",[[1636,3],[1636,40]],[[1636,33],[1636,40]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["RDADDRECC_IN_I",[[1637,3],[1637,51]],[[1637,37],[1637,51]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["ECCPIPECE",[[1638,3],[1638,42]],[[1638,33],[1638,42]],["blk_mem_gen_v8_4_9_output_stage"],["port","input"]],["RDADDRECC",[[1639,3],[1639,46]],[[1639,37],[1639,46]],["blk_mem_gen_v8_4_9_output_stage"],["port","reg"]],["REG_STAGES",[[1689,2],[1689,63]],[[1689,13],[1689,23]],["blk_mem_gen_v8_4_9_output_stage"],["localparam"]],["out_regs",[[1693,2],[1693,44]],[[1693,36],[1693,44]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["rdaddrecc_regs",[[1694,2],[1694,51]],[[1694,37],[1694,51]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["sbiterr_regs",[[1695,2],[1695,35]],[[1695,23],[1695,35]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["dbiterr_regs",[[1696,2],[1696,35]],[[1696,23],[1696,35]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["init_str",[[1698,2],[1698,57]],[[1698,36],[1698,44]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["init_val",[[1699,2],[1699,44]],[[1699,36],[1699,44]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["en_i",[[1704,2],[1704,40]],[[1704,36],[1704,40]],["blk_mem_gen_v8_4_9_output_stage"],["variable","wire"]],["regce_i",[[1705,2],[1705,43]],[[1705,36],[1705,43]],["blk_mem_gen_v8_4_9_output_stage"],["variable","wire"]],["rst_i",[[1706,2],[1706,41]],[[1706,36],[1706,41]],["blk_mem_gen_v8_4_9_output_stage"],["variable","wire"]],["DIN",[[1709,2],[1709,32]],[[1709,29],[1709,32]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["RDADDRECC_IN",[[1710,2],[1710,41]],[[1710,29],[1710,41]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["SBITERR_IN",[[1711,2],[1711,39]],[[1711,29],[1711,39]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]],["DBITERR_IN",[[1712,2],[1712,39]],[[1712,29],[1712,39]],["blk_mem_gen_v8_4_9_output_stage"],["variable","reg"]]]]],[[["blk_mem_gen_v8_4_9_softecc_output_reg_stage",[[1903,0],[1920,2]],[[1903,7],[1903,50]],[],["module"]],[1989,0]],[[["C_DATA_WIDTH",[[1904,4],[1904,40]],[[1904,14],[1904,26]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[1905,4],[1905,40]],[[1905,14],[1905,27]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["C_HAS_SOFTECC_OUTPUT_REGS_B",[[1906,4],[1906,44]],[[1906,14],[1906,41]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[1907,4],[1907,39]],[[1907,14],[1907,27]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["FLOP_DELAY",[[1908,4],[1908,41]],[[1908,14],[1908,24]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["parameter-port","parameter"]],["CLK",[[1911,3],[1911,36]],[[1911,33],[1911,36]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["DIN",[[1912,3],[1912,36]],[[1912,33],[1912,36]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["DOUT",[[1913,3],[1913,37]],[[1913,33],[1913,37]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["SBITERR_IN",[[1914,3],[1914,43]],[[1914,33],[1914,43]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["DBITERR_IN",[[1915,3],[1915,43]],[[1915,33],[1915,43]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["SBITERR",[[1916,3],[1916,40]],[[1916,33],[1916,40]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["DBITERR",[[1917,3],[1917,40]],[[1917,33],[1917,40]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["RDADDRECC_IN",[[1918,3],[1918,58]],[[1918,46],[1918,58]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","input"]],["RDADDRECC",[[1919,3],[1919,55]],[[1919,46],[1919,55]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["port","reg"]],["dout_i",[[1949,2],[1949,51]],[[1949,35],[1949,41]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]],["sbiterr_i",[[1950,2],[1950,51]],[[1950,35],[1950,44]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]],["dbiterr_i",[[1951,2],[1951,51]],[[1951,35],[1951,44]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]],["rdaddrecc_i",[[1952,2],[1952,51]],[[1952,35],[1952,46]],["blk_mem_gen_v8_4_9_softecc_output_reg_stage"],["variable","reg"]]]]],[[["blk_mem_gen_v8_4_9_mem_module",[[1995,0],[2078,4]],[[1995,7],[1995,36]],[],["module"]],[3449,9]],[[["C_CORENAME",[[1996,4],[1996,62]],[[1996,14],[1996,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_FAMILY",[[1997,4],[1997,51]],[[1997,14],[1997,22]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_XDEVICEFAMILY",[[1998,4],[1998,51]],[[1998,14],[1998,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_MEM_TYPE",[[1999,4],[1999,43]],[[1999,14],[1999,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_BYTE_SIZE",[[2000,4],[2000,43]],[[2000,14],[2000,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_BRAM_BLOCK",[[2001,4],[2001,43]],[[2001,14],[2001,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_ALGORITHM",[[2002,4],[2002,43]],[[2002,14],[2002,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_PRIM_TYPE",[[2003,4],[2003,43]],[[2003,14],[2003,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_LOAD_INIT_FILE",[[2004,4],[2004,43]],[[2004,14],[2004,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INIT_FILE_NAME",[[2005,4],[2005,44]],[[2005,14],[2005,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INIT_FILE",[[2006,4],[2006,44]],[[2006,14],[2006,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_DEFAULT_DATA",[[2007,4],[2007,43]],[[2007,14],[2007,32]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_DEFAULT_DATA",[[2008,4],[2008,45]],[[2008,14],[2008,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RST_TYPE",[[2009,4],[2009,48]],[[2009,14],[2009,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_RSTA",[[2010,4],[2010,43]],[[2010,14],[2010,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RST_PRIORITY_A",[[2011,4],[2011,46]],[[2011,14],[2011,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RSTRAM_A",[[2012,4],[2012,43]],[[2012,14],[2012,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INITA_VAL",[[2013,4],[2013,45]],[[2013,14],[2013,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_ENA",[[2014,4],[2014,43]],[[2014,14],[2014,23]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_REGCEA",[[2015,4],[2015,43]],[[2015,14],[2015,26]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_BYTE_WEA",[[2016,4],[2016,43]],[[2016,14],[2016,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WEA_WIDTH",[[2017,4],[2017,43]],[[2017,14],[2017,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_MODE_A",[[2018,4],[2018,55]],[[2018,14],[2018,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_WIDTH_A",[[2019,4],[2019,44]],[[2019,14],[2019,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_WIDTH_A",[[2020,4],[2020,44]],[[2020,14],[2020,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_DEPTH_A",[[2021,4],[2021,44]],[[2021,14],[2021,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_DEPTH_A",[[2022,4],[2022,44]],[[2022,14],[2022,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_ADDRA_WIDTH",[[2023,4],[2023,43]],[[2023,14],[2023,27]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_RSTB",[[2024,4],[2024,43]],[[2024,14],[2024,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RST_PRIORITY_B",[[2025,4],[2025,46]],[[2025,14],[2025,30]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_RSTRAM_B",[[2026,4],[2026,43]],[[2026,14],[2026,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_INITB_VAL",[[2027,4],[2027,44]],[[2027,14],[2027,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_ENB",[[2028,4],[2028,43]],[[2028,14],[2028,23]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_REGCEB",[[2029,4],[2029,43]],[[2029,14],[2029,26]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_BYTE_WEB",[[2030,4],[2030,43]],[[2030,14],[2030,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WEB_WIDTH",[[2031,4],[2031,43]],[[2031,14],[2031,25]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_MODE_B",[[2032,4],[2032,55]],[[2032,14],[2032,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_WIDTH_B",[[2033,4],[2033,44]],[[2033,14],[2033,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_WIDTH_B",[[2034,4],[2034,44]],[[2034,14],[2034,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_WRITE_DEPTH_B",[[2035,4],[2035,44]],[[2035,14],[2035,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_READ_DEPTH_B",[[2036,4],[2036,44]],[[2036,14],[2036,28]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[2037,4],[2037,43]],[[2037,14],[2037,27]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_A",[[2038,4],[2038,43]],[[2038,14],[2038,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_B",[[2039,4],[2039,43]],[[2039,14],[2039,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_A",[[2040,4],[2040,43]],[[2040,14],[2040,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_B",[[2041,4],[2041,43]],[[2041,14],[2041,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_SOFTECC_INPUT_REGS_A",[[2042,4],[2042,44]],[[2042,14],[2042,40]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_SOFTECC_OUTPUT_REGS_B",[[2043,4],[2043,44]],[[2043,14],[2043,41]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_MUX_PIPELINE_STAGES",[[2044,4],[2044,43]],[[2044,14],[2044,35]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[2045,4],[2045,43]],[[2045,14],[2045,27]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_USE_ECC",[[2046,4],[2046,43]],[[2046,14],[2046,23]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_HAS_INJECTERR",[[2047,4],[2047,43]],[[2047,14],[2047,29]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_SIM_COLLISION_CHECK",[[2048,4],[2048,48]],[[2048,14],[2048,35]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_COMMON_CLK",[[2049,4],[2049,43]],[[2049,14],[2049,26]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["FLOP_DELAY",[[2050,4],[2050,45]],[[2050,14],[2050,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_COLL",[[2051,4],[2051,43]],[[2051,14],[2051,37]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_EN_ECC_PIPE",[[2052,1],[2052,40]],[[2052,11],[2052,24]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_RANGE",[[2053,4],[2053,43]],[[2053,14],[2053,38]],["blk_mem_gen_v8_4_9_mem_module"],["parameter-port","parameter"]],["CLKA",[[2055,3],[2055,35]],[[2055,31],[2055,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["RSTA",[[2056,3],[2056,35]],[[2056,31],[2056,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ENA",[[2057,3],[2057,34]],[[2057,31],[2057,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["REGCEA",[[2058,3],[2058,37]],[[2058,31],[2058,37]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["WEA",[[2059,3],[2059,34]],[[2059,31],[2059,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ADDRA",[[2060,3],[2060,36]],[[2060,31],[2060,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DINA",[[2061,3],[2061,35]],[[2061,31],[2061,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DOUTA",[[2062,3],[2062,36]],[[2062,31],[2062,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["CLKB",[[2063,3],[2063,35]],[[2063,31],[2063,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["RSTB",[[2064,3],[2064,35]],[[2064,31],[2064,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ENB",[[2065,3],[2065,34]],[[2065,31],[2065,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["REGCEB",[[2066,3],[2066,37]],[[2066,31],[2066,37]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["WEB",[[2067,3],[2067,34]],[[2067,31],[2067,34]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ADDRB",[[2068,3],[2068,36]],[[2068,31],[2068,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DINB",[[2069,3],[2069,35]],[[2069,31],[2069,35]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["DOUTB",[[2070,3],[2070,36]],[[2070,31],[2070,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["INJECTSBITERR",[[2071,3],[2071,44]],[[2071,31],[2071,44]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["INJECTDBITERR",[[2072,3],[2072,44]],[[2072,31],[2072,44]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["ECCPIPECE",[[2073,3],[2073,40]],[[2073,31],[2073,40]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["SLEEP",[[2074,3],[2074,36]],[[2074,31],[2074,36]],["blk_mem_gen_v8_4_9_mem_module"],["port","input"]],["SBITERR",[[2075,3],[2075,38]],[[2075,31],[2075,38]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["DBITERR",[[2076,3],[2076,38]],[[2076,31],[2076,38]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["RDADDRECC",[[2077,3],[2077,40]],[[2077,31],[2077,40]],["blk_mem_gen_v8_4_9_mem_module"],["port","output"]],["ADDRFILE",[[2221,2],[2221,48]],[[2221,13],[2221,21]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["COLLFILE",[[2222,2],[2222,48]],[[2222,13],[2222,21]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["ERRFILE",[[2223,2],[2223,48]],[[2223,13],[2223,20]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["COLL_DELAY",[[2227,2],[2227,38]],[[2227,13],[2227,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["CHKBIT_WIDTH",[[2232,2],[2232,162]],[[2232,13],[2232,25]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MIN_WIDTH_A",[[2234,2],[2235,46]],[[2234,13],[2234,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MIN_WIDTH_B",[[2236,2],[2237,46]],[[2236,13],[2236,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MIN_WIDTH",[[2238,2],[2239,39]],[[2238,13],[2238,22]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MAX_DEPTH_A",[[2241,2],[2242,46]],[[2241,13],[2241,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MAX_DEPTH_B",[[2243,2],[2244,46]],[[2243,13],[2243,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MAX_DEPTH",[[2245,2],[2246,39]],[[2245,13],[2245,22]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_WIDTH_RATIO_A",[[2253,2],[2253,61]],[[2253,13],[2253,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_WIDTH_RATIO_A",[[2254,2],[2254,60]],[[2254,13],[2254,31]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_WIDTH_RATIO_B",[[2255,2],[2255,61]],[[2255,13],[2255,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_WIDTH_RATIO_B",[[2256,2],[2256,60]],[[2256,13],[2256,31]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_ADDR_A_DIV",[[2261,2],[2261,61]],[[2261,13],[2261,29]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_ADDR_A_DIV",[[2262,2],[2262,60]],[[2262,13],[2262,28]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["WRITE_ADDR_B_DIV",[[2263,2],[2263,61]],[[2263,13],[2263,29]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["READ_ADDR_B_DIV",[[2264,2],[2264,60]],[[2264,13],[2264,28]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["BYTE_SIZE",[[2268,2],[2268,79]],[[2268,13],[2268,22]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["memory",[[2271,2],[2271,49]],[[2271,27],[2271,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["temp_mem_array",[[2272,2],[2272,57]],[[2272,27],[2272,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["doublebit_error",[[2273,2],[2273,60]],[[2273,41],[2273,56]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["sbiterr_arr",[[2275,2],[2275,54]],[[2275,27],[2275,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["dbiterr_arr",[[2276,2],[2276,54]],[[2276,27],[2276,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["softecc_sbiterr_arr",[[2278,2],[2278,57]],[[2278,22],[2278,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["softecc_dbiterr_arr",[[2279,2],[2279,57]],[[2279,22],[2279,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["memory_out_a",[[2281,2],[2281,39]],[[2281,27],[2281,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["memory_out_b",[[2282,2],[2282,39]],[[2282,27],[2282,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["sbiterr_in",[[2285,2],[2285,37]],[[2285,27],[2285,37]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["sbiterr_sdp",[[2286,2],[2286,38]],[[2286,27],[2286,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["dbiterr_in",[[2287,2],[2287,37]],[[2287,27],[2287,37]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["dbiterr_sdp",[[2288,2],[2288,38]],[[2288,27],[2288,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["dout_i",[[2290,2],[2290,45]],[[2290,39],[2290,45]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["dbiterr_i",[[2291,2],[2291,36]],[[2291,27],[2291,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["sbiterr_i",[[2292,2],[2292,36]],[[2292,27],[2292,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rdaddrecc_i",[[2293,2],[2293,39]],[[2293,28],[2293,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rdaddrecc_in",[[2295,2],[2295,39]],[[2295,27],[2295,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["rdaddrecc_sdp",[[2296,2],[2296,41]],[[2296,28],[2296,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["inita_val",[[2299,2],[2299,36]],[[2299,27],[2299,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["initb_val",[[2300,2],[2300,36]],[[2300,27],[2300,36]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision",[[2303,2],[2303,39]],[[2303,27],[2303,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision_a",[[2304,2],[2304,41]],[[2304,27],[2304,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision_delay_a",[[2304,2],[2304,63]],[[2304,43],[2304,63]],["blk_mem_gen_v8_4_9_mem_module"],["variable","is_collision_a"]],["is_collision_b",[[2305,2],[2305,41]],[[2305,27],[2305,41]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["is_collision_delay_b",[[2305,2],[2305,63]],[[2305,43],[2305,63]],["blk_mem_gen_v8_4_9_mem_module"],["variable","is_collision_b"]],["status",[[2309,2],[2309,33]],[[2309,27],[2309,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["initfile",[[2310,2],[2310,35]],[[2310,27],[2310,35]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["meminitfile",[[2311,2],[2311,38]],[[2311,27],[2311,38]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["mif_data",[[2313,2],[2313,39]],[[2313,31],[2313,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["mem_data",[[2314,2],[2314,39]],[[2314,31],[2314,39]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["inita_str",[[2316,2],[2316,60]],[[2316,31],[2316,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["initb_str",[[2317,2],[2317,60]],[[2317,31],[2317,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["default_data_str",[[2318,2],[2318,64]],[[2318,31],[2318,47]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["init_file_str",[[2320,2],[2320,66]],[[2320,31],[2320,44]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["mem_init_file_str",[[2321,2],[2321,65]],[[2321,31],[2321,48]],["blk_mem_gen_v8_4_9_mem_module"],["variable","reg"]],["cnt",[[2326,2],[2326,17]],[[2326,10],[2326,13]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["write_addr_a_width",[[2327,2],[2327,28]],[[2327,10],[2327,28]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["read_addr_a_width",[[2327,2],[2327,47]],[[2327,30],[2327,47]],["blk_mem_gen_v8_4_9_mem_module"],["variable","write_addr_a_width"]],["write_addr_b_width",[[2328,2],[2328,28]],[[2328,10],[2328,28]],["blk_mem_gen_v8_4_9_mem_module"],["variable","integer"]],["read_addr_b_width",[[2328,2],[2328,47]],[[2328,30],[2328,47]],["blk_mem_gen_v8_4_9_mem_module"],["variable","write_addr_b_width"]],["C_FAMILY_LOCALPARAM",[[2330,4],[2330,878]],[[2330,15],[2330,34]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["SINGLE_PORT",[[2334,2],[2334,60]],[[2334,13],[2334,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["IS_ROM",[[2335,2],[2335,60]],[[2335,13],[2335,19]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_A_WRITE",[[2336,2],[2336,37]],[[2336,13],[2336,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_B_WRITE",[[2337,2],[2337,43]],[[2337,13],[2337,24]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_A_READ",[[2338,2],[2338,43]],[[2338,13],[2338,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_B_READ",[[2339,2],[2339,42]],[[2339,13],[2339,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["HAS_B_PORT",[[2340,2],[2340,55]],[[2340,13],[2340,23]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MUX_PIPELINE_STAGES_A",[[2344,2],[2345,55]],[[2344,13],[2344,34]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["MUX_PIPELINE_STAGES_B",[[2346,2],[2347,55]],[[2346,13],[2346,34]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["NUM_OUTPUT_STAGES_A",[[2351,2],[2351,107]],[[2351,13],[2351,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["NUM_OUTPUT_STAGES_B",[[2353,2],[2353,107]],[[2353,13],[2353,32]],["blk_mem_gen_v8_4_9_mem_module"],["localparam"]],["ena_i",[[2355,2],[2355,30]],[[2355,25],[2355,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["enb_i",[[2356,2],[2356,30]],[[2356,25],[2356,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["reseta_i",[[2357,2],[2357,33]],[[2357,25],[2357,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["resetb_i",[[2358,2],[2358,33]],[[2358,25],[2358,33]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["wea_i",[[2359,2],[2359,30]],[[2359,25],[2359,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["web_i",[[2360,2],[2360,30]],[[2360,25],[2360,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rea_i",[[2361,2],[2361,30]],[[2361,25],[2361,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["reb_i",[[2362,2],[2362,30]],[[2362,25],[2362,30]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rsta_outp_stage",[[2363,2],[2363,40]],[[2363,25],[2363,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["rstb_outp_stage",[[2364,2],[2364,40]],[[2364,25],[2364,40]],["blk_mem_gen_v8_4_9_mem_module"],["variable","wire"]],["reg_a",[[3223,2],[3255,9]],[[3241,6],[3241,11]],["blk_mem_gen_v8_4_9_mem_module"],["instance","blk_mem_gen_v8_4_9_output_stage"]],["reg_b",[[3260,2],[3292,9]],[[3278,6],[3278,11]],["blk_mem_gen_v8_4_9_mem_module"],["instance","blk_mem_gen_v8_4_9_output_stage"]],["has_softecc_output_reg_stage",[[3297,0],[3313,1]],[[3303,2],[3303,30]],["blk_mem_gen_v8_4_9_mem_module"],["instance","blk_mem_gen_v8_4_9_softecc_output_reg_stage"]],["addra_delay",[[3358,4],[3358,61]],[[3358,42],[3358,53]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["wea_delay",[[3359,4],[3359,61]],[[3359,42],[3359,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["ena_delay",[[3360,4],[3360,61]],[[3360,42],[3360,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["addrb_delay",[[3361,4],[3361,61]],[[3361,42],[3361,53]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["web_delay",[[3362,4],[3362,61]],[[3362,42],[3362,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]],["enb_delay",[[3363,4],[3363,61]],[[3363,42],[3363,51]],["blk_mem_gen_v8_4_9_mem_module"],["variable","COLL_DELAY"]]],[],[[[["write_a",[[2403,2],[2408,24]],[[2403,7],[2403,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2528,8]],[[["addr",[[2404,5],[2404,42]],[[2404,38],[2404,42]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","reg"]],["byte_en",[[2405,5],[2405,45]],[[2405,38],[2405,45]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","reg"]],["data",[[2406,5],[2406,42]],[[2406,38],[2406,42]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","reg"]],["inj_sbiterr",[[2407,5],[2407,23]],[[2407,12],[2407,23]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","input"]],["inj_dbiterr",[[2408,5],[2408,23]],[[2408,12],[2408,23]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["port","input"]],["current_contents",[[2409,4],[2409,46]],[[2409,30],[2409,46]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["variable","reg"]],["address",[[2410,4],[2410,35]],[[2410,28],[2410,35]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["variable","reg"]],["i",[[2411,4],[2411,13]],[[2411,12],[2411,13]],["blk_mem_gen_v8_4_9_mem_module","write_a"],["variable","integer"]]]]],[[["write_b",[[2533,2],[2536,43]],[[2533,7],[2533,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2599,8]],[[["addr",[[2534,5],[2534,42]],[[2534,38],[2534,42]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["port","reg"]],["byte_en",[[2535,5],[2535,45]],[[2535,38],[2535,45]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["port","reg"]],["data",[[2536,5],[2536,42]],[[2536,38],[2536,42]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["port","reg"]],["current_contents",[[2537,4],[2537,46]],[[2537,30],[2537,46]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["variable","reg"]],["address",[[2538,4],[2538,37]],[[2538,30],[2538,37]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["variable","reg"]],["i",[[2539,4],[2539,13]],[[2539,12],[2539,13]],["blk_mem_gen_v8_4_9_mem_module","write_b"],["variable","integer"]]]]],[[["read_a",[[2604,2],[2606,21]],[[2604,7],[2604,13]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2638,8]],[[["addr",[[2605,5],[2605,39]],[[2605,35],[2605,39]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["port","reg"]],["reset",[[2606,5],[2606,20]],[[2606,15],[2606,20]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["port","reg"]],["address",[[2607,4],[2607,35]],[[2607,28],[2607,35]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["variable","reg"]],["i",[[2608,4],[2608,13]],[[2608,12],[2608,13]],["blk_mem_gen_v8_4_9_mem_module","read_a"],["variable","integer"]]]]],[[["read_b",[[2643,2],[2645,21]],[[2643,7],[2643,13]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2715,8]],[[["addr",[[2644,5],[2644,39]],[[2644,35],[2644,39]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["port","reg"]],["reset",[[2645,5],[2645,20]],[[2645,15],[2645,20]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["port","reg"]],["address",[[2646,4],[2646,35]],[[2646,28],[2646,35]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["variable","reg"]],["i",[[2647,4],[2647,13]],[[2647,12],[2647,13]],["blk_mem_gen_v8_4_9_mem_module","read_b"],["variable","integer"]]]]],[[["reset_a",[[2720,2],[2720,32]],[[2720,7],[2720,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2724,8]],[[["reset",[[2720,16],[2720,31]],[[2720,26],[2720,31]],["blk_mem_gen_v8_4_9_mem_module","reset_a"],["port","reg"]]]]],[[["reset_b",[[2729,2],[2729,32]],[[2729,7],[2729,14]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2733,8]],[[["reset",[[2729,16],[2729,31]],[[2729,26],[2729,31]],["blk_mem_gen_v8_4_9_mem_module","reset_b"],["port","reg"]]]]],[[["init_memory",[[2738,2],[2738,19]],[[2738,7],[2738,18]],["blk_mem_gen_v8_4_9_mem_module"],["task"]],[2831,8]],[[["i",[[2739,4],[2739,13]],[[2739,12],[2739,13]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","integer"]],["j",[[2739,4],[2739,16]],[[2739,15],[2739,16]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","i"]],["addr_step",[[2739,4],[2739,27]],[[2739,18],[2739,27]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","j"]],["status",[[2740,4],[2740,18]],[[2740,12],[2740,18]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","integer"]],["default_data",[[2741,4],[2741,42]],[[2741,30],[2741,42]],["blk_mem_gen_v8_4_9_mem_module","init_memory"],["variable","reg"]]]]],[[["log2roundup",[[2836,2],[2836,57]],[[2836,19],[2836,30]],["blk_mem_gen_v8_4_9_mem_module"],["function"]],[2851,13]],[[["data_value",[[2836,32],[2836,56]],[[2836,46],[2836,56]],["blk_mem_gen_v8_4_9_mem_module","log2roundup"],["port","integer"]],["width",[[2837,6],[2837,19]],[[2837,14],[2837,19]],["blk_mem_gen_v8_4_9_mem_module","log2roundup"],["variable","integer"]],["cnt",[[2838,6],[2838,17]],[[2838,14],[2838,17]],["blk_mem_gen_v8_4_9_mem_module","log2roundup"],["variable","integer"]]]]],[[["collision_check",[[2857,2],[2860,60]],[[2857,19],[2857,34]],["blk_mem_gen_v8_4_9_mem_module"],["function"]],[2982,12]],[[["addr_a",[[2857,36],[2857,72]],[[2857,66],[2857,72]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","reg"]],["iswrite_a",[[2858,36],[2858,59]],[[2858,50],[2858,59]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","integer"]],["addr_b",[[2859,36],[2859,72]],[[2859,66],[2859,72]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","reg"]],["iswrite_b",[[2860,36],[2860,59]],[[2860,50],[2860,59]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["port","integer"]],["c_aw_bw",[[2861,4],[2861,15]],[[2861,8],[2861,15]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","reg"]],["c_aw_br",[[2861,4],[2861,24]],[[2861,17],[2861,24]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","c_aw_bw"]],["c_ar_bw",[[2861,4],[2861,33]],[[2861,26],[2861,33]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","c_aw_br"]],["scaled_addra_to_waddrb_width",[[2862,4],[2862,40]],[[2862,12],[2862,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_waddrb_width",[[2863,4],[2863,40]],[[2863,12],[2863,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addra_to_waddra_width",[[2864,4],[2864,40]],[[2864,12],[2864,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_waddra_width",[[2865,4],[2865,40]],[[2865,12],[2865,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addra_to_raddrb_width",[[2866,4],[2866,40]],[[2866,12],[2866,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_raddrb_width",[[2867,4],[2867,40]],[[2867,12],[2867,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addra_to_raddra_width",[[2868,4],[2868,40]],[[2868,12],[2868,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]],["scaled_addrb_to_raddra_width",[[2869,4],[2869,40]],[[2869,12],[2869,40]],["blk_mem_gen_v8_4_9_mem_module","collision_check"],["variable","integer"]]]]]]]],[[["blk_mem_gen_v8_4_9",[[3456,0],[3609,4]],[[3456,7],[3456,25]],[],["module"]],[4566,0]],[[["C_CORENAME",[[3457,4],[3457,62]],[[3457,14],[3457,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_FAMILY",[[3458,4],[3458,51]],[[3458,14],[3458,22]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_XDEVICEFAMILY",[[3459,4],[3459,51]],[[3459,14],[3459,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ELABORATION_DIR",[[3460,4],[3460,44]],[[3460,14],[3460,31]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INTERFACE_TYPE",[[3461,4],[3461,43]],[[3461,14],[3461,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_BRAM_BLOCK",[[3462,4],[3462,43]],[[3462,14],[3462,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_CTRL_ECC_ALGO",[[3463,4],[3463,48]],[[3463,14],[3463,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ENABLE_32BIT_ADDRESS",[[3464,4],[3464,43]],[[3464,14],[3464,36]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_AXI_TYPE",[[3465,4],[3465,43]],[[3465,14],[3465,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_AXI_SLAVE_TYPE",[[3466,4],[3466,43]],[[3466,14],[3466,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_AXI_ID",[[3467,4],[3467,43]],[[3467,14],[3467,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_AXI_ID_WIDTH",[[3468,4],[3468,43]],[[3468,14],[3468,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_MEM_TYPE",[[3469,4],[3469,43]],[[3469,14],[3469,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_BYTE_SIZE",[[3470,4],[3470,43]],[[3470,14],[3470,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ALGORITHM",[[3471,4],[3471,43]],[[3471,14],[3471,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_PRIM_TYPE",[[3472,4],[3472,43]],[[3472,14],[3472,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_LOAD_INIT_FILE",[[3473,4],[3473,43]],[[3473,14],[3473,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INIT_FILE_NAME",[[3474,4],[3474,44]],[[3474,14],[3474,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INIT_FILE",[[3475,4],[3475,44]],[[3475,14],[3475,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_DEFAULT_DATA",[[3476,4],[3476,43]],[[3476,14],[3476,32]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_DEFAULT_DATA",[[3477,4],[3477,45]],[[3477,14],[3477,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_RSTA",[[3479,4],[3479,43]],[[3479,14],[3479,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RST_PRIORITY_A",[[3480,4],[3480,46]],[[3480,14],[3480,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RSTRAM_A",[[3481,4],[3481,43]],[[3481,14],[3481,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INITA_VAL",[[3482,4],[3482,45]],[[3482,14],[3482,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_ENA",[[3483,4],[3483,43]],[[3483,14],[3483,23]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_REGCEA",[[3484,4],[3484,43]],[[3484,14],[3484,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_BYTE_WEA",[[3485,4],[3485,43]],[[3485,14],[3485,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WEA_WIDTH",[[3486,4],[3486,43]],[[3486,14],[3486,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_MODE_A",[[3487,4],[3487,55]],[[3487,14],[3487,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_WIDTH_A",[[3488,4],[3488,44]],[[3488,14],[3488,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_WIDTH_A",[[3489,4],[3489,44]],[[3489,14],[3489,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_DEPTH_A",[[3490,4],[3490,44]],[[3490,14],[3490,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_DEPTH_A",[[3491,4],[3491,44]],[[3491,14],[3491,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ADDRA_WIDTH",[[3492,4],[3492,43]],[[3492,14],[3492,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_RSTB",[[3493,4],[3493,43]],[[3493,14],[3493,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RST_PRIORITY_B",[[3494,4],[3494,46]],[[3494,14],[3494,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_RSTRAM_B",[[3495,4],[3495,43]],[[3495,14],[3495,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_INITB_VAL",[[3496,4],[3496,44]],[[3496,14],[3496,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_ENB",[[3497,4],[3497,43]],[[3497,14],[3497,23]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_REGCEB",[[3498,4],[3498,43]],[[3498,14],[3498,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_BYTE_WEB",[[3499,4],[3499,43]],[[3499,14],[3499,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WEB_WIDTH",[[3500,4],[3500,43]],[[3500,14],[3500,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_MODE_B",[[3501,4],[3501,55]],[[3501,14],[3501,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_WIDTH_B",[[3502,4],[3502,44]],[[3502,14],[3502,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_WIDTH_B",[[3503,4],[3503,44]],[[3503,14],[3503,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_WRITE_DEPTH_B",[[3504,4],[3504,44]],[[3504,14],[3504,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_DEPTH_B",[[3505,4],[3505,44]],[[3505,14],[3505,28]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_ADDRB_WIDTH",[[3506,4],[3506,43]],[[3506,14],[3506,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_A",[[3507,4],[3507,43]],[[3507,14],[3507,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MEM_OUTPUT_REGS_B",[[3508,4],[3508,43]],[[3508,14],[3508,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_A",[[3509,4],[3509,43]],[[3509,14],[3509,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_MUX_OUTPUT_REGS_B",[[3510,4],[3510,43]],[[3510,14],[3510,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_SOFTECC_INPUT_REGS_A",[[3511,4],[3511,44]],[[3511,14],[3511,40]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_SOFTECC_OUTPUT_REGS_B",[[3512,4],[3512,44]],[[3512,14],[3512,41]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_MUX_PIPELINE_STAGES",[[3513,4],[3513,43]],[[3513,14],[3513,35]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_SOFTECC",[[3514,4],[3514,43]],[[3514,14],[3514,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_LATENCY_A",[[3515,4],[3515,43]],[[3515,14],[3515,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_READ_LATENCY_B",[[3516,4],[3516,43]],[[3516,14],[3516,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_ECC",[[3517,4],[3517,43]],[[3517,14],[3517,23]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_ECC_PIPE",[[3518,1],[3518,40]],[[3518,11],[3518,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_HAS_INJECTERR",[[3519,4],[3519,43]],[[3519,14],[3519,29]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_SIM_COLLISION_CHECK",[[3520,4],[3520,48]],[[3520,14],[3520,35]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_COMMON_CLK",[[3521,4],[3521,43]],[[3521,14],[3521,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_COLL",[[3522,4],[3522,43]],[[3522,14],[3522,37]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_SLEEP_PIN",[[3523,1],[3523,40]],[[3523,11],[3523,25]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_USE_URAM",[[3524,4],[3524,43]],[[3524,14],[3524,24]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_RDADDRA_CHG",[[3525,4],[3525,43]],[[3525,14],[3525,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_RDADDRB_CHG",[[3526,4],[3526,43]],[[3526,14],[3526,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_DEEPSLEEP_PIN",[[3527,4],[3527,43]],[[3527,14],[3527,32]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_SHUTDOWN_PIN",[[3528,4],[3528,43]],[[3528,14],[3528,31]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EN_SAFETY_CKT",[[3529,1],[3529,40]],[[3529,11],[3529,26]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_COUNT_36K_BRAM",[[3530,1],[3530,41]],[[3530,11],[3530,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_COUNT_18K_BRAM",[[3531,1],[3531,41]],[[3531,11],[3531,27]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_EST_POWER_SUMMARY",[[3532,1],[3532,41]],[[3532,11],[3532,30]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["C_DISABLE_WARN_BHV_RANGE",[[3533,1],[3533,40]],[[3533,11],[3533,35]],["blk_mem_gen_v8_4_9"],["parameter-port","parameter"]],["clka",[[3536,3],[3536,35]],[[3536,31],[3536,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["rsta",[[3537,3],[3537,35]],[[3537,31],[3537,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["ena",[[3538,3],[3538,34]],[[3538,31],[3538,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["regcea",[[3539,3],[3539,37]],[[3539,31],[3539,37]],["blk_mem_gen_v8_4_9"],["port","input"]],["wea",[[3540,3],[3540,34]],[[3540,31],[3540,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["addra",[[3541,3],[3541,36]],[[3541,31],[3541,36]],["blk_mem_gen_v8_4_9"],["port","input"]],["dina",[[3542,3],[3542,35]],[[3542,31],[3542,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["douta",[[3543,3],[3543,36]],[[3543,31],[3543,36]],["blk_mem_gen_v8_4_9"],["port","output"]],["clkb",[[3544,3],[3544,35]],[[3544,31],[3544,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["rstb",[[3545,3],[3545,35]],[[3545,31],[3545,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["enb",[[3546,3],[3546,34]],[[3546,31],[3546,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["regceb",[[3547,3],[3547,37]],[[3547,31],[3547,37]],["blk_mem_gen_v8_4_9"],["port","input"]],["web",[[3548,3],[3548,34]],[[3548,31],[3548,34]],["blk_mem_gen_v8_4_9"],["port","input"]],["addrb",[[3549,3],[3549,36]],[[3549,31],[3549,36]],["blk_mem_gen_v8_4_9"],["port","input"]],["dinb",[[3550,3],[3550,35]],[[3550,31],[3550,35]],["blk_mem_gen_v8_4_9"],["port","input"]],["doutb",[[3551,3],[3551,36]],[[3551,31],[3551,36]],["blk_mem_gen_v8_4_9"],["port","output"]],["injectsbiterr",[[3552,3],[3552,44]],[[3552,31],[3552,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["injectdbiterr",[[3553,3],[3553,44]],[[3553,31],[3553,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["sbiterr",[[3554,3],[3554,38]],[[3554,31],[3554,38]],["blk_mem_gen_v8_4_9"],["port","output"]],["dbiterr",[[3555,3],[3555,38]],[[3555,31],[3555,38]],["blk_mem_gen_v8_4_9"],["port","output"]],["rdaddrecc",[[3556,3],[3556,40]],[[3556,31],[3556,40]],["blk_mem_gen_v8_4_9"],["port","output"]],["eccpipece",[[3557,3],[3557,40]],[[3557,31],[3557,40]],["blk_mem_gen_v8_4_9"],["port","input"]],["sleep",[[3558,3],[3558,36]],[[3558,31],[3558,36]],["blk_mem_gen_v8_4_9"],["port","input"]],["deepsleep",[[3559,3],[3559,40]],[[3559,31],[3559,40]],["blk_mem_gen_v8_4_9"],["port","input"]],["shutdown",[[3560,3],[3560,39]],[[3560,31],[3560,39]],["blk_mem_gen_v8_4_9"],["port","input"]],["rsta_busy",[[3561,3],[3561,40]],[[3561,31],[3561,40]],["blk_mem_gen_v8_4_9"],["port","output"]],["rstb_busy",[[3562,3],[3562,40]],[[3562,31],[3562,40]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_aclk",[[3566,3],[3566,39]],[[3566,33],[3566,39]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_aresetn",[[3567,3],[3567,42]],[[3567,33],[3567,42]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awid",[[3570,3],[3570,43]],[[3570,33],[3570,43]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awaddr",[[3571,3],[3571,45]],[[3571,33],[3571,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awlen",[[3572,3],[3572,44]],[[3572,33],[3572,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awsize",[[3573,3],[3573,45]],[[3573,33],[3573,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awburst",[[3574,3],[3574,46]],[[3574,33],[3574,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awvalid",[[3575,3],[3575,46]],[[3575,33],[3575,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_awready",[[3576,3],[3576,46]],[[3576,33],[3576,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_wdata",[[3577,3],[3577,44]],[[3577,33],[3577,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wstrb",[[3578,3],[3578,44]],[[3578,33],[3578,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wlast",[[3579,3],[3579,44]],[[3579,33],[3579,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wvalid",[[3580,3],[3580,45]],[[3580,33],[3580,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_wready",[[3581,3],[3581,45]],[[3581,33],[3581,45]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bid",[[3582,3],[3582,42]],[[3582,33],[3582,42]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bresp",[[3583,3],[3583,44]],[[3583,33],[3583,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bvalid",[[3584,3],[3584,45]],[[3584,33],[3584,45]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_bready",[[3585,3],[3585,45]],[[3585,33],[3585,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arid",[[3588,3],[3588,43]],[[3588,33],[3588,43]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_araddr",[[3589,3],[3589,45]],[[3589,33],[3589,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arlen",[[3590,3],[3590,44]],[[3590,33],[3590,44]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arsize",[[3591,3],[3591,45]],[[3591,33],[3591,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arburst",[[3592,3],[3592,46]],[[3592,33],[3592,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arvalid",[[3593,3],[3593,46]],[[3593,33],[3593,46]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_arready",[[3594,3],[3594,46]],[[3594,33],[3594,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rid",[[3595,3],[3595,42]],[[3595,33],[3595,42]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rdata",[[3596,3],[3596,44]],[[3596,33],[3596,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rresp",[[3597,3],[3597,44]],[[3597,33],[3597,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rlast",[[3598,3],[3598,44]],[[3598,33],[3598,44]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rvalid",[[3599,3],[3599,45]],[[3599,33],[3599,45]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rready",[[3600,3],[3600,45]],[[3600,33],[3600,45]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_injectsbiterr",[[3603,3],[3603,52]],[[3603,33],[3603,52]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_injectdbiterr",[[3604,3],[3604,52]],[[3604,33],[3604,52]],["blk_mem_gen_v8_4_9"],["port","input"]],["s_axi_sbiterr",[[3605,3],[3605,46]],[[3605,33],[3605,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_dbiterr",[[3606,3],[3606,46]],[[3606,33],[3606,46]],["blk_mem_gen_v8_4_9"],["port","output"]],["s_axi_rdaddrecc",[[3607,3],[3607,48]],[[3607,33],[3607,48]],["blk_mem_gen_v8_4_9"],["port","output"]],["SBITERR",[[3743,2],[3743,14]],[[3743,7],[3743,14]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DBITERR",[[3744,2],[3744,14]],[[3744,7],[3744,14]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWREADY",[[3745,2],[3745,20]],[[3745,7],[3745,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WREADY",[[3746,2],[3746,19]],[[3746,7],[3746,19]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BVALID",[[3747,2],[3747,19]],[[3747,7],[3747,19]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARREADY",[[3748,2],[3748,20]],[[3748,7],[3748,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RLAST",[[3749,2],[3749,18]],[[3749,7],[3749,18]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RVALID",[[3750,2],[3750,19]],[[3750,7],[3750,19]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_SBITERR",[[3751,2],[3751,20]],[[3751,7],[3751,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_DBITERR",[[3752,2],[3752,20]],[[3752,7],[3752,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["WEA",[[3754,2],[3754,53]],[[3754,31],[3754,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ADDRA",[[3755,2],[3755,55]],[[3755,31],[3755,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DINA",[[3756,2],[3756,54]],[[3756,31],[3756,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DOUTA",[[3757,2],[3757,36]],[[3757,31],[3757,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["WEB",[[3758,2],[3758,53]],[[3758,31],[3758,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ADDRB",[[3759,2],[3759,55]],[[3759,31],[3759,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DINB",[[3760,2],[3760,54]],[[3760,31],[3760,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["DOUTB",[[3761,2],[3761,36]],[[3761,31],[3761,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RDADDRECC",[[3762,2],[3762,40]],[[3762,31],[3762,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWID",[[3763,2],[3763,60]],[[3763,31],[3763,41]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWADDR",[[3764,2],[3764,62]],[[3764,31],[3764,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWLEN",[[3765,2],[3765,61]],[[3765,31],[3765,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWSIZE",[[3766,2],[3766,62]],[[3766,31],[3766,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWBURST",[[3767,2],[3767,63]],[[3767,31],[3767,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WDATA",[[3768,2],[3768,61]],[[3768,31],[3768,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WSTRB",[[3769,2],[3769,61]],[[3769,31],[3769,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BID",[[3770,2],[3770,40]],[[3770,31],[3770,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BRESP",[[3771,2],[3771,42]],[[3771,31],[3771,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARID",[[3772,2],[3772,60]],[[3772,31],[3772,41]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARADDR",[[3773,2],[3773,62]],[[3773,31],[3773,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARLEN",[[3774,2],[3774,61]],[[3774,31],[3774,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARSIZE",[[3775,2],[3775,62]],[[3775,31],[3775,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARBURST",[[3776,2],[3776,63]],[[3776,31],[3776,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RID",[[3777,2],[3777,40]],[[3777,31],[3777,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RDATA",[[3778,2],[3778,42]],[[3778,31],[3778,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RRESP",[[3779,2],[3779,42]],[[3779,31],[3779,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RDADDRECC",[[3780,2],[3780,46]],[[3780,31],[3780,46]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["WEB_parameterized",[[3782,2],[3782,52]],[[3782,31],[3782,48]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ECCPIPECE",[[3783,2],[3783,40]],[[3783,31],[3783,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["SLEEP",[[3784,2],[3784,36]],[[3784,31],[3784,36]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTA_BUSY",[[3785,2],[3785,44]],[[3785,31],[3785,40]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["RSTB_BUSY",[[3786,2],[3786,44]],[[3786,31],[3786,40]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["CLKA",[[3788,2],[3788,35]],[[3788,31],[3788,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTA",[[3789,2],[3789,35]],[[3789,31],[3789,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENA",[[3790,2],[3790,34]],[[3790,31],[3790,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["REGCEA",[[3791,2],[3791,37]],[[3791,31],[3791,37]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["CLKB",[[3792,2],[3792,35]],[[3792,31],[3792,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTB",[[3793,2],[3793,35]],[[3793,31],[3793,35]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENB",[[3794,2],[3794,34]],[[3794,31],[3794,34]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["REGCEB",[[3795,2],[3795,37]],[[3795,31],[3795,37]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["INJECTSBITERR",[[3796,2],[3796,44]],[[3796,31],[3796,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["INJECTDBITERR",[[3797,2],[3797,44]],[[3797,31],[3797,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_ACLK",[[3798,2],[3798,37]],[[3798,31],[3798,37]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_ARESETN",[[3799,2],[3799,40]],[[3799,31],[3799,40]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_AWVALID",[[3800,2],[3800,44]],[[3800,31],[3800,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WLAST",[[3801,2],[3801,42]],[[3801,31],[3801,42]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_WVALID",[[3802,2],[3802,43]],[[3802,31],[3802,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_BREADY",[[3803,2],[3803,43]],[[3803,31],[3803,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_ARVALID",[[3804,2],[3804,44]],[[3804,31],[3804,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_RREADY",[[3805,2],[3805,43]],[[3805,31],[3805,43]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_INJECTSBITERR",[[3806,2],[3806,50]],[[3806,31],[3806,50]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["S_AXI_INJECTDBITERR",[[3807,2],[3807,50]],[[3807,31],[3807,50]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["FLOP_DELAY",[[3855,2],[3855,31]],[[3855,13],[3855,23]],["blk_mem_gen_v8_4_9"],["localparam"]],["injectsbiterr_in",[[3857,3],[3857,45]],[[3857,29],[3857,45]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["injectdbiterr_in",[[3858,3],[3858,45]],[[3858,29],[3858,45]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["rsta_in",[[3859,3],[3859,36]],[[3859,29],[3859,36]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ena_in",[[3860,3],[3860,35]],[[3860,29],[3860,35]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["regcea_in",[[3861,3],[3861,38]],[[3861,29],[3861,38]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["wea_in",[[3862,3],[3862,35]],[[3862,29],[3862,35]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["addra_in",[[3863,3],[3863,37]],[[3863,29],[3863,37]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["dina_in",[[3864,3],[3864,36]],[[3864,29],[3864,36]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["s_axi_awaddr_out_c",[[3866,2],[3866,45]],[[3866,27],[3866,45]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_araddr_out_c",[[3867,2],[3867,45]],[[3867,27],[3867,45]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_wr_en_c",[[3868,2],[3868,20]],[[3868,7],[3868,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rd_en_c",[[3869,2],[3869,20]],[[3869,7],[3869,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_aresetn_a_c",[[3870,2],[3870,20]],[[3870,7],[3870,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_arlen_c",[[3871,2],[3871,26]],[[3871,13],[3871,26]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rid_c",[[3874,2],[3874,41]],[[3874,30],[3874,41]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rdata_c",[[3875,2],[3875,44]],[[3875,31],[3875,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rresp_c",[[3876,2],[3876,26]],[[3876,13],[3876,26]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rlast_c",[[3877,2],[3877,20]],[[3877,7],[3877,20]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rvalid_c",[[3878,2],[3878,21]],[[3878,7],[3878,21]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["s_axi_rready_c",[[3879,2],[3879,21]],[[3879,7],[3879,21]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["regceb_c",[[3880,2],[3880,15]],[[3880,7],[3880,15]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["C_AXI_PAYLOAD",[[3882,2],[3882,110]],[[3882,13],[3882,26]],["blk_mem_gen_v8_4_9"],["localparam"]],["s_axi_payload_c",[[3883,2],[3883,44]],[[3883,29],[3883,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["m_axi_payload_c",[[3884,2],[3884,44]],[[3884,29],[3884,44]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTA_SHFT_REG",[[3888,2],[3888,29]],[[3888,12],[3888,25]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["POR_A",[[3889,2],[3889,15]],[[3889,6],[3889,11]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["RSTB_SHFT_REG",[[3890,2],[3890,29]],[[3890,12],[3890,25]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["POR_B",[[3891,2],[3891,15]],[[3891,6],[3891,11]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly",[[3893,2],[3893,17]],[[3893,6],[3893,13]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly_D",[[3894,2],[3894,19]],[[3894,6],[3894,15]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly",[[3896,2],[3896,17]],[[3896,6],[3896,13]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly_D",[[3897,2],[3897,19]],[[3897,6],[3897,15]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["RSTA_I_SAFE",[[3899,2],[3899,18]],[[3899,7],[3899,18]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["RSTB_I_SAFE",[[3900,2],[3900,18]],[[3900,7],[3900,18]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENA_I_SAFE",[[3902,2],[3902,17]],[[3902,7],[3902,17]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ENB_I_SAFE",[[3903,2],[3903,17]],[[3903,7],[3903,17]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["ram_rstram_a_busy",[[3905,2],[3905,27]],[[3905,6],[3905,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ram_rstreg_a_busy",[[3906,2],[3906,27]],[[3906,6],[3906,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ram_rstram_b_busy",[[3907,2],[3907,27]],[[3907,6],[3907,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ram_rstreg_b_busy",[[3908,2],[3908,27]],[[3908,6],[3908,23]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly_reg",[[3910,2],[3910,21]],[[3910,6],[3910,17]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly_reg",[[3911,2],[3911,21]],[[3911,6],[3911,17]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENA_dly_reg_D",[[3913,2],[3913,23]],[[3913,6],[3913,19]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["ENB_dly_reg_D",[[3914,2],[3914,23]],[[3914,6],[3914,19]],["blk_mem_gen_v8_4_9"],["variable","reg"]],["AXI_FULL_MEMORY_SLAVE",[[3972,2],[3972,86]],[[3972,13],[3972,34]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_ADDR_WIDTH_MSB",[[3973,2],[3973,81]],[[3973,13],[3973,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_ADDR_WIDTH",[[3974,2],[3974,57]],[[3974,13],[3974,29]],["blk_mem_gen_v8_4_9"],["localparam"]],["LOWER_BOUND_VAL",[[3986,2],[3986,128]],[[3986,13],[3986,28]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_ADDR_WIDTH_LSB",[[3987,2],[3987,85]],[[3987,13],[3987,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_AXI_OS_WR",[[3988,2],[3988,29]],[[3988,13],[3988,24]],["blk_mem_gen_v8_4_9"],["localparam"]],["blk_mem_gen_v8_4_9_inst",[[4477,0],[4560,3]],[[4536,4],[4536,27]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_gen_v8_4_9_mem_module"]],["C_ADDRA_WIDTH_ACTUAL",[[4228,2],[4228,65]],[[4228,13],[4228,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_ADDRB_WIDTH_ACTUAL",[[4229,2],[4229,65]],[[4229,13],[4229,33]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_ADDRA_WIDTH_MSB",[[4231,2],[4231,81]],[[4231,13],[4231,30]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_ADDRB_WIDTH_MSB",[[4232,2],[4232,81]],[[4232,13],[4232,30]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRA_WIDTH_MSB",[[4235,2],[4235,63]],[[4235,13],[4235,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRB_WIDTH_MSB",[[4236,2],[4236,63]],[[4236,13],[4236,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["MEM_MAP_LOWER_BOUND_VAL_A",[[4248,2],[4248,135]],[[4248,13],[4248,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["MEM_MAP_LOWER_BOUND_VAL_B",[[4249,2],[4249,135]],[[4249,13],[4249,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRA_WIDTH_LSB",[[4250,2],[4250,67]],[[4250,13],[4250,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["C_MEM_MAP_ADDRB_WIDTH_LSB",[[4251,2],[4251,67]],[[4251,13],[4251,38]],["blk_mem_gen_v8_4_9"],["localparam"]],["rdaddrecc_i",[[4253,2],[4253,46]],[[4253,35],[4253,46]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["msb_zero_i",[[4254,2],[4254,61]],[[4254,51],[4254,61]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["lsb_zero_i",[[4255,2],[4255,49]],[[4255,39],[4255,49]],["blk_mem_gen_v8_4_9"],["variable","wire"]],["axi_regs_inst",[[4388,4],[4399,5]],[[4390,4],[4390,17]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_axi_regs_fwd_v8_4"]],["axi_wr_fsm",[[4410,2],[4442,7]],[[4422,2],[4422,12]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_axi_write_wrapper_beh_v8_4"]],["axi_rd_sm",[[4444,2],[4475,3]],[[4456,2],[4456,11]],["blk_mem_gen_v8_4_9"],["instance","blk_mem_axi_read_wrapper_beh_v8_4"]]],[],[[[["log2roundup",[[3919,2],[3919,57]],[[3919,19],[3919,30]],["blk_mem_gen_v8_4_9"],["function"]],[3934,13]],[[["data_value",[[3919,32],[3919,56]],[[3919,46],[3919,56]],["blk_mem_gen_v8_4_9","log2roundup"],["port","integer"]],["width",[[3920,6],[3920,19]],[[3920,14],[3920,19]],["blk_mem_gen_v8_4_9","log2roundup"],["variable","integer"]],["cnt",[[3921,6],[3921,17]],[[3921,14],[3921,17]],["blk_mem_gen_v8_4_9","log2roundup"],["variable","integer"]]]]],[[["log2int",[[3939,2],[3939,53]],[[3939,19],[3939,26]],["blk_mem_gen_v8_4_9"],["function"]],[3953,13]],[[["data_value",[[3939,28],[3939,52]],[[3939,42],[3939,52]],["blk_mem_gen_v8_4_9","log2int"],["port","integer"]],["width",[[3940,6],[3940,19]],[[3940,14],[3940,19]],["blk_mem_gen_v8_4_9","log2int"],["variable","integer"]],["cnt",[[3941,6],[3941,17]],[[3941,14],[3941,17]],["blk_mem_gen_v8_4_9","log2int"],["variable","integer"]]]]],[[["divroundup",[[3961,2],[3961,78]],[[3961,19],[3961,29]],["blk_mem_gen_v8_4_9"],["function"]],[3970,13]],[[["data_value",[[3961,31],[3961,55]],[[3961,45],[3961,55]],["blk_mem_gen_v8_4_9","divroundup"],["port","integer"]],["divisor",[[3961,56],[3961,77]],[[3961,70],[3961,77]],["blk_mem_gen_v8_4_9","divroundup"],["port","integer"]],["div",[[3962,6],[3962,17]],[[3962,14],[3962,17]],["blk_mem_gen_v8_4_9","divroundup"],["variable","integer"]]]]]]]]]],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/modelsim/glbl.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/questa/glbl.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/riviera/glbl.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/vcs/glbl.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/xcelium/glbl.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.ip_user_files/sim_scripts/rom/xsim/glbl.v",[[],null,0]],["/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sim_1/new/tb_singen.v",[[[[[["tb_singen",[[22,0],[24,6]],[[22,7],[22,16]],[],["module"]],[25,9]],[]]]],null,0]]]}