<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: AlphaISA::ISA Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a>::<a class="el" href="classAlphaISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>AlphaISA::ISA Class Reference</h1><!-- doxytag: class="AlphaISA::ISA" --><!-- doxytag: inherits="SimObject" -->
<p><code>#include &lt;<a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for AlphaISA::ISA:</div>
<div class="dynsection">
 <div class="center">
  <img src="classAlphaISA_1_1ISA.gif" usemap="#AlphaISA::ISA_map" alt=""/>
  <map id="AlphaISA::ISA_map" name="AlphaISA::ISA_map">
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
 </div>
</div>

<p><a href="classAlphaISA_1_1ISA-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef AlphaISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">Params</a></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a6368bc873a08b49bac6045fb4973cea8">readMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a8e4c8e3e3e7e6ac3b8386e5cafd3878e">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af9a0ea5c065ae5b4686b2901931de83a">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a5f92a71589f54c7e5513f93efd2f35d9">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a8c864199acbf53bc84194290288f54e4">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#abaf9d33b0813135e08ee7e9218aed465">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ade0db9b9b5c4585e64a63eefd6e2a6de">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ac91f1864613376f4a21770a8896578ae">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#adb2607ee5fff87288b766dc4f6fbeff4">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#abc7cc2fbf9216c025b7369b7ed1dedc0">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af3d41529cd9cff35529a2686aca2af3a">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#aab2b7cd426877f772ffa07a9eedd2fe0">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a0d5728da0df88992073ccc1c6936deb4">ISA</a> (<a class="el" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ab357fcdb25f5b005d618805573571c18">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af56c6cfef0e5173e824a89c4bb3631b7">readIpr</a> (int idx, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">setIpr</a> (int idx, <a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a> val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a0741c343083190562f46be4a8688cea0">system</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ac12c495fc10f2ab31d1f9c717069e22d">fpcr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">uniq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#abae6c581aab7926d42d1cfc313bddaba">lock_flag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af66566439c4b20fc01738ab2379f8f90">lock_addr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a42b7e7c9e204e1689461dc4f481d4ca6">intr_flag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a> [NumInternalProcRegs]</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00052">52</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="af3a58034aa7ce1ef6d3908d5d7c56ea0"></a><!-- doxytag: member="AlphaISA::ISA::InternalProcReg" ref="af3a58034aa7ce1ef6d3908d5d7c56ea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">AlphaISA::ISA::InternalProcReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00055">55</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5c2433027f250318eca94843fe5bf14d"></a><!-- doxytag: member="AlphaISA::ISA::Params" ref="a5c2433027f250318eca94843fe5bf14d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef AlphaISAParams <a class="el" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">AlphaISA::ISA::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">SimObject</a>.</p>

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00056">56</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a0d5728da0df88992073ccc1c6936deb4"></a><!-- doxytag: member="AlphaISA::ISA::ISA" ref="a0d5728da0df88992073ccc1c6936deb4" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AlphaISA::ISA::ISA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00042">42</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, and <a class="el" href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">AlphaISA::initializeIprTable()</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a8c864199acbf53bc84194290288f54e4"></a><!-- doxytag: member="AlphaISA::ISA::clear" ref="a8c864199acbf53bc84194290288f54e4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00085">85</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00066">intr_flag</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, and <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8cc_source.html#l00042">ISA()</a>.</p>

</div>
</div>
<a class="anchor" id="abc7cc2fbf9216c025b7369b7ed1dedc0"></a><!-- doxytag: member="AlphaISA::ISA::flattenCCIndex" ref="abc7cc2fbf9216c025b7369b7ed1dedc0" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ISA::flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00112">112</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adb2607ee5fff87288b766dc4f6fbeff4"></a><!-- doxytag: member="AlphaISA::ISA::flattenFloatIndex" ref="adb2607ee5fff87288b766dc4f6fbeff4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ISA::flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00105">105</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac91f1864613376f4a21770a8896578ae"></a><!-- doxytag: member="AlphaISA::ISA::flattenIntIndex" ref="ac91f1864613376f4a21770a8896578ae" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ISA::flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00099">99</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af3d41529cd9cff35529a2686aca2af3a"></a><!-- doxytag: member="AlphaISA::ISA::flattenMiscIndex" ref="af3d41529cd9cff35529a2686aca2af3a" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ISA::flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00118">118</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aab2b7cd426877f772ffa07a9eedd2fe0"></a><!-- doxytag: member="AlphaISA::ISA::params" ref="aab2b7cd426877f772ffa07a9eedd2fe0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const AlphaISAParams * AlphaISA::ISA::params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a43d73d4e5a424c32210e0135eb8db59d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00050">50</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="sim__object_8hh_source.html#l00098">SimObject::_params</a>.</p>

</div>
</div>
<a class="anchor" id="af56c6cfef0e5173e824a89c4bb3631b7"></a><!-- doxytag: member="AlphaISA::ISA::readIpr" ref="af56c6cfef0e5173e824a89c4bb3631b7" args="(int idx, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> AlphaISA::ISA::readIpr </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8cc_source.html#l00093">93</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p>References <a class="el" href="alpha_2pagetable_8hh_source.html#l00100">AlphaISA::TlbEntry::asma</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00099">AlphaISA::TlbEntry::asn</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00101">AlphaISA::TlbEntry::fonr</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00102">AlphaISA::TlbEntry::fonw</a>, <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr()</a>, <a class="el" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">ThreadContext::getDTBPtr()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="ipr_8hh_source.html#l00134">AlphaISA::IPR_ALT_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00157">AlphaISA::IPR_ASTER</a>, <a class="el" href="ipr_8hh_source.html#l00156">AlphaISA::IPR_ASTRR</a>, <a class="el" href="ipr_8hh_source.html#l00206">AlphaISA::IPR_CC</a>, <a class="el" href="ipr_8hh_source.html#l00132">AlphaISA::IPR_DC_FLUSH</a>, <a class="el" href="ipr_8hh_source.html#l00214">AlphaISA::IPR_DC_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00210">AlphaISA::IPR_DC_PERR_STAT</a>, <a class="el" href="ipr_8hh_source.html#l00198">AlphaISA::IPR_DTB_CM</a>, <a class="el" href="ipr_8hh_source.html#l00135">AlphaISA::IPR_DTB_IA</a>, <a class="el" href="ipr_8hh_source.html#l00136">AlphaISA::IPR_DTB_IAP</a>, <a class="el" href="ipr_8hh_source.html#l00200">AlphaISA::IPR_DTB_PTE</a>, <a class="el" href="ipr_8hh_source.html#l00158">AlphaISA::IPR_EXC_ADDR</a>, <a class="el" href="ipr_8hh_source.html#l00160">AlphaISA::IPR_EXC_MASK</a>, <a class="el" href="ipr_8hh_source.html#l00159">AlphaISA::IPR_EXC_SUM</a>, <a class="el" href="ipr_8hh_source.html#l00130">AlphaISA::IPR_HWINT_CLR</a>, <a class="el" href="ipr_8hh_source.html#l00133">AlphaISA::IPR_IC_FLUSH</a>, <a class="el" href="ipr_8hh_source.html#l00167">AlphaISA::IPR_IC_PERR_STAT</a>, <a class="el" href="ipr_8hh_source.html#l00162">AlphaISA::IPR_ICM</a>, <a class="el" href="ipr_8hh_source.html#l00166">AlphaISA::IPR_ICSR</a>, <a class="el" href="ipr_8hh_source.html#l00164">AlphaISA::IPR_IFAULT_VA_FORM</a>, <a class="el" href="ipr_8hh_source.html#l00143">AlphaISA::IPR_INTID</a>, <a class="el" href="ipr_8hh_source.html#l00163">AlphaISA::IPR_IPLR</a>, <a class="el" href="ipr_8hh_source.html#l00150">AlphaISA::IPR_ISR</a>, <a class="el" href="ipr_8hh_source.html#l00137">AlphaISA::IPR_ITB_IA</a>, <a class="el" href="ipr_8hh_source.html#l00139">AlphaISA::IPR_ITB_IAP</a>, <a class="el" href="ipr_8hh_source.html#l00165">AlphaISA::IPR_IVPTBR</a>, <a class="el" href="ipr_8hh_source.html#l00215">AlphaISA::IPR_MAF_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00208">AlphaISA::IPR_MCSR</a>, <a class="el" href="ipr_8hh_source.html#l00145">AlphaISA::IPR_MM_STAT</a>, <a class="el" href="ipr_8hh_source.html#l00161">AlphaISA::IPR_PAL_BASE</a>, <a class="el" href="ipr_8hh_source.html#l00172">AlphaISA::IPR_PALtemp0</a>, <a class="el" href="ipr_8hh_source.html#l00173">AlphaISA::IPR_PALtemp1</a>, <a class="el" href="ipr_8hh_source.html#l00182">AlphaISA::IPR_PALtemp10</a>, <a class="el" href="ipr_8hh_source.html#l00183">AlphaISA::IPR_PALtemp11</a>, <a class="el" href="ipr_8hh_source.html#l00184">AlphaISA::IPR_PALtemp12</a>, <a class="el" href="ipr_8hh_source.html#l00185">AlphaISA::IPR_PALtemp13</a>, <a class="el" href="ipr_8hh_source.html#l00186">AlphaISA::IPR_PALtemp14</a>, <a class="el" href="ipr_8hh_source.html#l00187">AlphaISA::IPR_PALtemp15</a>, <a class="el" href="ipr_8hh_source.html#l00188">AlphaISA::IPR_PALtemp16</a>, <a class="el" href="ipr_8hh_source.html#l00189">AlphaISA::IPR_PALtemp17</a>, <a class="el" href="ipr_8hh_source.html#l00190">AlphaISA::IPR_PALtemp18</a>, <a class="el" href="ipr_8hh_source.html#l00191">AlphaISA::IPR_PALtemp19</a>, <a class="el" href="ipr_8hh_source.html#l00174">AlphaISA::IPR_PALtemp2</a>, <a class="el" href="ipr_8hh_source.html#l00192">AlphaISA::IPR_PALtemp20</a>, <a class="el" href="ipr_8hh_source.html#l00193">AlphaISA::IPR_PALtemp21</a>, <a class="el" href="ipr_8hh_source.html#l00194">AlphaISA::IPR_PALtemp22</a>, <a class="el" href="ipr_8hh_source.html#l00195">AlphaISA::IPR_PALtemp23</a>, <a class="el" href="ipr_8hh_source.html#l00175">AlphaISA::IPR_PALtemp3</a>, <a class="el" href="ipr_8hh_source.html#l00176">AlphaISA::IPR_PALtemp4</a>, <a class="el" href="ipr_8hh_source.html#l00177">AlphaISA::IPR_PALtemp5</a>, <a class="el" href="ipr_8hh_source.html#l00178">AlphaISA::IPR_PALtemp6</a>, <a class="el" href="ipr_8hh_source.html#l00179">AlphaISA::IPR_PALtemp7</a>, <a class="el" href="ipr_8hh_source.html#l00180">AlphaISA::IPR_PALtemp8</a>, <a class="el" href="ipr_8hh_source.html#l00181">AlphaISA::IPR_PALtemp9</a>, <a class="el" href="ipr_8hh_source.html#l00168">AlphaISA::IPR_PMCTR</a>, <a class="el" href="ipr_8hh_source.html#l00155">AlphaISA::IPR_SIRR</a>, <a class="el" href="ipr_8hh_source.html#l00131">AlphaISA::IPR_SL_XMIT</a>, <a class="el" href="ipr_8hh_source.html#l00202">AlphaISA::IPR_VA</a>, <a class="el" href="ipr_8hh_source.html#l00203">AlphaISA::IPR_VA_FORM</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00096">AlphaISA::TlbEntry::ppn</a>, <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00097">AlphaISA::TlbEntry::xre</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00098">AlphaISA::TlbEntry::xwe</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8cc_source.html#l00097">readMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e4c8e3e3e7e6ac3b8386e5cafd3878e"></a><!-- doxytag: member="AlphaISA::ISA::readMiscReg" ref="a8e4c8e3e3e7e6ac3b8386e5cafd3878e" args="(int misc_reg, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> AlphaISA::ISA::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00097">97</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00066">intr_flag</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">AlphaISA::MISCREG_FPCR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00072">AlphaISA::MISCREG_INTR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00071">AlphaISA::MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00070">AlphaISA::MISCREG_LOCKFLAG</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00069">AlphaISA::MISCREG_UNIQ</a>, <a class="el" href="ev5_8cc_source.html#l00093">readIpr()</a>, and <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>.</p>

</div>
</div>
<a class="anchor" id="a6368bc873a08b49bac6045fb4973cea8"></a><!-- doxytag: member="AlphaISA::ISA::readMiscRegNoEffect" ref="a6368bc873a08b49bac6045fb4973cea8" args="(int misc_reg, ThreadID tid=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> AlphaISA::ISA::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00077">77</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00066">intr_flag</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">AlphaISA::MISCREG_FPCR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00072">AlphaISA::MISCREG_INTR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00071">AlphaISA::MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00070">AlphaISA::MISCREG_LOCKFLAG</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00069">AlphaISA::MISCREG_UNIQ</a>, <a class="el" href="ipr_8hh_source.html#l00217">AlphaISA::NumInternalProcRegs</a>, and <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>.</p>

</div>
</div>
<a class="anchor" id="abaf9d33b0813135e08ee7e9218aed465"></a><!-- doxytag: member="AlphaISA::ISA::serialize" ref="abaf9d33b0813135e08ee7e9218aed465" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#af4c845a584ff629b4428a1ed02a586f5">Serializable</a>.</p>

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00056">56</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, <a class="el" href="ipr_8hh_source.html#l00217">AlphaISA::NumInternalProcRegs</a>, <a class="el" href="serialize_8hh_source.html#l00157">SERIALIZE_ARRAY</a>, <a class="el" href="serialize_8hh_source.html#l00142">SERIALIZE_SCALAR</a>, and <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>.</p>

</div>
</div>
<a class="anchor" id="ad19062f8bf8376cd4eeb11e6911dc1ab"></a><!-- doxytag: member="AlphaISA::ISA::setIpr" ref="ad19062f8bf8376cd4eeb11e6911dc1ab" args="(int idx, InternalProcReg val, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::setIpr </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8cc_source.html#l00202">202</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p>References <a class="el" href="alpha_2pagetable_8hh_source.html#l00100">AlphaISA::TlbEntry::asma</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00099">AlphaISA::TlbEntry::asn</a>, <a class="el" href="ev5_8cc_source.html#l00199">AlphaISA::break_ipl</a>, <a class="el" href="namespaceDebug.html#a3a24898e3ca48ef89e2029ab6e43665c">Debug::breakpoint()</a>, <a class="el" href="ev5_8hh_source.html#l00070">AlphaISA::DTB_ASN_ASN()</a>, <a class="el" href="ev5_8hh_source.html#l00078">AlphaISA::DTB_PTE_ASMA()</a>, <a class="el" href="ev5_8hh_source.html#l00075">AlphaISA::DTB_PTE_FONR()</a>, <a class="el" href="ev5_8hh_source.html#l00076">AlphaISA::DTB_PTE_FONW()</a>, <a class="el" href="ev5_8hh_source.html#l00077">AlphaISA::DTB_PTE_GH()</a>, <a class="el" href="ev5_8hh_source.html#l00071">AlphaISA::DTB_PTE_PPN()</a>, <a class="el" href="ev5_8hh_source.html#l00073">AlphaISA::DTB_PTE_XRE()</a>, <a class="el" href="ev5_8hh_source.html#l00074">AlphaISA::DTB_PTE_XWE()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00101">AlphaISA::TlbEntry::fonr</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00102">AlphaISA::TlbEntry::fonw</a>, <a class="el" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">ThreadContext::getDTBPtr()</a>, <a class="el" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">ThreadContext::getITBPtr()</a>, <a class="el" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">ThreadContext::getKernelStats()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="ipr_8hh_source.html#l00134">AlphaISA::IPR_ALT_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00157">AlphaISA::IPR_ASTER</a>, <a class="el" href="ipr_8hh_source.html#l00156">AlphaISA::IPR_ASTRR</a>, <a class="el" href="ipr_8hh_source.html#l00206">AlphaISA::IPR_CC</a>, <a class="el" href="ipr_8hh_source.html#l00207">AlphaISA::IPR_CC_CTL</a>, <a class="el" href="ipr_8hh_source.html#l00132">AlphaISA::IPR_DC_FLUSH</a>, <a class="el" href="ipr_8hh_source.html#l00214">AlphaISA::IPR_DC_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00210">AlphaISA::IPR_DC_PERR_STAT</a>, <a class="el" href="ipr_8hh_source.html#l00211">AlphaISA::IPR_DC_TEST_CTL</a>, <a class="el" href="ipr_8hh_source.html#l00197">AlphaISA::IPR_DTB_ASN</a>, <a class="el" href="ipr_8hh_source.html#l00198">AlphaISA::IPR_DTB_CM</a>, <a class="el" href="ipr_8hh_source.html#l00135">AlphaISA::IPR_DTB_IA</a>, <a class="el" href="ipr_8hh_source.html#l00136">AlphaISA::IPR_DTB_IAP</a>, <a class="el" href="ipr_8hh_source.html#l00205">AlphaISA::IPR_DTB_IS</a>, <a class="el" href="ipr_8hh_source.html#l00200">AlphaISA::IPR_DTB_PTE</a>, <a class="el" href="ipr_8hh_source.html#l00148">AlphaISA::IPR_DTB_PTE_TEMP</a>, <a class="el" href="ipr_8hh_source.html#l00199">AlphaISA::IPR_DTB_TAG</a>, <a class="el" href="ipr_8hh_source.html#l00158">AlphaISA::IPR_EXC_ADDR</a>, <a class="el" href="ipr_8hh_source.html#l00160">AlphaISA::IPR_EXC_MASK</a>, <a class="el" href="ipr_8hh_source.html#l00159">AlphaISA::IPR_EXC_SUM</a>, <a class="el" href="ipr_8hh_source.html#l00130">AlphaISA::IPR_HWINT_CLR</a>, <a class="el" href="ipr_8hh_source.html#l00133">AlphaISA::IPR_IC_FLUSH</a>, <a class="el" href="ipr_8hh_source.html#l00167">AlphaISA::IPR_IC_PERR_STAT</a>, <a class="el" href="ipr_8hh_source.html#l00162">AlphaISA::IPR_ICM</a>, <a class="el" href="ipr_8hh_source.html#l00166">AlphaISA::IPR_ICSR</a>, <a class="el" href="ipr_8hh_source.html#l00143">AlphaISA::IPR_INTID</a>, <a class="el" href="ipr_8hh_source.html#l00163">AlphaISA::IPR_IPLR</a>, <a class="el" href="ipr_8hh_source.html#l00153">AlphaISA::IPR_ITB_ASN</a>, <a class="el" href="ipr_8hh_source.html#l00137">AlphaISA::IPR_ITB_IA</a>, <a class="el" href="ipr_8hh_source.html#l00139">AlphaISA::IPR_ITB_IAP</a>, <a class="el" href="ipr_8hh_source.html#l00154">AlphaISA::IPR_ITB_IS</a>, <a class="el" href="ipr_8hh_source.html#l00152">AlphaISA::IPR_ITB_PTE</a>, <a class="el" href="ipr_8hh_source.html#l00146">AlphaISA::IPR_ITB_PTE_TEMP</a>, <a class="el" href="ipr_8hh_source.html#l00151">AlphaISA::IPR_ITB_TAG</a>, <a class="el" href="ipr_8hh_source.html#l00165">AlphaISA::IPR_IVPTBR</a>, <a class="el" href="ipr_8hh_source.html#l00215">AlphaISA::IPR_MAF_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00208">AlphaISA::IPR_MCSR</a>, <a class="el" href="ipr_8hh_source.html#l00145">AlphaISA::IPR_MM_STAT</a>, <a class="el" href="ipr_8hh_source.html#l00204">AlphaISA::IPR_MVPTBR</a>, <a class="el" href="ipr_8hh_source.html#l00161">AlphaISA::IPR_PAL_BASE</a>, <a class="el" href="ipr_8hh_source.html#l00172">AlphaISA::IPR_PALtemp0</a>, <a class="el" href="ipr_8hh_source.html#l00173">AlphaISA::IPR_PALtemp1</a>, <a class="el" href="ipr_8hh_source.html#l00182">AlphaISA::IPR_PALtemp10</a>, <a class="el" href="ipr_8hh_source.html#l00183">AlphaISA::IPR_PALtemp11</a>, <a class="el" href="ipr_8hh_source.html#l00184">AlphaISA::IPR_PALtemp12</a>, <a class="el" href="ipr_8hh_source.html#l00185">AlphaISA::IPR_PALtemp13</a>, <a class="el" href="ipr_8hh_source.html#l00186">AlphaISA::IPR_PALtemp14</a>, <a class="el" href="ipr_8hh_source.html#l00187">AlphaISA::IPR_PALtemp15</a>, <a class="el" href="ipr_8hh_source.html#l00188">AlphaISA::IPR_PALtemp16</a>, <a class="el" href="ipr_8hh_source.html#l00189">AlphaISA::IPR_PALtemp17</a>, <a class="el" href="ipr_8hh_source.html#l00190">AlphaISA::IPR_PALtemp18</a>, <a class="el" href="ipr_8hh_source.html#l00191">AlphaISA::IPR_PALtemp19</a>, <a class="el" href="ipr_8hh_source.html#l00174">AlphaISA::IPR_PALtemp2</a>, <a class="el" href="ipr_8hh_source.html#l00192">AlphaISA::IPR_PALtemp20</a>, <a class="el" href="ipr_8hh_source.html#l00193">AlphaISA::IPR_PALtemp21</a>, <a class="el" href="ipr_8hh_source.html#l00194">AlphaISA::IPR_PALtemp22</a>, <a class="el" href="ipr_8hh_source.html#l00195">AlphaISA::IPR_PALtemp23</a>, <a class="el" href="ipr_8hh_source.html#l00175">AlphaISA::IPR_PALtemp3</a>, <a class="el" href="ipr_8hh_source.html#l00176">AlphaISA::IPR_PALtemp4</a>, <a class="el" href="ipr_8hh_source.html#l00177">AlphaISA::IPR_PALtemp5</a>, <a class="el" href="ipr_8hh_source.html#l00178">AlphaISA::IPR_PALtemp6</a>, <a class="el" href="ipr_8hh_source.html#l00179">AlphaISA::IPR_PALtemp7</a>, <a class="el" href="ipr_8hh_source.html#l00180">AlphaISA::IPR_PALtemp8</a>, <a class="el" href="ipr_8hh_source.html#l00181">AlphaISA::IPR_PALtemp9</a>, <a class="el" href="ipr_8hh_source.html#l00168">AlphaISA::IPR_PMCTR</a>, <a class="el" href="ipr_8hh_source.html#l00155">AlphaISA::IPR_SIRR</a>, <a class="el" href="ipr_8hh_source.html#l00144">AlphaISA::IPR_SL_RCV</a>, <a class="el" href="ipr_8hh_source.html#l00131">AlphaISA::IPR_SL_XMIT</a>, <a class="el" href="ev5_8hh_source.html#l00080">AlphaISA::ITB_ASN_ASN()</a>, <a class="el" href="ev5_8hh_source.html#l00087">AlphaISA::ITB_PTE_ASMA()</a>, <a class="el" href="ev5_8hh_source.html#l00084">AlphaISA::ITB_PTE_FONR()</a>, <a class="el" href="ev5_8hh_source.html#l00085">AlphaISA::ITB_PTE_FONW()</a>, <a class="el" href="ev5_8hh_source.html#l00086">AlphaISA::ITB_PTE_GH()</a>, <a class="el" href="ev5_8hh_source.html#l00081">AlphaISA::ITB_PTE_PPN()</a>, <a class="el" href="ev5_8hh_source.html#l00083">AlphaISA::ITB_PTE_XRE()</a>, <a class="el" href="arch_2alpha_2kernel__stats_8hh_source.html#l00052">AlphaISA::Kernel::kernel</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00096">AlphaISA::TlbEntry::ppn</a>, <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>, <a class="el" href="arch_2alpha_2kernel__stats_8hh_source.html#l00052">AlphaISA::Kernel::user</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00097">AlphaISA::TlbEntry::xre</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00098">AlphaISA::TlbEntry::xwe</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8cc_source.html#l00142">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f92a71589f54c7e5513f93efd2f35d9"></a><!-- doxytag: member="AlphaISA::ISA::setMiscReg" ref="a5f92a71589f54c7e5513f93efd2f35d9" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00142">142</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00066">intr_flag</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">AlphaISA::MISCREG_FPCR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00072">AlphaISA::MISCREG_INTR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00071">AlphaISA::MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00070">AlphaISA::MISCREG_LOCKFLAG</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00069">AlphaISA::MISCREG_UNIQ</a>, <a class="el" href="ev5_8cc_source.html#l00202">setIpr()</a>, and <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>.</p>

</div>
</div>
<a class="anchor" id="af9a0ea5c065ae5b4686b2901931de83a"></a><!-- doxytag: member="AlphaISA::ISA::setMiscRegNoEffect" ref="af9a0ea5c065ae5b4686b2901931de83a" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00116">116</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00066">intr_flag</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">AlphaISA::MISCREG_FPCR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00072">AlphaISA::MISCREG_INTR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00071">AlphaISA::MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00070">AlphaISA::MISCREG_LOCKFLAG</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00069">AlphaISA::MISCREG_UNIQ</a>, <a class="el" href="ipr_8hh_source.html#l00217">AlphaISA::NumInternalProcRegs</a>, and <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>.</p>

</div>
</div>
<a class="anchor" id="ab357fcdb25f5b005d618805573571c18"></a><!-- doxytag: member="AlphaISA::ISA::startup" ref="ab357fcdb25f5b005d618805573571c18" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00127">127</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ade0db9b9b5c4585e64a63eefd6e2a6de"></a><!-- doxytag: member="AlphaISA::ISA::unserialize" ref="ade0db9b9b5c4585e64a63eefd6e2a6de" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::ISA::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#a5e83c7a6c6266d4e365f6ec7cb949caf">Serializable</a>.</p>

<p>Definition at line <a class="el" href="alpha_2isa_8cc_source.html#l00066">66</a> of file <a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="alpha_2isa_8hh_source.html#l00062">fpcr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00068">ipr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00065">lock_addr</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00064">lock_flag</a>, <a class="el" href="ipr_8hh_source.html#l00217">AlphaISA::NumInternalProcRegs</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00063">uniq</a>, <a class="el" href="serialize_8hh_source.html#l00160">UNSERIALIZE_ARRAY</a>, and <a class="el" href="serialize_8hh_source.html#l00144">UNSERIALIZE_SCALAR</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ac12c495fc10f2ab31d1f9c717069e22d"></a><!-- doxytag: member="AlphaISA::ISA::fpcr" ref="ac12c495fc10f2ab31d1f9c717069e22d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1ISA.html#ac12c495fc10f2ab31d1f9c717069e22d">AlphaISA::ISA::fpcr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00062">62</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00097">readMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00077">readMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00056">serialize()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00142">setMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00116">setMiscRegNoEffect()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00066">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a42b7e7c9e204e1689461dc4f481d4ca6"></a><!-- doxytag: member="AlphaISA::ISA::intr_flag" ref="a42b7e7c9e204e1689461dc4f481d4ca6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1ISA.html#a42b7e7c9e204e1689461dc4f481d4ca6">AlphaISA::ISA::intr_flag</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00066">66</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00097">readMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00077">readMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00142">setMiscReg()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00116">setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a754b951dd182cd9210a377dd54d19cfd"></a><!-- doxytag: member="AlphaISA::ISA::ipr" ref="a754b951dd182cd9210a377dd54d19cfd" args="[NumInternalProcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a> <a class="el" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">AlphaISA::ISA::ipr</a>[NumInternalProcRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00068">68</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, <a class="el" href="ev5_8cc_source.html#l00093">readIpr()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00077">readMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00056">serialize()</a>, <a class="el" href="ev5_8cc_source.html#l00202">setIpr()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00116">setMiscRegNoEffect()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00066">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="af66566439c4b20fc01738ab2379f8f90"></a><!-- doxytag: member="AlphaISA::ISA::lock_addr" ref="af66566439c4b20fc01738ab2379f8f90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classAlphaISA_1_1ISA.html#af66566439c4b20fc01738ab2379f8f90">AlphaISA::ISA::lock_addr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00065">65</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00097">readMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00077">readMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00056">serialize()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00142">setMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00116">setMiscRegNoEffect()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00066">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="abae6c581aab7926d42d1cfc313bddaba"></a><!-- doxytag: member="AlphaISA::ISA::lock_flag" ref="abae6c581aab7926d42d1cfc313bddaba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classAlphaISA_1_1ISA.html#abae6c581aab7926d42d1cfc313bddaba">AlphaISA::ISA::lock_flag</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00064">64</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00097">readMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00077">readMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00056">serialize()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00142">setMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00116">setMiscRegNoEffect()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00066">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a0741c343083190562f46be4a8688cea0"></a><!-- doxytag: member="AlphaISA::ISA::system" ref="a0741c343083190562f46be4a8688cea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classAlphaISA_1_1ISA.html#a0741c343083190562f46be4a8688cea0">AlphaISA::ISA::system</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00060">60</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5a1b81d570a89bb7733ee5b02dae212f"></a><!-- doxytag: member="AlphaISA::ISA::uniq" ref="a5a1b81d570a89bb7733ee5b02dae212f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">AlphaISA::ISA::uniq</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa_8hh_source.html#l00063">63</a> of file <a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2isa_8hh_source.html#l00085">clear()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00097">readMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00077">readMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00056">serialize()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00142">setMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00116">setMiscRegNoEffect()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00066">unserialize()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/alpha/<a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/alpha/<a class="el" href="ev5_8cc_source.html">ev5.cc</a></li>
<li>arch/alpha/<a class="el" href="alpha_2isa_8cc_source.html">isa.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:23 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
