
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-10.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2727447 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6432915 heartbeat IPC: 2.69871 cumulative IPC: 3.10901 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10315469 heartbeat IPC: 2.57563 cumulative IPC: 2.90825 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14200220 heartbeat IPC: 2.57417 cumulative IPC: 2.81686 (Simulation time: 0 hr 5 min 0 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14200220 (Simulation time: 0 hr 5 min 0 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 78602469 heartbeat IPC: 0.155274 cumulative IPC: 0.155274 (Simulation time: 0 hr 12 min 2 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142978207 heartbeat IPC: 0.155338 cumulative IPC: 0.155306 (Simulation time: 0 hr 17 min 42 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 207325550 heartbeat IPC: 0.155407 cumulative IPC: 0.15534 (Simulation time: 0 hr 21 min 27 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 271595618 heartbeat IPC: 0.155593 cumulative IPC: 0.155403 (Simulation time: 0 hr 25 min 12 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335902502 heartbeat IPC: 0.155504 cumulative IPC: 0.155423 (Simulation time: 0 hr 29 min 13 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 400279730 heartbeat IPC: 0.155334 cumulative IPC: 0.155408 (Simulation time: 0 hr 34 min 21 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 464528052 heartbeat IPC: 0.155646 cumulative IPC: 0.155442 (Simulation time: 0 hr 38 min 19 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 528829256 heartbeat IPC: 0.155518 cumulative IPC: 0.155452 (Simulation time: 0 hr 42 min 3 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 593145618 heartbeat IPC: 0.155481 cumulative IPC: 0.155455 (Simulation time: 0 hr 46 min 17 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 657141598 heartbeat IPC: 0.15626 cumulative IPC: 0.155535 (Simulation time: 0 hr 50 min 14 sec) 
Finished CPU 0 instructions: 100000003 cycles: 642941407 cumulative IPC: 0.155535 (Simulation time: 0 hr 50 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155535 instructions: 100000003 cycles: 642941407
cpu0_DTLB TOTAL     ACCESS:   39592560  HIT:   27493666  MISS:   12098894
cpu0_DTLB LOAD      ACCESS:   38399860  HIT:   26311095  MISS:   12088765
cpu0_DTLB RFO       ACCESS:    1192700  HIT:    1182571  MISS:      10129
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31785 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 113108
cpu0_ITLB TOTAL     ACCESS:    2710590  HIT:    2710590  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2710590  HIT:    2710590  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12098894  HIT:   12079669  MISS:      19225
cpu0_STLB LOAD      ACCESS:   12088765  HIT:   12069540  MISS:      19225
cpu0_STLB RFO       ACCESS:      10129  HIT:      10129  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.029 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   35965993  HIT:   17785857  MISS:   18180136
cpu0_L1D LOAD      ACCESS:   34752816  HIT:   16590713  MISS:   18162103
cpu0_L1D RFO       ACCESS:    1193952  HIT:    1193952  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19225  HIT:       1192  MISS:      18033
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.9282 cycles
cpu0_L1D MSHR FULL EVENTS: 96 MSHR MERGE EVENTS: 3369260
cpu0_L2C TOTAL     ACCESS:   18224706  HIT:    8572072  MISS:    9652623
cpu0_L2C LOAD      ACCESS:   18162103  HIT:    8510301  MISS:    9651802
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44570  HIT:      44559  MISS:         11
cpu0_L2C TRANSLATION ACCESS:      18033  HIT:      17212  MISS:        821
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.8835 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19305239  HIT:    8414692  MISS:    1237931
LLC LOAD      ACCESS:    9651784  HIT:    8413858  MISS:    1237926
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9652634  HIT:         18  MISS:    9652616
LLC TRANSLATION ACCESS:        821  HIT:        816  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 93.6572 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     853942  ROW_BUFFER_MISS:     383989
 DBUS AVG_CONGESTED_CYCLE:    3.14666
 WQ ROW_BUFFER_HIT:       5803  ROW_BUFFER_MISS:      31712  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5587% MPKI: 8.47883 Average ROB Occupancy at Mispredict: 345.831
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.47883
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

