// Seed: 1780138139
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd35,
    parameter id_20 = 32'd93
) (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    input wire id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wire id_10,
    output tri1 id_11,
    output tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    output wire id_15,
    output tri0 id_16,
    output tri1 _id_17,
    output tri0 id_18,
    output wor id_19,
    output supply1 _id_20,
    input tri id_21
);
  logic [id_17  ==  id_20 : -1 'b0] id_23 = -1'b0, id_24;
  and primCall (id_19, id_1, id_24, id_21, id_13, id_0, id_9, id_6, id_5, id_23, id_3);
  module_0 modCall_1 (
      id_24,
      id_23,
      id_24,
      id_24
  );
endmodule
