Analysis & Synthesis report for e_my_automated_laundry_system
Thu Jul 29 13:29:55 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |e_my_automated_laundry_system|e_laundry_fsm:i_e_laundry_fsm|sl_present_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0|altsyncram_ffa1:auto_generated
 16. Parameter Settings for User Entity Instance: e_memory:i_e_memory
 17. Parameter Settings for User Entity Instance: e_laundry_fsm:i_e_laundry_fsm
 18. Parameter Settings for User Entity Instance: e_payment_fsm:i_e_payment_fsm
 19. Parameter Settings for User Entity Instance: e_7seg_display:i_e_7seg_display
 20. Parameter Settings for User Entity Instance: e_7seg_bcd_decoder:i_e_7seg_bcd_decoder
 21. Parameter Settings for Inferred Entity Instance: e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 29 13:29:55 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; e_my_automated_laundry_system               ;
; Top-level Entity Name           ; e_my_automated_laundry_system               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 49                                          ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,816                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                   ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Option                                                                          ; Setting                       ; Default Value                 ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Device                                                                          ; 5CSEMA5F31C6                  ;                               ;
; Top-level entity name                                                           ; e_my_automated_laundry_system ; e_my_automated_laundry_system ;
; Family name                                                                     ; Cyclone V                     ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                           ; Off                           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                            ; On                            ;
; Enable compact report table                                                     ; Off                           ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                          ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                           ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                           ; Off                           ;
; Preserve fewer node names                                                       ; On                            ; On                            ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                        ; Enable                        ;
; Verilog Version                                                                 ; Verilog_2001                  ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                     ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                          ; Auto                          ;
; Safe State Machine                                                              ; Off                           ; Off                           ;
; Extract Verilog State Machines                                                  ; On                            ; On                            ;
; Extract VHDL State Machines                                                     ; On                            ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                           ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                          ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                           ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                            ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                            ; On                            ;
; Parallel Synthesis                                                              ; On                            ; On                            ;
; DSP Block Balancing                                                             ; Auto                          ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                            ; On                            ;
; Power-Up Don't Care                                                             ; On                            ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                           ; Off                           ;
; Remove Duplicate Registers                                                      ; On                            ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                           ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                           ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                           ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                           ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                           ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                            ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                           ; Off                           ;
; Optimization Technique                                                          ; Balanced                      ; Balanced                      ;
; Carry Chain Length                                                              ; 70                            ; 70                            ;
; Auto Carry Chains                                                               ; On                            ; On                            ;
; Auto Open-Drain Pins                                                            ; On                            ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                           ; Off                           ;
; Auto ROM Replacement                                                            ; On                            ; On                            ;
; Auto RAM Replacement                                                            ; On                            ; On                            ;
; Auto DSP Block Replacement                                                      ; On                            ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                          ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                          ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                            ; On                            ;
; Strict RAM Replacement                                                          ; Off                           ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                            ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                           ; Off                           ;
; Auto Resource Sharing                                                           ; Off                           ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                           ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                            ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                           ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                            ; On                            ;
; Report Parameter Settings                                                       ; On                            ; On                            ;
; Report Source Assignments                                                       ; On                            ; On                            ;
; Report Connectivity Checks                                                      ; On                            ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                           ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                             ; 3                             ;
; Power Optimization During Synthesis                                             ; Normal compilation            ; Normal compilation            ;
; HDL message level                                                               ; Level2                        ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                           ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                          ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                          ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                           ; 100                           ;
; Clock MUX Protection                                                            ; On                            ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                           ; Off                           ;
; Block Design Naming                                                             ; Auto                          ; Auto                          ;
; SDC constraint protection                                                       ; Off                           ; Off                           ;
; Synthesis Effort                                                                ; Auto                          ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                            ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                           ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                        ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                          ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                            ; On                            ;
; Automatic Parallel Synthesis                                                    ; On                            ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                           ; Off                           ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                          ; Library ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; e_payment_fsm.vhd                                                    ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd                                                       ;         ;
; e_my_automated_laundry_system.vhd                                    ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd                                       ;         ;
; e_memory.vhd                                                         ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd                                                            ;         ;
; e_laundry_fsm.vhd                                                    ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd                                                       ;         ;
; e_7seg_display.vhd                                                   ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_display.vhd                                                      ;         ;
; e_7seg_bcd_decoder.vhd                                               ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_bcd_decoder.vhd                                                  ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;         ;
; aglobal181.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                 ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;         ;
; altram.inc                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;         ;
; db/altsyncram_ffa1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/db/altsyncram_ffa1.tdf                                                  ;         ;
; e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/db/e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif ;         ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 152            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 229            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 71             ;
;     -- 5 input functions                    ; 37             ;
;     -- 4 input functions                    ; 40             ;
;     -- <=3 input functions                  ; 79             ;
;                                             ;                ;
; Dedicated logic registers                   ; 49             ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2816           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 60             ;
; Total fan-out                               ; 1335           ;
; Average fan-out                             ; 3.16           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name                   ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |e_my_automated_laundry_system               ; 229 (10)            ; 49 (0)                    ; 2816              ; 0          ; 67   ; 0            ; |e_my_automated_laundry_system                                                                                       ; e_my_automated_laundry_system ; work         ;
;    |e_7seg_bcd_decoder:i_e_7seg_bcd_decoder| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_7seg_bcd_decoder:i_e_7seg_bcd_decoder                                               ; e_7seg_bcd_decoder            ; work         ;
;    |e_7seg_display:i_e_7seg_display|         ; 48 (48)             ; 33 (33)                   ; 2816              ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_7seg_display:i_e_7seg_display                                                       ; e_7seg_display                ; work         ;
;       |altsyncram:Mux27_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0                                ; altsyncram                    ; work         ;
;          |altsyncram_ffa1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0|altsyncram_ffa1:auto_generated ; altsyncram_ffa1               ; work         ;
;    |e_laundry_fsm:i_e_laundry_fsm|           ; 26 (26)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_laundry_fsm:i_e_laundry_fsm                                                         ; e_laundry_fsm                 ; work         ;
;    |e_memory:i_e_memory|                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_memory:i_e_memory                                                                   ; e_memory                      ; work         ;
;    |e_payment_fsm:i_e_payment_fsm|           ; 116 (116)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm                                                         ; e_payment_fsm                 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------------+
; Name                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                  ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------------+
; e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0|altsyncram_ffa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 11           ; --           ; --           ; 2816 ; e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |e_my_automated_laundry_system|e_laundry_fsm:i_e_laundry_fsm|sl_present_state                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------+------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------+--------------------------------+-------------------------------------+-------------------------------------+------------------------------------+----------------------------------+
; Name                                       ; sl_present_state.start_state ; sl_present_state.hold_state ; sl_present_state.full_state ; sl_present_state.finished_processing_state ; sl_present_state.process_state ; sl_present_state.payment_state ; sl_present_state.availability_state ; sl_present_state.verification_state ; sl_present_state.user_detect_state ; sl_present_state.no_action_state ;
+--------------------------------------------+------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------+--------------------------------+-------------------------------------+-------------------------------------+------------------------------------+----------------------------------+
; sl_present_state.no_action_state           ; 0                            ; 0                           ; 0                           ; 0                                          ; 0                              ; 0                              ; 0                                   ; 0                                   ; 0                                  ; 0                                ;
; sl_present_state.user_detect_state         ; 0                            ; 0                           ; 0                           ; 0                                          ; 0                              ; 0                              ; 0                                   ; 0                                   ; 1                                  ; 1                                ;
; sl_present_state.verification_state        ; 0                            ; 0                           ; 0                           ; 0                                          ; 0                              ; 0                              ; 0                                   ; 1                                   ; 0                                  ; 1                                ;
; sl_present_state.availability_state        ; 0                            ; 0                           ; 0                           ; 0                                          ; 0                              ; 0                              ; 1                                   ; 0                                   ; 0                                  ; 1                                ;
; sl_present_state.payment_state             ; 0                            ; 0                           ; 0                           ; 0                                          ; 0                              ; 1                              ; 0                                   ; 0                                   ; 0                                  ; 1                                ;
; sl_present_state.process_state             ; 0                            ; 0                           ; 0                           ; 0                                          ; 1                              ; 0                              ; 0                                   ; 0                                   ; 0                                  ; 1                                ;
; sl_present_state.finished_processing_state ; 0                            ; 0                           ; 0                           ; 1                                          ; 0                              ; 0                              ; 0                                   ; 0                                   ; 0                                  ; 1                                ;
; sl_present_state.full_state                ; 0                            ; 0                           ; 1                           ; 0                                          ; 0                              ; 0                              ; 0                                   ; 0                                   ; 0                                  ; 1                                ;
; sl_present_state.hold_state                ; 0                            ; 1                           ; 0                           ; 0                                          ; 0                              ; 0                              ; 0                                   ; 0                                   ; 0                                  ; 1                                ;
; sl_present_state.start_state               ; 1                            ; 0                           ; 0                           ; 0                                          ; 0                              ; 0                              ; 0                                   ; 0                                   ; 0                                  ; 1                                ;
+--------------------------------------------+------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------+--------------------------------+-------------------------------------+-------------------------------------+------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                      ;
+------------------------------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                                             ; Latch Enable Signal                    ; Free of Timing Hazards ;
+------------------------------------------------------------------------+----------------------------------------+------------------------+
; red_led$latch                                                          ; Mux4                                   ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_ten_cents_682     ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_thirty_cents_666  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_fourty_cents_658  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_sixty_cents_642   ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_eighty_cents_626  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_ninety_cents_618  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_twenty_cents_674  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_seventy_cents_634 ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_fifty_cents_650   ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_memory:i_e_memory|washing_machine_address_available                  ; reset                                  ; yes                    ;
; sl_word_choice[2]                                                      ; Mux4                                   ; yes                    ;
; sl_word_choice[0]                                                      ; Mux4                                   ; yes                    ;
; sl_word_choice[1]                                                      ; Mux4                                   ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_twenty_cents_754  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_fourty_cents_738  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_sixty_cents_722   ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_eighty_cents_706  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.two_euro_690               ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_770               ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.eighty_cents_786           ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.sixty_cents_802            ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.fourty_cents_818           ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.twenty_cents_834           ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.zero_cent_850              ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_ten_cents_762     ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_fifty_cents_730   ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_ninety_cents_698  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.seventy_cents_794          ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.thirty_cents_826           ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_thirty_cents_746  ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.fifty_cents_810            ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.one_euro_seventy_cents_714 ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.ten_cents_842              ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_payment_fsm:i_e_payment_fsm|sl_coin_state.ninety_cents_778           ; e_payment_fsm:i_e_payment_fsm|WideOr41 ; yes                    ;
; e_memory:i_e_memory|ram[8]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[5]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[7]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[4]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[6]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[1]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[3]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[0]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; e_memory:i_e_memory|ram[2]                                             ; e_memory:i_e_memory|Decoder0           ; yes                    ;
; Number of user-specified and inferred latches = 44                     ;                                        ;                        ;
+------------------------------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+------------------------------------------------+--------------------------------------------------------+
; Register name                                  ; Reason for Removal                                     ;
+------------------------------------------------+--------------------------------------------------------+
; e_7seg_display:i_e_7seg_display|hex_1[5]       ; Stuck at VCC due to stuck port data_in                 ;
; e_7seg_display:i_e_7seg_display|hex_4[0..6]    ; Lost fanout                                            ;
; e_7seg_display:i_e_7seg_display|hex_5[0,1,4,5] ; Lost fanout                                            ;
; e_7seg_display:i_e_7seg_display|hex_5[4]~5     ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_5[1]~8     ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_5[0]~11    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[6]~2     ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[5]~5     ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[4]~8     ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[3]~11    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[2]~14    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[1]~17    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_4[0]~20    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[5]~2 ;
; e_7seg_display:i_e_7seg_display|hex_5[0]~10    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[1]~7 ;
; e_7seg_display:i_e_7seg_display|hex_4[2]~13    ; Merged with e_7seg_display:i_e_7seg_display|hex_5[1]~7 ;
; Total Number of Removed Registers = 24         ;                                                        ;
+------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                     ;
+---------------------------------------------+---------------------------------------------+------+
; Register Name                               ; Megafunction                                ; Type ;
+---------------------------------------------+---------------------------------------------+------+
; e_7seg_display:i_e_7seg_display|hex_5[5]~0  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_5[4]~3  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_5[1]~6  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_5[0]~9  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[6]~0  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[5]~3  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[4]~6  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[3]~9  ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[2]~12 ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[1]~15 ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
; e_7seg_display:i_e_7seg_display|hex_4[0]~18 ; e_7seg_display:i_e_7seg_display|Mux27_rtl_0 ; ROM  ;
+---------------------------------------------+---------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |e_my_automated_laundry_system|e_7seg_display:i_e_7seg_display|hex_5[6]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm|sl_coin_state ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |e_my_automated_laundry_system|e_laundry_fsm:i_e_laundry_fsm|Selector3     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0|altsyncram_ffa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_memory:i_e_memory ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_laundry_fsm:i_e_laundry_fsm ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_payment_fsm:i_e_payment_fsm ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_7seg_display:i_e_7seg_display ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_7seg_bcd_decoder:i_e_7seg_bcd_decoder ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0                    ;
+------------------------------------+----------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                ; Type           ;
+------------------------------------+----------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                  ; Untyped        ;
; WIDTH_A                            ; 11                                                                   ; Untyped        ;
; WIDTHAD_A                          ; 8                                                                    ; Untyped        ;
; NUMWORDS_A                         ; 256                                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                 ; Untyped        ;
; INIT_FILE                          ; e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ffa1                                                      ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 11                                                     ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 49                          ;
;     CLR               ; 10                          ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 237                         ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 235                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 37                          ;
;         6 data inputs ; 71                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 29 13:29:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file e_payment_fsm.vhd
    Info (12022): Found design unit 1: e_payment_fsm-a_payment_fsm File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 14
    Info (12023): Found entity 1: e_payment_fsm File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file e_my_automated_laundry_system.vhd
    Info (12022): Found design unit 1: e_my_automated_laundry_system-a_my_automated_laundry_system File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 19
    Info (12023): Found entity 1: e_my_automated_laundry_system File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_memory.vhd
    Info (12022): Found design unit 1: e_memory-a_memory File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 14
    Info (12023): Found entity 1: e_memory File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_laundry_fsm.vhd
    Info (12022): Found design unit 1: e_laundry_fsm-a_laundry_fsm File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd Line: 17
    Info (12023): Found entity 1: e_laundry_fsm File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file e_7seg_display.vhd
    Info (12022): Found design unit 1: e_7seg_display-a_7seg_display File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_display.vhd Line: 14
    Info (12023): Found entity 1: e_7seg_display File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_display.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file e_7seg_bcd_decoder.vhd
    Info (12022): Found design unit 1: e_7seg_bcd_decoder-a_7seg_bcd_decoder File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_bcd_decoder.vhd Line: 14
    Info (12023): Found entity 1: e_7seg_bcd_decoder File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_bcd_decoder.vhd Line: 4
Info (12127): Elaborating entity "e_my_automated_laundry_system" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at e_my_automated_laundry_system.vhd(149): signal "sl_washing_machine_address_available" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 149
Warning (10631): VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable "sl_word_choice", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Warning (10631): VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable "sl_memory_enable", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Warning (10631): VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable "red_led", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Warning (10631): VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable "green_led", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (10041): Inferred latch for "green_led" at e_my_automated_laundry_system.vhd(139) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (10041): Inferred latch for "red_led" at e_my_automated_laundry_system.vhd(139) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (10041): Inferred latch for "sl_memory_enable" at e_my_automated_laundry_system.vhd(139) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (10041): Inferred latch for "sl_word_choice[0]" at e_my_automated_laundry_system.vhd(139) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (10041): Inferred latch for "sl_word_choice[1]" at e_my_automated_laundry_system.vhd(139) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (10041): Inferred latch for "sl_word_choice[2]" at e_my_automated_laundry_system.vhd(139) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
Info (12128): Elaborating entity "e_memory" for hierarchy "e_memory:i_e_memory" File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 121
Warning (10492): VHDL Process Statement warning at e_memory.vhd(25): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 25
Warning (10492): VHDL Process Statement warning at e_memory.vhd(25): signal "washing_machine_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 25
Warning (10492): VHDL Process Statement warning at e_memory.vhd(28): signal "washing_machine_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 28
Warning (10631): VHDL Process Statement warning at e_memory.vhd(21): inferring latch(es) for signal or variable "ram", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Warning (10631): VHDL Process Statement warning at e_memory.vhd(21): inferring latch(es) for signal or variable "washing_machine_address_available", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "washing_machine_address_available" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[8]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[7]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[6]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[5]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[4]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[3]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[2]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[1]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (10041): Inferred latch for "ram[0]" at e_memory.vhd(21) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd Line: 21
Info (12128): Elaborating entity "e_laundry_fsm" for hierarchy "e_laundry_fsm:i_e_laundry_fsm" File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 125
Info (12128): Elaborating entity "e_payment_fsm" for hierarchy "e_payment_fsm:i_e_payment_fsm" File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 135
Warning (10492): VHDL Process Statement warning at e_payment_fsm.vhd(29): signal "sl_coin_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 29
Warning (10631): VHDL Process Statement warning at e_payment_fsm.vhd(28): inferring latch(es) for signal or variable "sl_coin_state", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Warning (10631): VHDL Process Statement warning at e_payment_fsm.vhd(28): inferring latch(es) for signal or variable "paid", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "paid" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_ninety_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_eighty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_seventy_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_sixty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_fifty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_fourty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_thirty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_twenty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro_ten_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.two_euro" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_ninety_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_eighty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_seventy_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_sixty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_fifty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_fourty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_thirty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_twenty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro_ten_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.one_euro" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.ninety_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.eighty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.seventy_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.sixty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.fifty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.fourty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.thirty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.twenty_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.ten_cents" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (10041): Inferred latch for "sl_coin_state.zero_cent" at e_payment_fsm.vhd(28) File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd Line: 28
Info (12128): Elaborating entity "e_7seg_display" for hierarchy "e_7seg_display:i_e_7seg_display" File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 182
Info (12128): Elaborating entity "e_7seg_bcd_decoder" for hierarchy "e_7seg_bcd_decoder:i_e_7seg_bcd_decoder" File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 188
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "e_7seg_display:i_e_7seg_display|Mux27_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif
Info (12130): Elaborated megafunction instantiation "e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0"
Info (12133): Instantiated megafunction "e_7seg_display:i_e_7seg_display|altsyncram:Mux27_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffa1.tdf
    Info (12023): Found entity 1: altsyncram_ffa1 File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/db/altsyncram_ffa1.tdf Line: 27
Warning (13012): Latch sl_word_choice[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
    Warning (13013): Ports D and ENA on the latch are fed by the same signal e_laundry_fsm:i_e_laundry_fsm|WideOr11 File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd Line: 119
Warning (13012): Latch sl_word_choice[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
    Warning (13013): Ports D and ENA on the latch are fed by the same signal e_laundry_fsm:i_e_laundry_fsm|WideOr11 File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd Line: 119
Warning (13012): Latch sl_word_choice[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 139
    Warning (13013): Ports D and ENA on the latch are fed by the same signal e_laundry_fsm:i_e_laundry_fsm|WideOr11 File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd Line: 119
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "green_led" is stuck at GND File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 12
    Warning (13410): Pin "hex_1[5]" is stuck at VCC File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 14
    Warning (13410): Pin "coin_out[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 234 logic cells
    Info (21064): Implemented 11 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Thu Jul 29 13:29:55 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:56


