
*** Running vivado
    with args -log zynq_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omar/Drive2/Vivado/2017.2/data/ip'.
Command: synth_design -top zynq_wrapper -part xc7z020clg484-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11081 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/include/common.vh:55]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/include/common.vh:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1299.801 ; gain = 86.223 ; free physical = 598 ; free virtual = 11914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_wrapper' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:2]
	Parameter READ_ADDR_BASE_0 bound to: 0 - type: integer 
	Parameter WRITE_ADDR_BASE_0 bound to: 33554432 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter DATA_W bound to: 64 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 20 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter ROM_ADDR_W bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zc702' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:318]
INFO: [Synth 8-638] synthesizing module 'zc702_processing_system7_1_0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/synth/zc702_processing_system7_1_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/synth/zc702_processing_system7_1_0.v:456]
INFO: [Synth 8-256] done synthesizing module 'zc702_processing_system7_1_0' (5#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/synth/zc702_processing_system7_1_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_1' of module 'zc702_processing_system7_1_0' requires 113 connections, but only 104 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:660]
INFO: [Synth 8-638] synthesizing module 'zc702_processing_system7_1_axi_periph_0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:839]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_JRO78Q' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:12]
INFO: [Synth 8-638] synthesizing module 'zc702_auto_pc_0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_0/synth/zc702_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' (6#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' (7#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' (8#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' (9#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' (10#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' (11#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' (11#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' (12#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' (13#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' (14#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' (14#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' (14#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' (15#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (16#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (17#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (17#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (17#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (17#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (18#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (19#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s' (20#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (21#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'zc702_auto_pc_0' (22#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_0/synth/zc702_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_JRO78Q' (23#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:12]
INFO: [Synth 8-256] done synthesizing module 'zc702_processing_system7_1_axi_periph_0' (24#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:839]
INFO: [Synth 8-638] synthesizing module 'zc702_rst_processing_system7_1_50M_0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/synth/zc702_rst_processing_system7_1_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/synth/zc702_rst_processing_system7_1_50M_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (25#1) [/home/omar/Drive2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (26#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element loop_and_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1075]
WARNING: [Synth 8-6014] Unused sequential element loop_nand_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1076]
WARNING: [Synth 8-6014] Unused sequential element aux_loop_and_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1108]
WARNING: [Synth 8-6014] Unused sequential element aux_loop_nand_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1109]
INFO: [Synth 8-256] done synthesizing module 'lpf' (27#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (28#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (29#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (30#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'zc702_rst_processing_system7_1_50M_0' (31#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/synth/zc702_rst_processing_system7_1_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_1_50M' of module 'zc702_rst_processing_system7_1_50M_0' requires 10 connections, but only 7 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:829]
INFO: [Synth 8-256] done synthesizing module 'zc702' (32#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/hdl/zc702.v:318]
WARNING: [Synth 8-324] index 1 out of range [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:299]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_slave/axi_slave.v:4]
	Parameter AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_slave/axi_slave.v:270]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave' (33#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_slave/axi_slave.v:4]
INFO: [Synth 8-638] synthesizing module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/dnn_accelerator/dnn_accelerator.v:3]
	Parameter PU_TID_WIDTH bound to: 16 - type: integer 
	Parameter AXI_TID_WIDTH bound to: 6 - type: integer 
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 20 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter RD_ROM_ADDR_W bound to: 3 - type: integer 
	Parameter WR_ROM_ADDR_W bound to: 3 - type: integer 
	Parameter SERDES_COUNT_W bound to: 4 - type: integer 
	Parameter PE_SEL_W bound to: 3 - type: integer 
	Parameter PU_ID_W bound to: 1 - type: integer 
	Parameter LAYER_PARAM_WIDTH bound to: 10 - type: integer 
	Parameter PARAM_C_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_W bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter PAD_WIDTH bound to: 3 - type: integer 
	Parameter STRIDE_SIZE_W bound to: 3 - type: integer 
	Parameter L_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter PE_CTRL_WIDTH bound to: 30 - type: integer 
	Parameter PE_BUF_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter VECGEN_CTRL_W bound to: 9 - type: integer 
	Parameter WR_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PE_OP_CODE_WIDTH bound to: 3 - type: integer 
	Parameter DATA_IN_WIDTH bound to: 128 - type: integer 
	Parameter VECGEN_CFG_W bound to: 6 - type: integer 
	Parameter POOL_CTRL_WIDTH bound to: 7 - type: integer 
	Parameter POOL_CFG_WIDTH bound to: 3 - type: integer 
	Parameter PU_DATA_W bound to: 128 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 128 - type: integer 
	Parameter STREAM_PU_DATA_W bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vectorgen' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:3]
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter VECGEN_CTRL_W bound to: 9 - type: integer 
	Parameter TID_WIDTH bound to: 16 - type: integer 
	Parameter PAD_WIDTH bound to: 3 - type: integer 
	Parameter STRIDE_WIDTH bound to: 3 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 11 - type: integer 
	Parameter MAX_STRIDE bound to: 1 - type: integer 
	Parameter STRIDE_SIZE_W bound to: 3 - type: integer 
	Parameter VECGEN_CFG_W bound to: 6 - type: integer 
	Parameter MAX_PADDING bound to: 2 - type: integer 
	Parameter INPUT_WIDTH bound to: 128 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 128 - type: integer 
	Parameter NUM_CURR_DATA bound to: 1 - type: integer 
	Parameter CURR_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PADDED_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter READY bound to: 2 - type: integer 
	Parameter LAST bound to: 3 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:411]
WARNING: [Synth 8-6014] Unused sequential element read_req_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:230]
WARNING: [Synth 8-6014] Unused sequential element end_row_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:231]
WARNING: [Synth 8-6014] Unused sequential element end_row_dd_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:232]
WARNING: [Synth 8-6014] Unused sequential element next_row_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:233]
WARNING: [Synth 8-6014] Unused sequential element next_row_dd_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:234]
WARNING: [Synth 8-6014] Unused sequential element padded_data_v_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:272]
WARNING: [Synth 8-6014] Unused sequential element nextrow_stride_data_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:424]
WARNING: [Synth 8-3848] Net write_data_stride_2 in module/entity vectorgen does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:340]
WARNING: [Synth 8-3848] Net write_data_stride_4 in module/entity vectorgen does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:341]
INFO: [Synth 8-256] done synthesizing module 'vectorgen' (34#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:3]
INFO: [Synth 8-638] synthesizing module 'PU' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:3]
	Parameter PU_ID bound to: 0 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 48 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter VECGEN_CTRL_W bound to: 9 - type: integer 
	Parameter TID_WIDTH bound to: 16 - type: integer 
	Parameter PAD_WIDTH bound to: 3 - type: integer 
	Parameter STRIDE_SIZE_W bound to: 3 - type: integer 
	Parameter VECGEN_CFG_W bound to: 6 - type: integer 
	Parameter WR_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PE_BUF_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter LAYER_PARAM_WIDTH bound to: 10 - type: integer 
	Parameter POOL_CTRL_WIDTH bound to: 7 - type: integer 
	Parameter POOL_CFG_WIDTH bound to: 3 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter RD_LOOP_W bound to: 10 - type: integer 
	Parameter SERDES_COUNT_W bound to: 4 - type: integer 
	Parameter PE_SEL_W bound to: 3 - type: integer 
	Parameter DATA_IN_WIDTH bound to: 128 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
	Parameter PE_OP_CODE_WIDTH bound to: 3 - type: integer 
	Parameter DATA_POOLING_OUT_WIDTH bound to: 128 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter PE_CTRL_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PE' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PE/PE.v:3]
	Parameter PE_BUF_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 48 - type: integer 
	Parameter LAYER_NORM bound to: NO - type: string 
	Parameter OP_CODE_WIDTH bound to: 3 - type: integer 
	Parameter CTRL_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register' (35#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (35#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (35#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'macc' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/MACC/macc.v:12]
	Parameter OP_0_WIDTH bound to: 16 - type: integer 
	Parameter OP_1_WIDTH bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter TYPE bound to: FIXED_POINT - type: string 
	Parameter FRAC_BITS bound to: 0 - type: integer 
	Parameter INT_BITS bound to: 15 - type: integer 
	Parameter OP_CODE_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'macc' (36#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/MACC/macc.v:12]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/RAM/ram.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram' (37#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/RAM/ram.v:1]
INFO: [Synth 8-638] synthesizing module 'activation' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/activation/activation.v:1]
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter TYPE bound to: ReLU - type: string 
INFO: [Synth 8-256] done synthesizing module 'activation' (38#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/activation/activation.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo' (39#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'PE' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PE/PE.v:3]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 30 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized6' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized6' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized7' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized7' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized8' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized8' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized9' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized9' (40#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'weight_buffer' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/weight_buffer/weight_buffer.v:3]
	Parameter RD_WIDTH bound to: 16 - type: integer 
	Parameter WR_WIDTH bound to: 64 - type: integer 
	Parameter RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter WR_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter MEM_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter MUX_SEL_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_req_dd_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/weight_buffer/weight_buffer.v:71]
INFO: [Synth 8-256] done synthesizing module 'weight_buffer' (41#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/weight_buffer/weight_buffer.v:3]
INFO: [Synth 8-638] synthesizing module 'register__parameterized10' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized10' (41#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'data_packer' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/data_packer/data_packer.v:2]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 128 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter OUT_NUM_DATA bound to: 2 - type: integer 
	Parameter DATA_COUNT_W bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ready_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/data_packer/data_packer.v:70]
INFO: [Synth 8-256] done synthesizing module 'data_packer' (42#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/data_packer/data_packer.v:2]
INFO: [Synth 8-638] synthesizing module 'normalization' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/normalization/normalization.v:2]
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter DATA_IN_WIDTH bound to: 128 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
	Parameter SQSUM_FIFO_WIDTH bound to: 128 - type: integer 
	Parameter LRN_CENTER_FIFO_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter RAM_DEPTH bound to: 4 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (42#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'piso_norm' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/PISO/piso_norm.v:2]
	Parameter DATA_IN_WIDTH bound to: 128 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_SHIFTS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'piso_norm' (43#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/PISO/piso_norm.v:2]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/ROM/ROM.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 80'b01110111011001010110100101100111011010000111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter TYPE bound to: DISTRIBUTED - type: string 
	Parameter INITIALIZE_FIFO bound to: yes - type: string 
	Parameter ROM_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'norm_lut.vh' is read successfully [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/ROM/ROM.v:48]
INFO: [Synth 8-256] done synthesizing module 'ROM' (44#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/ROM/ROM.v:2]
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/MACC/multiplier.v:2]
	Parameter WIDTH_0 bound to: 16 - type: integer 
	Parameter WIDTH_1 bound to: 16 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (45#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/MACC/multiplier.v:2]
INFO: [Synth 8-638] synthesizing module 'sipo' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/SIPO/sipo.v:3]
	Parameter DATA_IN_WIDTH bound to: 16 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
	Parameter NUM_SHIFTS bound to: 8 - type: integer 
	Parameter SHIFT_COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sipo' (46#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/SIPO/sipo.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/normalization/normalization.v:200]
INFO: [Synth 8-256] done synthesizing module 'normalization' (47#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/normalization/normalization.v:2]
INFO: [Synth 8-638] synthesizing module 'pooling' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/pooling/pooling.v:2]
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter NUM_COMPARATOR bound to: 1 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter KERNEL_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter KERNEL_STRIDE_WIDTH bound to: 2 - type: integer 
	Parameter ROW_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter CTRL_WIDTH bound to: 7 - type: integer 
	Parameter CFG_WIDTH bound to: 3 - type: integer 
	Parameter STRIDE_WIDTH bound to: 2 - type: integer 
	Parameter KERNEL_SIZE_W bound to: 2 - type: integer 
	Parameter DATA_IN_WIDTH bound to: 128 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (47#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized11' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized11' (47#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized2' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized2' (47#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'pooling' (48#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/pooling/pooling.v:2]
INFO: [Synth 8-638] synthesizing module 'serdes' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/serdes/serdes.v:2]
	Parameter IN_COUNT bound to: 8 - type: integer 
	Parameter OUT_COUNT bound to: 8 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter OUT_WIDTH bound to: 128 - type: integer 
	Parameter COUNT_W bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/serdes/serdes.v:73]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized3' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter RAM_DEPTH bound to: 8 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized3' (48#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized4' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized4' (48#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (49#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
WARNING: [Synth 8-6014] Unused sequential element shift_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/serdes/serdes.v:140]
WARNING: [Synth 8-6014] Unused sequential element sipo_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/serdes/serdes.v:213]
INFO: [Synth 8-256] done synthesizing module 'serdes' (50#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/serdes/serdes.v:2]
WARNING: [Synth 8-6014] Unused sequential element pu_bias_read_req_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:215]
WARNING: [Synth 8-6014] Unused sequential element read_d_type_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:222]
WARNING: [Synth 8-3848] Net s_write_flush in module/entity PU does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:463]
WARNING: [Synth 8-3848] Net m_write_ready in module/entity PU does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:466]
INFO: [Synth 8-256] done synthesizing module 'PU' (51#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_controller_top' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:3]
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter NUM_AXI bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 20 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter RD_ROM_ADDR_W bound to: 3 - type: integer 
	Parameter WR_ROM_ADDR_W bound to: 3 - type: integer 
	Parameter ARUSER_W bound to: 2 - type: integer 
	Parameter RUSER_W bound to: 2 - type: integer 
	Parameter BUSER_W bound to: 2 - type: integer 
	Parameter AWUSER_W bound to: 2 - type: integer 
	Parameter WUSER_W bound to: 2 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_RD_BUFFER_W bound to: 6 - type: integer 
	Parameter WSTRB_W bound to: 8 - type: integer 
	Parameter PU_DATA_W bound to: 128 - type: integer 
	Parameter STREAM_PU_DATA_W bound to: 128 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 128 - type: integer 
	Parameter AXI_OUT_DATA_W bound to: 64 - type: integer 
	Parameter PU_ID_W bound to: 1 - type: integer 
	Parameter STREAM_FIFO_ADDR_W bound to: 8 - type: integer 
	Parameter BUFFER_READ_ADDR_W bound to: 10 - type: integer 
	Parameter STREAM_PU_FIFO_ADDR_W bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized5' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized5' (51#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized6' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized6' (51#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'data_unpacker' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/data_unpacker/data_unpacker.v:2]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
	Parameter MAX_READS bound to: 2 - type: integer 
	Parameter READ_COUNT_W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_unpacker' (52#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/data_unpacker/data_unpacker.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_fwft' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo_fwft.v:2]
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized7' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INIT bound to: 80'b01101001011011100110100101110100010111110111100000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized7' (52#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'fifo_fwft' (53#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo_fwft.v:2]
INFO: [Synth 8-638] synthesizing module 'mem_controller' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:4]
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 20 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter RD_ROM_ADDR_W bound to: 3 - type: integer 
	Parameter WR_ROM_ADDR_W bound to: 3 - type: integer 
	Parameter PU_ID_W bound to: 1 - type: integer 
	Parameter STATE_W bound to: 3 - type: integer 
	Parameter LTYPE_W bound to: 2 - type: integer 
	Parameter RD_ROM_WIDTH bound to: 402 - type: integer 
	Parameter WR_ROM_WIDTH bound to: 118 - type: integer 
	Parameter RD_ROM_DEPTH bound to: 8 - type: integer 
	Parameter WR_ROM_DEPTH bound to: 8 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_CFG_BUFFER bound to: 1 - type: integer 
	Parameter RD_CFG_STREAM bound to: 2 - type: integer 
	Parameter BUSY_BUFFER bound to: 3 - type: integer 
	Parameter BUSY_STREAM bound to: 4 - type: integer 
	Parameter WR_IDLE bound to: 0 - type: integer 
	Parameter WR_RD_CFG bound to: 1 - type: integer 
	Parameter WR_BUSY bound to: 2 - type: integer 
	Parameter WR_WAIT_DONE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rd_mem_controller.vh' is read successfully [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:169]
INFO: [Synth 8-3876] $readmem data file 'wr_mem_controller.vh' is read successfully [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:170]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
	Parameter COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (53#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:414]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
	Parameter COUNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (53#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:500]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (53#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
WARNING: [Synth 8-6014] Unused sequential element write_idx_inc_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:594]
INFO: [Synth 8-256] done synthesizing module 'mem_controller' (54#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_master_wrapper' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master_wrapper/axi_master_wrapper.v:3]
	Parameter NUM_PE bound to: 4 - type: integer 
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 20 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter ROM_ADDR_W bound to: 2 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_RD_BUFFER_W bound to: 6 - type: integer 
	Parameter NUM_AXI bound to: 1 - type: integer 
	Parameter WSTRB_W bound to: 8 - type: integer 
	Parameter PU_DATA_W bound to: 64 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 64 - type: integer 
	Parameter AXI_OUT_DATA_W bound to: 64 - type: integer 
	Parameter PU_ID_W bound to: 1 - type: integer 
	Parameter PU_PER_AXI bound to: 1 - type: integer 
	Parameter AXI_ID_W bound to: 0 - type: integer 
	Parameter AXI_PU_ID_W bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_master' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/axi_master.v:3]
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 0 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AWUSER_W bound to: 1 - type: integer 
	Parameter ARUSER_W bound to: 1 - type: integer 
	Parameter WUSER_W bound to: 1 - type: integer 
	Parameter RUSER_W bound to: 1 - type: integer 
	Parameter BUSER_W bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_TARGET bound to: -65536 - type: integer 
	Parameter C_M_AXI_WRITE_TARGET bound to: -32768 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 20 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 20 - type: integer 
	Parameter C_M_AXI_RD_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_WR_BURST_LEN bound to: 16 - type: integer 
	Parameter WSTRB_W bound to: 8 - type: integer 
	Parameter NUM_PU_W bound to: 1 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 64 - type: integer 
	Parameter C_WLEN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter RD_RQ_WIDTH bound to: 52 - type: integer 
	Parameter WC_IDLE bound to: 0 - type: integer 
	Parameter WC_BUSY bound to: 1 - type: integer 
	Parameter WCHANNEL_REQ_W bound to: 5 - type: integer 
	Parameter AWC_IDLE bound to: 0 - type: integer 
	Parameter AWC_READ bound to: 1 - type: integer 
	Parameter AWCHANNEL_REQ_W bound to: 5 - type: integer 
	Parameter WRITE_BUF_ADDR_W bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wburst_counter' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/wburst_counter.v:1]
	Parameter WBURST_COUNTER_LEN bound to: 16 - type: integer 
	Parameter WBURST_LEN bound to: 4 - type: integer 
	Parameter MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wburst_counter' (55#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/wburst_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized8' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 52 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter RAM_DEPTH bound to: 4 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized8' (55#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_fwft__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo_fwft.v:2]
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized9' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter INIT bound to: 80'b01101001011011100110100101110100010111110111100000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized9' (55#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'fifo_fwft__parameterized0' (55#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo_fwft.v:2]
WARNING: [Synth 8-350] instance 'wchannel_req_buf' of module 'fifo_fwft' requires 9 connections, but only 8 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/axi_master.v:747]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized10' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized10' (55#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
WARNING: [Synth 8-350] instance 'awchannel_req_buf' of module 'fifo' requires 9 connections, but only 8 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/axi_master.v:850]
WARNING: [Synth 8-6014] Unused sequential element arlen_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/axi_master.v:276]
WARNING: [Synth 8-6014] Unused sequential element wlast_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/axi_master.v:565]
INFO: [Synth 8-256] done synthesizing module 'axi_master' (56#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master/axi_master.v:3]
WARNING: [Synth 8-350] instance 'u_axim' of module 'axi_master' requires 62 connections, but only 57 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master_wrapper/axi_master_wrapper.v:285]
INFO: [Synth 8-256] done synthesizing module 'axi_master_wrapper' (57#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/axi_master_wrapper/axi_master_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized11' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized11' (57#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized12' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized12' (57#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized13' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized13' (57#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'buffer_read_counter' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/buffer_read_counter/buffer_read_counter.v:2]
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter PU_LOOP_W bound to: 20 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter RD_SIZE_W bound to: 20 - type: integer 
	Parameter PU_ID_W bound to: 1 - type: integer 
	Parameter RD_INFO_W bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized14' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized14' (57#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
	Parameter COUNT_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (57#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
INFO: [Synth 8-256] done synthesizing module 'buffer_read_counter' (58#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/buffer_read_counter/buffer_read_counter.v:2]
INFO: [Synth 8-638] synthesizing module 'read_info' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/read_info/read_info.v:2]
	Parameter NUM_PU bound to: 1 - type: integer 
	Parameter PU_LOOP_W bound to: 20 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter RD_SIZE_W bound to: 20 - type: integer 
	Parameter PU_ID_W bound to: 1 - type: integer 
	Parameter RD_INFO_W bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized15' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized15' (58#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/FIFO/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'read_info' (59#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/read_info/read_info.v:2]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_BUFFER_GEN[0].obuf_ow_push_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:479]
WARNING: [Synth 8-6014] Unused sequential element axi_rd_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:510]
WARNING: [Synth 8-6014] Unused sequential element inbuf_push_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:625]
WARNING: [Synth 8-6014] Unused sequential element inbuf_valid_read_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:636]
WARNING: [Synth 8-6014] Unused sequential element d_type_buf_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:644]
WARNING: [Synth 8-6014] Unused sequential element buffer_write_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:658]
WARNING: [Synth 8-6014] Unused sequential element buffer_push_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:663]
WARNING: [Synth 8-6014] Unused sequential element stream_packer_push_count_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:676]
WARNING: [Synth 8-3848] Net next_read in module/entity mem_controller_top does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:81]
WARNING: [Synth 8-3848] Net buffer_pu_id in module/entity mem_controller_top does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:98]
WARNING: [Synth 8-3848] Net inbuf_count in module/entity mem_controller_top does not have driver. [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:104]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_top' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/mem_controller/mem_controller_top.v:3]
WARNING: [Synth 8-350] instance 'mem_ctrl_top' of module 'mem_controller_top' requires 65 connections, but only 64 given [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/dnn_accelerator/dnn_accelerator.v:213]
INFO: [Synth 8-638] synthesizing module 'vectorgen__parameterized0' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:3]
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter VECGEN_CTRL_W bound to: 9 - type: integer 
	Parameter TID_WIDTH bound to: 16 - type: integer 
	Parameter PAD_WIDTH bound to: 3 - type: integer 
	Parameter STRIDE_WIDTH bound to: 3 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 11 - type: integer 
	Parameter MAX_STRIDE bound to: 4 - type: integer 
	Parameter STRIDE_SIZE_W bound to: 3 - type: integer 
	Parameter VECGEN_CFG_W bound to: 6 - type: integer 
	Parameter MAX_PADDING bound to: 2 - type: integer 
	Parameter INPUT_WIDTH bound to: 128 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 128 - type: integer 
	Parameter NUM_CURR_DATA bound to: 4 - type: integer 
	Parameter CURR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter PADDED_DATA_WIDTH bound to: 640 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter READY bound to: 2 - type: integer 
	Parameter LAST bound to: 3 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:419]
WARNING: [Synth 8-6014] Unused sequential element read_req_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:230]
WARNING: [Synth 8-6014] Unused sequential element end_row_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:231]
WARNING: [Synth 8-6014] Unused sequential element end_row_dd_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:232]
WARNING: [Synth 8-6014] Unused sequential element next_row_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:233]
WARNING: [Synth 8-6014] Unused sequential element next_row_dd_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:234]
WARNING: [Synth 8-6014] Unused sequential element padded_data_v_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:272]
WARNING: [Synth 8-6014] Unused sequential element nextrow_stride_data_d_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:424]
WARNING: [Synth 8-6014] Unused sequential element STRIDE_DATA_GEN[0].stride_data_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:417]
WARNING: [Synth 8-6014] Unused sequential element STRIDE_DATA_GEN[1].stride_data_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:460]
WARNING: [Synth 8-6014] Unused sequential element STRIDE_DATA_GEN[2].stride_data_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:460]
WARNING: [Synth 8-6014] Unused sequential element STRIDE_DATA_GEN[3].stride_data_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:466]
INFO: [Synth 8-256] done synthesizing module 'vectorgen__parameterized0' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/vectorgen/vectorgen.v:3]
INFO: [Synth 8-638] synthesizing module 'PU_controller' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:4]
	Parameter PE_BUF_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PU_BUF_DATA_W bound to: 64 - type: integer 
	Parameter NUM_PE bound to: 8 - type: integer 
	Parameter WEIGHT_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter WEIGHT_OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter PE_CTRL_W bound to: 30 - type: integer 
	Parameter PE_OP_CODE_WIDTH bound to: 3 - type: integer 
	Parameter LAYER_PARAM_WIDTH bound to: 10 - type: integer 
	Parameter PARAM_C_WIDTH bound to: 32 - type: integer 
	Parameter MAX_LAYERS bound to: 64 - type: integer 
	Parameter VECGEN_CTRL_W bound to: 9 - type: integer 
	Parameter TID_WIDTH bound to: 16 - type: integer 
	Parameter PAD_WIDTH bound to: 3 - type: integer 
	Parameter STRIDE_SIZE_W bound to: 3 - type: integer 
	Parameter VECGEN_CFG_W bound to: 6 - type: integer 
	Parameter POOL_CTRL_W bound to: 7 - type: integer 
	Parameter POOL_CFG_W bound to: 3 - type: integer 
	Parameter KERNEL_SIZE_W bound to: 3 - type: integer 
	Parameter SERDES_COUNT_W bound to: 4 - type: integer 
	Parameter PE_SEL_W bound to: 3 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter RD_CFG_1 bound to: 2 - type: integer 
	Parameter RD_CFG_2 bound to: 3 - type: integer 
	Parameter BUSY bound to: 4 - type: integer 
	Parameter OP_MUL bound to: 0 - type: integer 
	Parameter OP_MUL_ACC bound to: 2 - type: integer 
	Parameter OP_MUL_ADD bound to: 4 - type: integer 
	Parameter OP_SQ bound to: 1 - type: integer 
	Parameter OP_SQ_ACC bound to: 3 - type: integer 
	Parameter OP_SQ_ADD bound to: 5 - type: integer 
	Parameter CFG_DEPTH bound to: 64 - type: integer 
	Parameter L_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter CFG_WIDTH bound to: 172 - type: integer 
	Parameter L_CONV bound to: 0 - type: integer 
	Parameter L_IP bound to: 1 - type: integer 
	Parameter L_NORM bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'pu_controller_bin.vh' is read successfully [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:427]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized4' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
	Parameter COUNT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized4' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/COUNTER/counter.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized12' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized12' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized13' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[3].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[4].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[5].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[6].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[7].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized13' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:1040]
INFO: [Synth 8-638] synthesizing module 'register__parameterized14' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[3].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[4].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[5].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized14' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized15' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[3].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[4].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[5].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[6].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized15' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized16' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[2].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[3].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[4].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[5].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[6].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
WARNING: [Synth 8-6014] Unused sequential element din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:25]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized16' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized17' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element REGISTER_STAGES[1].din_delay_reg was removed.  [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:37]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'register__parameterized17' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized18' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized18' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized19' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized19' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-638] synthesizing module 'register__parameterized20' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
	Parameter NUM_STAGES bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized20' (60#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/primitives/REGISTER/register.v:2]
INFO: [Synth 8-256] done synthesizing module 'PU_controller' (61#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:4]
INFO: [Synth 8-256] done synthesizing module 'dnn_accelerator' (62#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/dnn_accelerator/dnn_accelerator.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'vecgen_read_count' does not match port width (16) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:550]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_kw' does not match port width (10) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:552]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_kh' does not match port width (10) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:553]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_iw' does not match port width (10) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:554]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_ih' does not match port width (10) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:555]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_ic' does not match port width (32) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:556]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_oc' does not match port width (32) of module 'dnn_accelerator' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:557]
INFO: [Synth 8-256] done synthesizing module 'zynq_wrapper' (63#1) [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/top/zynq_wrapper.v:2]
WARNING: [Synth 8-3331] design serdes has unconnected port m_write_ready
WARNING: [Synth 8-3331] design pooling has unconnected port read_ready
WARNING: [Synth 8-3331] design weight_buffer has unconnected port read_addr[9]
WARNING: [Synth 8-3331] design PU has unconnected port read_d_type[1]
WARNING: [Synth 8-3331] design PU has unconnected port read_d_type[0]
WARNING: [Synth 8-3331] design PU has unconnected port write_ready
WARNING: [Synth 8-3331] design register__parameterized12 has unconnected port CLK
WARNING: [Synth 8-3331] design register__parameterized12 has unconnected port RESET
WARNING: [Synth 8-3331] design PU_controller has unconnected port buffer_read_empty
WARNING: [Synth 8-3331] design PU_controller has unconnected port pu_vecgen_ready
WARNING: [Synth 8-3331] design data_unpacker has unconnected port m_unpacked_write_ready
WARNING: [Synth 8-3331] design wburst_counter has unconnected port write_flush
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RLAST
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port outbuf_empty[0]
WARNING: [Synth 8-3331] design axi_master_wrapper has unconnected port outbuf_empty[0]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port next_read
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port buffer_pu_id[0]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[10]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[9]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[8]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[7]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[6]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[5]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[4]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[3]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[2]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[1]
WARNING: [Synth 8-3331] design mem_controller_top has unconnected port inbuf_count[0]
WARNING: [Synth 8-3331] design axi4lite_slave has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi4lite_slave has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi4lite_slave has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi4lite_slave has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi4lite_slave has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi4lite_slave has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1469.055 ; gain = 255.477 ; free physical = 534 ; free virtual = 11868
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin packer:m_write_ready to constant 0 [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:299]
WARNING: [Synth 8-3295] tying undriven pin u_serdes:s_write_flush to constant 0 [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU.v:458]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1469.055 ; gain = 255.477 ; free physical = 551 ; free virtual = 11884
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc] for cell 'zynq_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc] for cell 'zynq_i/processing_system7_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/zc702_rst_processing_system7_1_50M_0_board.xdc] for cell 'zynq_i/rst_processing_system7_1_50M/U0'
Finished Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/zc702_rst_processing_system7_1_50M_0_board.xdc] for cell 'zynq_i/rst_processing_system7_1_50M/U0'
Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/zc702_rst_processing_system7_1_50M_0.xdc] for cell 'zynq_i/rst_processing_system7_1_50M/U0'
Finished Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ip/zc702_rst_processing_system7_1_50M_0/zc702_rst_processing_system7_1_50M_0.xdc] for cell 'zynq_i/rst_processing_system7_1_50M/U0'
Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1819.312 ; gain = 0.004 ; free physical = 195 ; free virtual = 11566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1819.312 ; gain = 605.734 ; free physical = 344 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1819.312 ; gain = 605.734 ; free physical = 344 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_i/processing_system7_1/inst. (constraint file  /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for zynq_i/rst_processing_system7_1_50M/U0. (constraint file  /home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for zynq_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_i/processing_system7_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_i/processing_system7_1_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_i/rst_processing_system7_1_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1819.312 ; gain = 605.734 ; free physical = 346 ; free virtual = 11708
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rd_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rd_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_cfg_rom" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_cfg_rom" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'mem_controller'
INFO: [Synth 8-5544] ROM "next_out_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_data_sticky" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pool_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "buffer_read_last_sticky" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iw_max_minus_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rom" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PU_controller'
INFO: [Synth 8-5544] ROM "next_out_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_data_sticky" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5544] ROM "enable_shifter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_shifter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_shifter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flush_sticky" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pe_read_neuron2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
           RD_CFG_BUFFER |                            00010 |                              001
             BUSY_BUFFER |                            00100 |                              011
           RD_CFG_STREAM |                            01000 |                              010
             BUSY_STREAM |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'mem_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    WAIT |                            00010 |                              001
                RD_CFG_1 |                            00100 |                              010
                RD_CFG_2 |                            01000 |                              011
                    BUSY |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PU_controller'
WARNING: [Synth 8-327] inferring latch for variable '_pe_op_code_reg' [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:1041]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1819.312 ; gain = 605.734 ; free physical = 320 ; free virtual = 11683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |vectorgen__parameterized0__GB0 |           1|     32696|
|2     |vectorgen__parameterized0__GB1 |           1|      9099|
|3     |dnn_accelerator__GCB0          |           1|     29368|
|4     |dnn_accelerator__GCB1          |           1|     15896|
|5     |zynq_wrapper__GC0              |           1|      8527|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   3 Input     20 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 29    
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 19    
	   2 Input      5 Bit       Adders := 46    
	   2 Input      4 Bit       Adders := 49    
	   2 Input      3 Bit       Adders := 23    
	   3 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              640 Bit    Registers := 5     
	              512 Bit    Registers := 1     
	              402 Bit    Registers := 1     
	              256 Bit    Registers := 5     
	              172 Bit    Registers := 1     
	              128 Bit    Registers := 33    
	              118 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 40    
	               30 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               16 Bit    Registers := 87    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 382   
+---RAMs : 
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              16K Bit         RAMs := 9     
	               8K Bit         RAMs := 2     
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              736 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              256 Bit         RAMs := 8     
	              208 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 5     
	   2 Input    512 Bit        Muxes := 3     
	   3 Input    512 Bit        Muxes := 1     
	   5 Input    402 Bit        Muxes := 1     
	   4 Input    384 Bit        Muxes := 1     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   5 Input    172 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    118 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 79    
	   3 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 11    
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 105   
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 50    
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 29    
	   8 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 33    
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 243   
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module zynq_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 4     
Module vectorgen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 5     
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    640 Bit        Muxes := 5     
	   2 Input    512 Bit        Muxes := 3     
	   3 Input    512 Bit        Muxes := 1     
	   4 Input    384 Bit        Muxes := 1     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mem_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              402 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input    402 Bit        Muxes := 1     
	   5 Input    118 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               52 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              208 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wburst_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module axi_master_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_packer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module buffer_read_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               23 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	              736 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module read_info 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module data_packer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_unpacker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_controller_top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module register__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module register__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module register__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module register__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module register__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
Module register__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
Module register__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module register__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module register__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module register__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module register__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module register__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module register__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module register__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module counter__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module register__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counter__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module register__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module register__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PU_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	              172 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 11    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   5 Input    172 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 3     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
Module register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
Module register__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
Module register__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module register__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module weight_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module register__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module data_packer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module piso_norm__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module piso_norm 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module register__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sipo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module normalization 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sipo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module pooling 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module register__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sipo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module serdes 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module register__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module macc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module activation 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module PU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module vectorgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module dnn_accelerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_13_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi4lite_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 41    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_out_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pool_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP norm_mult/OUT_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_lrn_lut/data_out_reg is absorbed into DSP norm_mult/OUT_reg.
DSP Report: register norm_mult/B_d_reg is absorbed into DSP norm_mult/OUT_reg.
DSP Report: register lrn_center_serializer/serial_reg is absorbed into DSP norm_mult/OUT_reg.
DSP Report: register norm_mult/A_d_reg is absorbed into DSP norm_mult/OUT_reg.
DSP Report: register norm_mult/OUT_reg is absorbed into DSP norm_mult/OUT_reg.
DSP Report: operator norm_mult/OUT0 is absorbed into DSP norm_mult/OUT_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: Generating DSP MACC_pe/out_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register MACC_pe/op_1_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/op_0_d_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/out_reg_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: register MACC_pe/product_reg is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/out_reg0 is absorbed into DSP MACC_pe/out_reg_reg.
DSP Report: operator MACC_pe/product0 is absorbed into DSP MACC_pe/out_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.srcs/sources_1/bd/zc702/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pe_buffer/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[624] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[625] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[626] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[627] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[628] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[629] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[630] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[631] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[632] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[633] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[634] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[635] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[636] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[637] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[638] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[639] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[305] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[306] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[307] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[308] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vecgeni_0/\out_data_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\B[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\B[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\B[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/\layer_params_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/\PU_GEN[0].u_PU /\pool_cfg_delay/din_delay_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_9/\THREAD_LOGIC[7].tid_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_9/\THREAD_LOGIC[7].tid_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_9/\THREAD_LOGIC[7].tid_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_6/\THREAD_LOGIC[5].tid_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/i_6/\THREAD_LOGIC[5].tid_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_6/\THREAD_LOGIC[5].tid_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/i_7/\THREAD_LOGIC[6].tid_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_7/\THREAD_LOGIC[6].tid_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_7/\THREAD_LOGIC[6].tid_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/\layer_params_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/i_5/\THREAD_LOGIC[4].tid_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/i_5/\THREAD_LOGIC[4].tid_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_5/\THREAD_LOGIC[4].tid_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/i_3/\THREAD_LOGIC[2].tid_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_3/\THREAD_LOGIC[2].tid_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceleratori_2/u_controller/i_3/\THREAD_LOGIC[2].tid_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_4/\THREAD_LOGIC[3].tid_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (acceleratori_2/u_controller/i_4/\THREAD_LOGIC[3].tid_reg[3][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (_pe_op_code_reg[2]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (_pe_op_code_reg[1]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (_pe_op_code_reg[0]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[169]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[168]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[167]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[166]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[165]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[164]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[163]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[162]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[161]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[160]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[159]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[158]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[157]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[155]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[154]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[153]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[152]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[151]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[150]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[148]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[144]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[143]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[141]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[139]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[138]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[137]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[136]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[135]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[134]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[133]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[124]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[123]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[122]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[121]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[120]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[119]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[118]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[117]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[116]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[115]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[113]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[112]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[111]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[110]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[109]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[108]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[106]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[103]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[102]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[101]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[100]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[99]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[98]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[97]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[96]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[95]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[94]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[93]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[92]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[91]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[90]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[89]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[88]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[87]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[86]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[85]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[84]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[83]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[82]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[75]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[71]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[70]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[69]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[68]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[67]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[64]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[61]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[60]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[59]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[58]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[57]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[56]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[55]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[54]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[52]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[51]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[50]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[49]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[48]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[47]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[46]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[45]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[44]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[43]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[42]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[41]) is unused and will be removed from module PU_controller.
WARNING: [Synth 8-3332] Sequential element (layer_params_reg[40]) is unused and will be removed from module PU_controller.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1819.316 ; gain = 605.738 ; free physical = 190 ; free virtual = 11527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|ROM           | p_0_out    | 64x16         | LUT            | 
|normalization | p_0_out    | 64x16         | LUT            | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo__parameterized7:  | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fifo__parameterized11: | mem_reg    | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fifo__parameterized12: | mem_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|fifo__parameterized13: | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|fifo__parameterized14: | mem_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo__parameterized6:  | mem_reg    | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|fifo__parameterized7:  | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|weight_buffer:         | mem_reg    | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo__parameterized1:  | mem_reg    | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|fifo__parameterized2:  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo__parameterized3:  | mem_reg    | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram:                   | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                              | RTL Object                                                                 | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+--------------+
|zynq_wrapper                             | mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg                   | Implied   | 4 x 52               | RAM32M x 9   | 
|zynq_wrapper                             | mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg | Implied   | 16 x 5               | RAM32M x 1   | 
|zynq_wrapper                             | mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg            | Implied   | 16 x 5               | RAM32M x 1   | 
|zynq_wrapper                             | mem_ctrl_top/u_read_info/read_info_fifo/mem_reg                            | Implied   | 32 x 23              | RAM32M x 4   | 
|acceleratori_2/\PU_GEN[0].u_PU /u_serdes | cfg_fifo/mem_reg                                                           | Implied   | 32 x 4               | RAM32M x 1   | 
+-----------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalization | (A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|macc          | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |vectorgen__parameterized0__GB0 |           1|      2680|
|2     |vectorgen__parameterized0__GB1 |           1|      1536|
|3     |dnn_accelerator__GCB0          |           1|     14701|
|4     |dnn_accelerator__GCB1          |           1|        24|
|5     |zynq_wrapper__GC0              |           1|      3222|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2109.660 ; gain = 896.082 ; free physical = 264 ; free virtual = 11230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 299 ; free virtual = 11267
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |vectorgen__parameterized0__GB1 |           1|       256|
|2     |dnn_accelerator__GCB1          |           1|        24|
|3     |zynq_wrapper__GC0              |           1|      3222|
|4     |zynq_wrapper_GT0               |           1|     17055|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\accelerator/u_controller/iw_is_max_reg__0 ) from module (zynq_wrapper) as it is equivalent to (\accelerator/u_controller/iw_is_max_reg ) and driving same net [/home/omar/Drive2/Work/dnnweaver.public/fpga/hardware/source/PU/PU_controller.v:817]
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/u_wb/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/pe_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/stream_fifo/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/stream_fifo/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/buffer_read/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance accelerator/mem_ctrl_top/buffer_read/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 347 ; free virtual = 11316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 20 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:24 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 345 ; free virtual = 11314
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:24 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 345 ; free virtual = 11313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:25 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 343 ; free virtual = 11311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 343 ; free virtual = 11311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 344 ; free virtual = 11312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 344 ; free virtual = 11312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|zynq_wrapper | accelerator/u_controller/pe_write_valid_delay/REGISTER_STAGES[6].din_delay_reg[6]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/scratch_sw_rd_delay/REGISTER_STAGES[5].din_delay_reg[5]    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/pe_fifo_push_delay/REGISTER_STAGES[5].din_delay_reg[5]     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/l_inc_delay/REGISTER_STAGES[7].din_delay_reg[7]            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/ic_inc_delay/REGISTER_STAGES[7].din_delay_reg[7]           | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/pu_serdes_count_delay/REGISTER_STAGES[6].din_delay_reg[27] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|zynq_wrapper | accelerator/u_controller/wr_addr_clear_delay/REGISTER_STAGES[6].din_delay_reg[6]    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/out_sel_delay/REGISTER_STAGES[5].din_delay_reg[5]          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/u_controller/src_1_sel_delay/REGISTER_STAGES[5].din_delay_reg[5]        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_wrapper | accelerator/PU_GEN[0].u_PU/pool_DUT/pool_valid_reg                                  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|zynq_wrapper | accelerator/PU_GEN[0].u_PU/pu_ctrl_delay/REGISTER_STAGES[2].din_delay_reg[67]       | 6      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|zynq_wrapper | accelerator/PU_GEN[0].u_PU/pool_ctrl_delay/REGISTER_STAGES[2].din_delay_reg[18]     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   435|
|4     |DSP48E1    |     8|
|5     |LUT1       |  1248|
|6     |LUT2       |   667|
|7     |LUT3       |  1727|
|8     |LUT4       |   752|
|9     |LUT5       |  1214|
|10    |LUT6       |   921|
|11    |MUXF7      |     6|
|12    |PS7        |     1|
|13    |RAM32M     |    16|
|14    |RAM64M     |    14|
|15    |RAMB18E1_1 |     9|
|16    |RAMB36E1   |    11|
|17    |RAMB36E1_1 |     2|
|18    |RAMB36E1_2 |     1|
|19    |SRL16      |     1|
|20    |SRL16E     |    17|
|21    |SRLC32E    |    47|
|22    |FDR        |     8|
|23    |FDRE       |  6943|
|24    |FDSE       |   201|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               | 14380|
|2     |  zynq_i                                           |zc702                                                          |  1638|
|3     |    processing_system7_1                           |zc702_processing_system7_1_0                                   |   244|
|4     |      inst                                         |processing_system7_v5_5_processing_system7                     |   244|
|5     |    processing_system7_1_axi_periph                |zc702_processing_system7_1_axi_periph_0                        |  1324|
|6     |      s00_couplers                                 |s00_couplers_imp_JRO78Q                                        |  1324|
|7     |        auto_pc                                    |zc702_auto_pc_0                                                |  1324|
|8     |          inst                                     |axi_protocol_converter_v2_1_13_axi_protocol_converter          |  1324|
|9     |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_13_b2s                             |  1324|
|10    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_13_b2s_ar_channel                  |   199|
|11    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm                  |    25|
|12    |                cmd_translator_0                   |axi_protocol_converter_v2_1_13_b2s_cmd_translator_97           |   162|
|13    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_13_b2s_incr_cmd_98                 |    66|
|14    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_13_b2s_wrap_cmd_99                 |    91|
|15    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_13_b2s_r_channel                   |   124|
|16    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 |    71|
|17    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 |    39|
|18    |              SI_REG                               |axi_register_slice_v2_1_13_axi_register_slice                  |   660|
|19    |                ar_pipe                            |axi_register_slice_v2_1_13_axic_register_slice                 |   231|
|20    |                aw_pipe                            |axi_register_slice_v2_1_13_axic_register_slice_96              |   231|
|21    |                b_pipe                             |axi_register_slice_v2_1_13_axic_register_slice__parameterized1 |    49|
|22    |                r_pipe                             |axi_register_slice_v2_1_13_axic_register_slice__parameterized2 |   149|
|23    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_13_b2s_aw_channel                  |   203|
|24    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm                  |    26|
|25    |                cmd_translator_0                   |axi_protocol_converter_v2_1_13_b2s_cmd_translator              |   161|
|26    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_13_b2s_incr_cmd                    |    66|
|27    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_13_b2s_wrap_cmd                    |    91|
|28    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_13_b2s_b_channel                   |   137|
|29    |                bid_fifo_0                         |axi_protocol_converter_v2_1_13_b2s_simple_fifo                 |    94|
|30    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 |    17|
|31    |    rst_processing_system7_1_50M                   |zc702_rst_processing_system7_1_50M_0                           |    70|
|32    |      U0                                           |proc_sys_reset                                                 |    70|
|33    |        EXT_LPF                                    |lpf                                                            |    23|
|34    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|35    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_95                                                    |     6|
|36    |        SEQ                                        |sequence_psr                                                   |    42|
|37    |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
|38    |  accelerator                                      |dnn_accelerator                                                | 12019|
|39    |    \PU_GEN[0].u_PU                                |PU                                                             |  4248|
|40    |      \PE_GENBLK[0].u_PE                           |PE                                                             |   216|
|41    |        MACC_pe                                    |macc_89                                                        |    75|
|42    |        ReLU                                       |activation_90                                                  |    16|
|43    |        fifo_out_delay                             |register__parameterized1_91                                    |    64|
|44    |        macc_en_delay                              |register__parameterized0_92                                    |     3|
|45    |        pe_buffer                                  |ram_93                                                         |    56|
|46    |        src_2_delay                                |register_94                                                    |     2|
|47    |      \PE_GENBLK[1].u_PE                           |PE_33                                                          |   216|
|48    |        MACC_pe                                    |macc_83                                                        |    75|
|49    |        ReLU                                       |activation_84                                                  |    16|
|50    |        fifo_out_delay                             |register__parameterized1_85                                    |    64|
|51    |        macc_en_delay                              |register__parameterized0_86                                    |     3|
|52    |        pe_buffer                                  |ram_87                                                         |    56|
|53    |        src_2_delay                                |register_88                                                    |     2|
|54    |      \PE_GENBLK[2].u_PE                           |PE_34                                                          |   216|
|55    |        MACC_pe                                    |macc_77                                                        |    75|
|56    |        ReLU                                       |activation_78                                                  |    16|
|57    |        fifo_out_delay                             |register__parameterized1_79                                    |    64|
|58    |        macc_en_delay                              |register__parameterized0_80                                    |     3|
|59    |        pe_buffer                                  |ram_81                                                         |    56|
|60    |        src_2_delay                                |register_82                                                    |     2|
|61    |      \PE_GENBLK[3].u_PE                           |PE_35                                                          |   216|
|62    |        MACC_pe                                    |macc_71                                                        |    75|
|63    |        ReLU                                       |activation_72                                                  |    16|
|64    |        fifo_out_delay                             |register__parameterized1_73                                    |    64|
|65    |        macc_en_delay                              |register__parameterized0_74                                    |     3|
|66    |        pe_buffer                                  |ram_75                                                         |    56|
|67    |        src_2_delay                                |register_76                                                    |     2|
|68    |      \PE_GENBLK[4].u_PE                           |PE_36                                                          |   216|
|69    |        MACC_pe                                    |macc_65                                                        |    75|
|70    |        ReLU                                       |activation_66                                                  |    16|
|71    |        fifo_out_delay                             |register__parameterized1_67                                    |    64|
|72    |        macc_en_delay                              |register__parameterized0_68                                    |     3|
|73    |        pe_buffer                                  |ram_69                                                         |    56|
|74    |        src_2_delay                                |register_70                                                    |     2|
|75    |      \PE_GENBLK[5].u_PE                           |PE_37                                                          |   216|
|76    |        MACC_pe                                    |macc_59                                                        |    75|
|77    |        ReLU                                       |activation_60                                                  |    16|
|78    |        fifo_out_delay                             |register__parameterized1_61                                    |    64|
|79    |        macc_en_delay                              |register__parameterized0_62                                    |     3|
|80    |        pe_buffer                                  |ram_63                                                         |    56|
|81    |        src_2_delay                                |register_64                                                    |     2|
|82    |      \PE_GENBLK[6].u_PE                           |PE_38                                                          |   216|
|83    |        MACC_pe                                    |macc_53                                                        |    75|
|84    |        ReLU                                       |activation_54                                                  |    16|
|85    |        fifo_out_delay                             |register__parameterized1_55                                    |    64|
|86    |        macc_en_delay                              |register__parameterized0_56                                    |     3|
|87    |        pe_buffer                                  |ram_57                                                         |    56|
|88    |        src_2_delay                                |register_58                                                    |     2|
|89    |      \PE_GENBLK[7].u_PE                           |PE_39                                                          |   216|
|90    |        MACC_pe                                    |macc                                                           |    75|
|91    |        ReLU                                       |activation                                                     |    16|
|92    |        fifo_out_delay                             |register__parameterized1                                       |    64|
|93    |        macc_en_delay                              |register__parameterized0_51                                    |     3|
|94    |        pe_buffer                                  |ram                                                            |    56|
|95    |        src_2_delay                                |register_52                                                    |     2|
|96    |      neuron_delay                                 |register__parameterized10                                      |    16|
|97    |      out_sel_delay                                |register__parameterized5_40                                    |     4|
|98    |      packer                                       |data_packer_41                                                 |   272|
|99    |      pe_neuron_bias_delay                         |register__parameterized5_42                                    |     1|
|100   |      pe_neuron_sel_delay                          |register__parameterized9                                       |   139|
|101   |      pool_DUT                                     |pooling                                                        |   775|
|102   |        kw2_delay1                                 |register__parameterized10_47                                   |    50|
|103   |        kw2_delay2                                 |register__parameterized10_48                                   |    50|
|104   |        pool_fifo                                  |fifo__parameterized1                                           |   173|
|105   |        row_fifo                                   |fifo__parameterized2                                           |    63|
|106   |        row_fifo_out_delay                         |register__parameterized11                                      |    16|
|107   |        sipo_output                                |sipo_49                                                        |   271|
|108   |          push_delay                               |register__parameterized5_50                                    |     7|
|109   |      pool_cfg_delay                               |register__parameterized8                                       |     3|
|110   |      pool_ctrl_delay                              |register__parameterized7                                       |    19|
|111   |      pu_ctrl_delay                                |register__parameterized3                                       |    85|
|112   |      pu_vg_data_delay                             |register__parameterized2                                       |   128|
|113   |      src_1_sel_delay                              |register__parameterized0                                       |     3|
|114   |      src_2_sel_delay                              |register__parameterized0_43                                    |     3|
|115   |      u_serdes                                     |serdes                                                         |   636|
|116   |        cfg_fifo                                   |fifo__parameterized4                                           |    50|
|117   |        data_fifo                                  |fifo__parameterized3                                           |   283|
|118   |        serializer_counter                         |counter_45                                                     |    14|
|119   |        sipo_output                                |sipo                                                           |   158|
|120   |          push_delay                               |register__parameterized5_46                                    |     6|
|121   |      u_wb                                         |weight_buffer                                                  |    46|
|122   |      vg_mask_delay                                |register__parameterized6                                       |   288|
|123   |      wb_read_addr_delay                           |register__parameterized4                                       |    27|
|124   |      wb_read_req_delay                            |register__parameterized0_44                                    |     3|
|125   |    mem_ctrl_top                                   |mem_controller_top                                             |  3558|
|126   |      \OUTPUT_BUFFER_GEN[0].d_unpacker             |data_unpacker                                                  |   198|
|127   |      \OUTPUT_BUFFER_GEN[0].outbuf_iwidth          |fifo__parameterized6                                           |   130|
|128   |      \OUTPUT_BUFFER_GEN[0].outbuf_owidth          |fifo_fwft                                                      |   111|
|129   |        fifo_buffer                                |fifo__parameterized7_32                                        |   110|
|130   |      \STREAM_PU_GEN[0].packer                     |data_packer                                                    |     4|
|131   |      \STREAM_PU_GEN[0].stream_pu                  |fifo__parameterized5                                           |    18|
|132   |      axi_rd_buffer                                |fifo__parameterized11                                          |    53|
|133   |      buffer_read                                  |fifo__parameterized13                                          |    92|
|134   |      packer                                       |data_packer_22                                                 |   132|
|135   |      stream_fifo                                  |fifo__parameterized12                                          |    73|
|136   |      u_axim                                       |axi_master_wrapper                                             |   724|
|137   |        \AXI_GEN[0].u_axim                         |axi_master                                                     |   723|
|138   |          \WBURST_COUNTER_GEN[0].wburst_C          |wburst_counter                                                 |   106|
|139   |          awchannel_req_buf                        |fifo__parameterized10                                          |    47|
|140   |          pu_obuf_rd_counter                       |counter                                                        |    13|
|141   |          rd_req_buf                               |fifo__parameterized8                                           |   188|
|142   |          wchannel_req_buf                         |fifo_fwft__parameterized0                                      |    58|
|143   |            fifo_buffer                            |fifo__parameterized9                                           |    52|
|144   |          write_buf                                |fifo_fwft_31                                                   |    49|
|145   |            fifo_buffer                            |fifo__parameterized7                                           |    47|
|146   |      u_buffer_counter                             |buffer_read_counter                                            |   229|
|147   |        read_info_fifo                             |fifo__parameterized14                                          |   129|
|148   |        rvalid_counter                             |counter__parameterized3_30                                     |    94|
|149   |      u_mem_ctrl                                   |mem_controller                                                 |  1424|
|150   |        buffer_read_counter                        |counter__parameterized0_23                                     |   139|
|151   |        read_idx_counter                           |counter__parameterized1_24                                     |    13|
|152   |        stream_read_loop_0                         |counter__parameterized0_25                                     |   275|
|153   |        stream_read_loop_1                         |counter__parameterized0_26                                     |   232|
|154   |        stream_read_loop_2                         |counter__parameterized0_27                                     |   146|
|155   |        stream_write_counter                       |counter__parameterized0_28                                     |   172|
|156   |        write_idx_counter                          |counter__parameterized1_29                                     |    13|
|157   |      u_read_info                                  |read_info                                                      |   191|
|158   |        read_info_fifo                             |fifo__parameterized15                                          |    81|
|159   |        rvalid_counter                             |counter__parameterized3                                        |   100|
|160   |    u_controller                                   |PU_controller                                                  |  1922|
|161   |      FC_neuron_idx_counter                        |counter__parameterized4                                        |    68|
|162   |      conv_stride_counter                          |counter__parameterized1                                        |    20|
|163   |      ic_counter                                   |counter__parameterized0                                        |   226|
|164   |      ic_inc_delay                                 |register__parameterized13                                      |     5|
|165   |      ih_counter                                   |counter__parameterized4_0                                      |    91|
|166   |      ih_inc_delay                                 |register__parameterized5                                       |     1|
|167   |      iw_counter                                   |counter__parameterized4_1                                      |    75|
|168   |      iw_inc_delay                                 |register__parameterized5_2                                     |     1|
|169   |      kw_counter                                   |counter__parameterized1_3                                      |    53|
|170   |      l_counter                                    |counter__parameterized4_4                                      |    60|
|171   |      l_inc_delay                                  |register__parameterized13_5                                    |     4|
|172   |      nextfm_delay                                 |register__parameterized5_6                                     |     1|
|173   |      oc_counter                                   |counter__parameterized0_7                                      |   171|
|174   |      out_sel_delay                                |register__parameterized14                                      |     5|
|175   |      p_counter                                    |counter__parameterized4_8                                      |    46|
|176   |      pe_fifo_pop_delay                            |register__parameterized5_9                                     |     2|
|177   |      pe_fifo_push_delay                           |register__parameterized14_10                                   |     6|
|178   |      pe_neuron_bias_delay                         |register__parameterized18                                      |     4|
|179   |      pe_neuron_sel_delay                          |register__parameterized17                                      |    12|
|180   |      pe_sel_counter                               |counter__parameterized1_11                                     |     7|
|181   |      pe_write_mask_delay                          |register__parameterized19                                      |     8|
|182   |      pe_write_valid_delay                         |register__parameterized15                                      |     5|
|183   |      pool_ih_counter                              |counter__parameterized4_12                                     |    44|
|184   |      pool_in_shift_delay                          |register                                                       |     2|
|185   |      pool_iw_counter                              |counter__parameterized4_13                                     |    58|
|186   |      pool_pad_delay                               |register__parameterized5_14                                    |     1|
|187   |      pool_pad_row_delay                           |register__parameterized5_15                                    |     1|
|188   |      pool_valid_delay                             |register__parameterized20                                      |     5|
|189   |      pu_serdes_count_delay                        |register__parameterized16                                      |     8|
|190   |      row_fifo_pop_delay                           |register_16                                                    |     2|
|191   |      scratch_sw_rd_delay                          |register__parameterized14_17                                   |    14|
|192   |      scratch_sw_wr_delay                          |register__parameterized5_18                                    |    14|
|193   |      src_1_sel_delay                              |register__parameterized14_19                                   |     5|
|194   |      stride_counter                               |counter__parameterized4_20                                     |    43|
|195   |      wr_addr_clear_delay                          |register__parameterized15_21                                   |     5|
|196   |    vecgen                                         |vectorgen__parameterized0                                      |  2219|
|197   |  axi_slave_i                                      |axi4lite_slave                                                 |   188|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2181.879 ; gain = 968.301 ; free physical = 344 ; free virtual = 11312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3634 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 2181.879 ; gain = 618.043 ; free physical = 429 ; free virtual = 11395
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2181.887 ; gain = 968.301 ; free physical = 432 ; free virtual = 11398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  SRL16 => SRL16E: 1 instances

465 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:31 . Memory (MB): peak = 2181.887 ; gain = 980.922 ; free physical = 565 ; free virtual = 11535
INFO: [Common 17-1381] The checkpoint '/home/omar/Drive2/Work/dnnweaver.public/fpga/vivado/dnnweaver.runs/synth_1/zynq_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 562 ; free virtual = 11536
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 15:47:58 2019...
