m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/sim_ex3
T_opt
!s110 1750548118
VJIEUNYZIYU;@z1Ya9IQKQ1
04 8 4 work media_tb fast 0
=10-ac675dfda9e9-68573e95-2dd-62b8
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vmedia
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_aritmetica.v
Z4 !s110 1750548106
!i10b 1
!s100 9oNkf9OizF;O1>1W``CDC2
Ihm4PJz[YHA[]<81[^WBQX2
R2
w1750548103
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_aritmetica.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_aritmetica.v
!i122 15
L0 1 77
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1750548106.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_aritmetica.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_aritmetica.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vmedia_tb
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_tf.v
R4
!i10b 1
!s100 k]3`b44?SbZeDPho_7VXE1
II]40Q[H6][KU49h=XJQ8K2
R2
w1750548055
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_tf.v
!i122 16
L0 3 72
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex3/media_tf.v|
!i113 0
R8
R3
