 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Thu Mar 19 20:44:33 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 28.44%

  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2454     0.2454
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_/CLK (DFFX1)       0.1564    0.0000     0.2454 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_/Q (DFFX1)         0.0376    0.2056     0.4510 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[5] (net)     2   5.7811            0.0000     0.4510 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[5] (bsg_dff_reset_width_p84_0)     0.0000     0.4510 f
  core/fe/pc_gen/pc_if1[5] (net)                        5.7811              0.0000     0.4510 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[47] (bsg_dff_reset_width_p84_0)    0.0000     0.4510 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[47] (net)      5.7811              0.0000     0.4510 f
  core/fe/pc_gen/pc_gen_stage_reg/U33/IN2 (AND2X1)                0.0376    0.0000 &   0.4510 f
  core/fe/pc_gen/pc_gen_stage_reg/U33/Q (AND2X1)                  0.0282    0.0557     0.5067 f
  core/fe/pc_gen/pc_gen_stage_reg/n96 (net)     1       2.8075              0.0000     0.5067 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_/D (DFFX1)        0.0282    0.0000 &   0.5067 f
  data arrival time                                                                    0.5067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                             0.0000     0.3161
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_/CLK (DFFX1)                0.0000     0.3161 r
  library hold time                                                         0.0186     0.3348
  data required time                                                                   0.3348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3348
  data arrival time                                                                   -0.5067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1720


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1873   0.0000   0.2927 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0397   0.2099   0.5026 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2   6.7184   0.0000   0.5026 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5026 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)   6.7184            0.0000     0.5026 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.5026 f
  core/be/be_checker/dispatch_pkt_o[12] (net)           6.7184              0.0000     0.5026 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.5026 f
  core/be/dispatch_pkt[12] (net)                        6.7184              0.0000     0.5026 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.5026 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)        6.7184              0.0000     0.5026 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.5026 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)   6.7184           0.0000     0.5026 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0397  -0.0004 &   0.5022 f
  data arrival time                                                                    0.5022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  clock reconvergence pessimism                                            -0.0135     0.3136
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.3136 r
  library hold time                                                         0.0147     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1739


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1880   0.0000    0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0298    0.2019     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.4261      0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5006 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.4261              0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.4261            0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0298    0.0000 &   0.5006 f
  data arrival time                                                                    0.5006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                             0.0000     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3062 r
  library hold time                                                         0.0181     0.3243
  data required time                                                                   0.3243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3243
  data arrival time                                                                   -0.5006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1763


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2411     0.2411
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0855   0.0000   0.2411 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0861   0.2284     0.4695 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     4  27.2477     0.0000     0.4695 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.4695 f
  core/be/be_calculator/wb_pkt_o[24] (net)             27.2477              0.0000     0.4695 f
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.4695 f
  core/be/wb_pkt[24] (net)                             27.2477              0.0000     0.4695 f
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.4695 f
  core/be/be_checker/wb_pkt_i[24] (net)                27.2477              0.0000     0.4695 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.4695 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      27.2477              0.0000     0.4695 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.4695 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  27.2477     0.0000     0.4695 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[24] (bsg_dff_width_p68_0)   0.0000   0.4695 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[24] (net)  27.2477   0.0000   0.4695 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_24_/D (DFFX1)   0.0861  -0.0124 &   0.4571 f
  data arrival time                                                                    0.4571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2802     0.2802
  clock reconvergence pessimism                                            -0.0049     0.2753
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2753 r
  library hold time                                                         0.0052     0.2805
  data required time                                                                   0.2805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2805
  data arrival time                                                                   -0.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1766


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1804   0.0000    0.2934 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0306    0.2019     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.7820      0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4953 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.7820              0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.7820           0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0306   0.0000 &   0.4953 f
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                            -0.0048     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2984 r
  library hold time                                                         0.0183     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2900     0.2900
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1857   0.0000   0.2900 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0308   0.2026   0.4926 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.8814   0.0000   0.4926 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4926 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.8814       0.0000     0.4926 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4926 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.8814   0.0000   0.4926 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0308   0.0000 &   0.4926 f
  data arrival time                                                                    0.4926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0048     0.2958
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2958 r
  library hold time                                                         0.0183     0.3140
  data required time                                                                   0.3140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3140
  data arrival time                                                                   -0.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2952     0.2952
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1804   0.0000    0.2952 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0293    0.2009     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.2130      0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4960 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.2130              0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.2130           0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0293   0.0000 &   0.4960 f
  data arrival time                                                                    0.4960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                            -0.0048     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2985 r
  library hold time                                                         0.0186     0.3171
  data required time                                                                   0.3171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3171
  data arrival time                                                                   -0.4960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2992     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1765   0.0000   0.2992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0289   0.2002     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.0488     0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4994 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.0488   0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.0488           0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0289   0.0000 &   0.4994 f
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0048     0.3022
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3022 r
  library hold time                                                         0.0181     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.2188   0.0000   0.3016 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0291   0.2040     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.1901     0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5056 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.1901          0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.1901           0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0291   0.0000 &   0.5056 f
  data arrival time                                                                    0.5056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                            -0.0049     0.3054
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3054 r
  library hold time                                                         0.0210     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.5056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1804   0.0000    0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0308    0.2021     0.4964 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.8515      0.0000     0.4964 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4964 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.8515              0.0000     0.4964 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4964 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.8515           0.0000     0.4964 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0308   0.0000 &   0.4964 f
  data arrival time                                                                    0.4964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3040     0.3040
  clock reconvergence pessimism                                            -0.0048     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2992 r
  library hold time                                                         0.0179     0.3171
  data required time                                                                   0.3171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3171
  data arrival time                                                                   -0.4964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1880   0.0000    0.2980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0288    0.2012     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   2.0365      0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4992 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   2.0365    0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   2.0365            0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0288    0.0000 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3009 r
  library hold time                                                         0.0189     0.3198
  data required time                                                                   0.3198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3198
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1760   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0288    0.2001     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.0068      0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.4992 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.0068   0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.0068           0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0288   0.0000 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0048     0.3015
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3015 r
  library hold time                                                         0.0181     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1971   0.0000    0.3078 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0288    0.2019     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.0268      0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5097 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.0268   0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.0268           0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0288   0.0000 &   0.5098 f
  data arrival time                                                                    0.5098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3153     0.3153
  clock reconvergence pessimism                                            -0.0048     0.3105
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3105 r
  library hold time                                                         0.0195     0.3301
  data required time                                                                   0.3301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3301
  data arrival time                                                                   -0.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1970   0.0000   0.3060 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0289   0.2020   0.5079 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.0618   0.0000   0.5079 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5079 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.0618      0.0000     0.5079 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5079 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.0618   0.0000   0.5079 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0289   0.0000 &   0.5079 f
  data arrival time                                                                    0.5079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  clock reconvergence pessimism                                            -0.0048     0.3087
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3087 r
  library hold time                                                         0.0195     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1804   0.0000    0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0288    0.2005     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.0237      0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.4961 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.0237    0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.0237           0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0288   0.0000 &   0.4962 f
  data arrival time                                                                    0.4962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                            -0.0048     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.2981 r
  library hold time                                                         0.0184     0.3164
  data required time                                                                   0.3164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3164
  data arrival time                                                                   -0.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1817   0.0000    0.3109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0288    0.2006     0.5115 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.0128      0.0000     0.5115 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5115 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.0128              0.0000     0.5115 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5115 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.0128           0.0000     0.5115 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0288   0.0000 &   0.5115 f
  data arrival time                                                                    0.5115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  clock reconvergence pessimism                                            -0.0052     0.3133
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3133 r
  library hold time                                                         0.0184     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.5115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0288    0.1991     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.0093        0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4900 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.0093              0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.0093              0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0288    0.0000 &   0.4900 f
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2930 r
  library hold time                                                         0.0172     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1804   0.0000    0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0289    0.2005     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.0411      0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4948 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.0411              0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.0411           0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0289   0.0000 &   0.4948 f
  data arrival time                                                                    0.4948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0048     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2967 r
  library hold time                                                         0.0183     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.4948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0289    0.1991     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.0263        0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4900 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.0263              0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.0263              0.0000     0.4900 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0289    0.0000 &   0.4900 f
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2930 r
  library hold time                                                         0.0172     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1765   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0289    0.2002     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.0638      0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.4993 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.0638   0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.0638           0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0289   0.0000 &   0.4994 f
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                         0.0181     0.3195
  data required time                                                                   0.3195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3195
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1880   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0334   0.2049     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   4.0008     0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5033 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   4.0008    0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   4.0008           0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0334   0.0001 &   0.5034 f
  data arrival time                                                                    0.5034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                             0.0000     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                         0.0173     0.3235
  data required time                                                                   0.3235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3235
  data arrival time                                                                   -0.5034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1760   0.0000   0.2996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0292   0.2004     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.1647     0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.1647   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.1647           0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0292   0.0000 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0048     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0180     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3111     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1817   0.0000    0.3111 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0290    0.2007     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.0785      0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5118 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.0785              0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.0785           0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0290   0.0000 &   0.5118 f
  data arrival time                                                                    0.5118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  clock reconvergence pessimism                                            -0.0052     0.3134
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3134 r
  library hold time                                                         0.0184     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.5118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1765   0.0000    0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0291    0.2004     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.1313      0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4997 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.1313   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.1313           0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0291   0.0000 &   0.4997 f
  data arrival time                                                                    0.4997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3064     0.3064
  clock reconvergence pessimism                                            -0.0048     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                         0.0180     0.3197
  data required time                                                                   0.3197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3197
  data arrival time                                                                   -0.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1970   0.0000   0.3066 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0301   0.2029     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.5678     0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5095 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.5678   0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.5678           0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0301   0.0000 &   0.5096 f
  data arrival time                                                                    0.5096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3150     0.3150
  clock reconvergence pessimism                                            -0.0048     0.3103
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3103 r
  library hold time                                                         0.0192     0.3295
  data required time                                                                   0.3295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3295
  data arrival time                                                                   -0.5096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1765   0.0000    0.2999 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0293    0.2005     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.2021      0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5004 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.2021    0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.2021           0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0293   0.0000 &   0.5005 f
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0048     0.3023
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3023 r
  library hold time                                                         0.0180     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0293    0.1994     0.4904 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.1947        0.0000     0.4904 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4904 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.1947              0.0000     0.4904 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4904 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.1947             0.0000     0.4904 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0293    0.0000 &   0.4904 f
  data arrival time                                                                    0.4904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                         0.0171     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.4904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1880   0.0000     0.2978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0289    0.2012     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.0756       0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4991 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.0756              0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.0756            0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0289    0.0000 &   0.4991 f
  data arrival time                                                                    0.4991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  clock reconvergence pessimism                                            -0.0153     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2998 r
  library hold time                                                         0.0189     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.4991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1804   0.0000    0.2980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0303    0.2017     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.6713      0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4997 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.6713              0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.6713           0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0303  -0.0009 &   0.4988 f
  data arrival time                                                                    0.4988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3052     0.3052
  clock reconvergence pessimism                                            -0.0048     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3004 r
  library hold time                                                         0.0180     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1804   0.0000    0.2946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0294    0.2010     0.4955 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.2757      0.0000     0.4955 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4955 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.2757              0.0000     0.4955 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4955 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.2757           0.0000     0.4955 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0294   0.0000 &   0.4955 f
  data arrival time                                                                    0.4955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                            -0.0048     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                         0.0182     0.3151
  data required time                                                                   0.3151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3151
  data arrival time                                                                   -0.4955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1970   0.0000   0.3072 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0294   0.2023   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.2657   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.2657      0.0000     0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.2657   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0294   0.0000 &   0.5096 f
  data arrival time                                                                    0.5096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3097
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3097 r
  library hold time                                                         0.0194     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.5096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2970     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1804   0.0000    0.2970 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0293    0.2008     0.4978 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.2068      0.0000     0.4978 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4978 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.2068              0.0000     0.4978 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4978 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.2068           0.0000     0.4978 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0293   0.0000 &   0.4978 f
  data arrival time                                                                    0.4978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0048     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2991 r
  library hold time                                                         0.0183     0.3174
  data required time                                                                   0.3174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3174
  data arrival time                                                                   -0.4978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1804   0.0000    0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0296    0.2011     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.3378      0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4951 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.3378              0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.3378           0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0296   0.0000 &   0.4951 f
  data arrival time                                                                    0.4951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3012     0.3012
  clock reconvergence pessimism                                            -0.0048     0.2964
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2964 r
  library hold time                                                         0.0182     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2970     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1804   0.0000    0.2970 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0296    0.2011     0.4981 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.3415      0.0000     0.4981 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4981 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.3415              0.0000     0.4981 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4981 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.3415           0.0000     0.4981 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0296   0.0000 &   0.4981 f
  data arrival time                                                                    0.4981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3042     0.3042
  clock reconvergence pessimism                                            -0.0048     0.2994
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2994 r
  library hold time                                                         0.0182     0.3176
  data required time                                                                   0.3176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3176
  data arrival time                                                                   -0.4981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1638   0.0000     0.2910 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0296    0.1997     0.4906 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.3327       0.0000     0.4906 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4906 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.3327              0.0000     0.4906 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4906 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.3327             0.0000     0.4906 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0296    0.0000 &   0.4907 f
  data arrival time                                                                    0.4907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2931
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2931 r
  library hold time                                                         0.0170     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.4907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1804   0.0000    0.2946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0296    0.2011     0.4957 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.3607      0.0000     0.4957 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4957 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.3607              0.0000     0.4957 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4957 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.3607           0.0000     0.4957 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0296   0.0000 &   0.4957 f
  data arrival time                                                                    0.4957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                            -0.0048     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                         0.0182     0.3151
  data required time                                                                   0.3151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3151
  data arrival time                                                                   -0.4957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0296    0.1997     0.4905 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.3149        0.0000     0.4905 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4905 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.3149              0.0000     0.4905 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4905 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.3149              0.0000     0.4905 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0296    0.0000 &   0.4906 f
  data arrival time                                                                    0.4906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2929 r
  library hold time                                                         0.0170     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.4906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1880   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0295    0.2017     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.3086      0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.3086    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.3086            0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0295    0.0000 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3008 r
  library hold time                                                         0.0187     0.3195
  data required time                                                                   0.3195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3195
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1970   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0298   0.2027   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.4567   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.4567      0.0000     0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.4567   0.0000   0.5096 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0298   0.0000 &   0.5096 f
  data arrival time                                                                    0.5096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                         0.0193     0.3289
  data required time                                                                   0.3289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3289
  data arrival time                                                                   -0.5096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1970   0.0000   0.3065 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0303   0.2031   0.5095 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.6554   0.0000   0.5095 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5095 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.6554      0.0000     0.5095 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5095 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.6554   0.0000   0.5095 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0303   0.0000 &   0.5096 f
  data arrival time                                                                    0.5096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                         0.0192     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.5096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1880   0.0000    0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0294    0.2016     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.2716      0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4992 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.2716              0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.2716           0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0294   0.0000 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3149     0.3149
  clock reconvergence pessimism                                            -0.0153     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2996 r
  library hold time                                                         0.0188     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1760   0.0000   0.2990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0302   0.2013     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.6245     0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.6245   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.6245           0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0302   0.0000 &   0.5003 f
  data arrival time                                                                    0.5003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3064     0.3064
  clock reconvergence pessimism                                            -0.0048     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                         0.0178     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1971   0.0000   0.3075 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0295   0.2025   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.3359   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.3359      0.0000     0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.3359   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0295   0.0000 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  clock reconvergence pessimism                                            -0.0048     0.3098
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3098 r
  library hold time                                                         0.0194     0.3292
  data required time                                                                   0.3292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3292
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1970   0.0000   0.3067 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0302   0.2030   0.5097 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.6237   0.0000   0.5097 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5097 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.6237      0.0000     0.5097 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5097 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.6237   0.0000   0.5097 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0302   0.0000 &   0.5097 f
  data arrival time                                                                    0.5097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                         0.0193     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.5097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1804   0.0000   0.2940 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0310   0.2022   0.4963 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.9537   0.0000   0.4963 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4963 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.9537      0.0000     0.4963 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4963 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.9537   0.0000   0.4963 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0310   0.0000 &   0.4963 f
  data arrival time                                                                    0.4963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3023     0.3023
  clock reconvergence pessimism                                            -0.0048     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2975 r
  library hold time                                                         0.0179     0.3154
  data required time                                                                   0.3154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3154
  data arrival time                                                                   -0.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1767   0.0000   0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0302   0.2013     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.6246     0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.6246   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.6246           0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0302   0.0000 &   0.5003 f
  data arrival time                                                                    0.5003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0048     0.3016
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3016 r
  library hold time                                                         0.0178     0.3193
  data required time                                                                   0.3193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3193
  data arrival time                                                                   -0.5003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2900     0.2900
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1857   0.0000   0.2900 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0298   0.2017   0.4917 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.4379   0.0000   0.4917 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4917 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.4379      0.0000     0.4917 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4917 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.4379   0.0000   0.4917 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0298   0.0000 &   0.4918 f
  data arrival time                                                                    0.4918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2971     0.2971
  clock reconvergence pessimism                                            -0.0048     0.2923
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.2923 r
  library hold time                                                         0.0185     0.3108
  data required time                                                                   0.3108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3108
  data arrival time                                                                   -0.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0300    0.2000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.4976        0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4909 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.4976              0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.4976             0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0300    0.0000 &   0.4909 f
  data arrival time                                                                    0.4909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                         0.0169     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1804   0.0000   0.2929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0297   0.2012   0.4941 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.3793   0.0000   0.4941 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.4941 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.3793      0.0000     0.4941 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.4941 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.3793   0.0000   0.4941 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0297   0.0000 &   0.4941 f
  data arrival time                                                                    0.4941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0048     0.2949
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2949 r
  library hold time                                                         0.0182     0.3131
  data required time                                                                   0.3131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3131
  data arrival time                                                                   -0.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1971   0.0000   0.3073 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0308   0.2035     0.5108 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   2.8860     0.0000     0.5108 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5108 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   2.8860   0.0000     0.5108 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5108 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   2.8860           0.0000     0.5108 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0308   0.0000 &   0.5108 f
  data arrival time                                                                    0.5108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3154     0.3154
  clock reconvergence pessimism                                            -0.0048     0.3106
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3106 r
  library hold time                                                         0.0191     0.3297
  data required time                                                                   0.3297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3297
  data arrival time                                                                   -0.5108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1804   0.0000   0.2938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0298   0.2013   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.4517   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.4517      0.0000     0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.4517   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0298   0.0000 &   0.4951 f
  data arrival time                                                                    0.4951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2959
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.2959 r
  library hold time                                                         0.0181     0.3140
  data required time                                                                   0.3140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3140
  data arrival time                                                                   -0.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1971   0.0000   0.3079 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0307   0.2035     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.8543     0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5113 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.8543   0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.8543           0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0307   0.0000 &   0.5114 f
  data arrival time                                                                    0.5114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  clock reconvergence pessimism                                            -0.0048     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3111 r
  library hold time                                                         0.0191     0.3302
  data required time                                                                   0.3302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3302
  data arrival time                                                                   -0.5114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2959     0.2959
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1804   0.0000    0.2959 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0298    0.2012     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.4176      0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4971 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.4176              0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.4176           0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0298   0.0000 &   0.4971 f
  data arrival time                                                                    0.4971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0048     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                         0.0181     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.4971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1767   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0304    0.2014     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.6889      0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5003 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.6889   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.6889           0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0304   0.0000 &   0.5003 f
  data arrival time                                                                    0.5003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                         0.0177     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.5003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1804   0.0000   0.2955 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0301   0.2015   0.4970 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.5588   0.0000   0.4970 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4970 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.5588      0.0000     0.4970 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4970 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.5588   0.0000   0.4970 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0301   0.0000 &   0.4970 f
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0048     0.2978
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2978 r
  library hold time                                                         0.0181     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1857   0.0000   0.2910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0301   0.2020   0.4930 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.5799   0.0000   0.4930 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.4930 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.5799       0.0000     0.4930 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.4930 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.5799   0.0000   0.4930 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0301   0.0000 &   0.4930 f
  data arrival time                                                                    0.4930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2982     0.2982
  clock reconvergence pessimism                                            -0.0048     0.2934
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2934 r
  library hold time                                                         0.0184     0.3118
  data required time                                                                   0.3118
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3118
  data arrival time                                                                   -0.4930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1970   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0302   0.2030   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.6418   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.6418      0.0000     0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.6418   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0302   0.0000 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3143     0.3143
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                         0.0192     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1767   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0303    0.2013     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.6294      0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.6294    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.6294           0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0303   0.0000 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3013 r
  library hold time                                                         0.0177     0.3190
  data required time                                                                   0.3190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3190
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1685   0.0000   0.2767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0301   0.2005   0.4772 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.5483   0.0000   0.4772 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4772 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.5483       0.0000     0.4772 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4772 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.5483   0.0000   0.4772 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0301   0.0000 &   0.4772 f
  data arrival time                                                                    0.4772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  clock reconvergence pessimism                                            -0.0048     0.2787
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2787 r
  library hold time                                                         0.0172     0.2959
  data required time                                                                   0.2959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2959
  data arrival time                                                                   -0.4772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1880   0.0000    0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0302    0.2022     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.6181      0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5006 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.6181    0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.6181           0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0302   0.0000 &   0.5006 f
  data arrival time                                                                    0.5006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0186     0.3193
  data required time                                                                   0.3193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3193
  data arrival time                                                                   -0.5006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2900     0.2900
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1857   0.0000    0.2900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0307    0.2025     0.4925 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.8475      0.0000     0.4925 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4925 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.8475              0.0000     0.4925 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4925 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.8475           0.0000     0.4925 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0307  -0.0006 &   0.4920 f
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2971     0.2971
  clock reconvergence pessimism                                            -0.0048     0.2923
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.2923 r
  library hold time                                                         0.0183     0.3106
  data required time                                                                   0.3106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3106
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1760   0.0000   0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0303   0.2013     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.6269     0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4999 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.6269   0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.6269           0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0303   0.0000 &   0.4999 f
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  clock reconvergence pessimism                                            -0.0048     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3007 r
  library hold time                                                         0.0177     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1804   0.0000    0.2944 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0304    0.2018     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.7125      0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.4962 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.7125              0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.7125           0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0304   0.0000 &   0.4962 f
  data arrival time                                                                    0.4962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  clock reconvergence pessimism                                            -0.0048     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.2967 r
  library hold time                                                         0.0180     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1804   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0306    0.2019     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.7659      0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5008 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.7659              0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.7659           0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0306   0.0000 &   0.5008 f
  data arrival time                                                                    0.5008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                         0.0180     0.3193
  data required time                                                                   0.3193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3193
  data arrival time                                                                   -0.5008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1804   0.0000    0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0306    0.2019     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.7655      0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4980 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.7655             0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.7655           0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0306   0.0000 &   0.4980 f
  data arrival time                                                                    0.4980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                            -0.0048     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.2985 r
  library hold time                                                         0.0180     0.3164
  data required time                                                                   0.3164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3164
  data arrival time                                                                   -0.4980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0305    0.2004     0.4914 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.7346        0.0000     0.4914 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4914 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.7346              0.0000     0.4914 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4914 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.7346             0.0000     0.4914 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0305    0.0000 &   0.4914 f
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                         0.0168     0.3098
  data required time                                                                   0.3098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3098
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.2189   0.0000   0.3037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0300   0.2047     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.5748     0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5084 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.5748          0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.5748           0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0300   0.0000 &   0.5084 f
  data arrival time                                                                    0.5084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0049     0.3061
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3061 r
  library hold time                                                         0.0208     0.3268
  data required time                                                                   0.3268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3268
  data arrival time                                                                   -0.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1760   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0305    0.2015     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.7509      0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5004 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.7509   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.7509           0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0305   0.0000 &   0.5004 f
  data arrival time                                                                    0.5004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  clock reconvergence pessimism                                            -0.0048     0.3011
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3011 r
  library hold time                                                         0.0177     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1880   0.0000    0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0302    0.2022     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   2.6155      0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5006 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   2.6155    0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   2.6155           0.0000     0.5006 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0302   0.0000 &   0.5006 f
  data arrival time                                                                    0.5006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                            -0.0153     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3004 r
  library hold time                                                         0.0186     0.3190
  data required time                                                                   0.3190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3190
  data arrival time                                                                   -0.5006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1760   0.0000   0.2988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0308   0.2017     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.8759     0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5005 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.8759    0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.8759           0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0308   0.0000 &   0.5005 f
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3013 r
  library hold time                                                         0.0176     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1857   0.0000    0.2962 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0298    0.2017     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.4521      0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4980 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.4521              0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.4521           0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0298   0.0000 &   0.4980 f
  data arrival time                                                                    0.4980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0048     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2978 r
  library hold time                                                         0.0185     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.4980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1978   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0307   0.2035   0.5104 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.8425   0.0000   0.5104 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5104 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.8425      0.0000     0.5104 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5104 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.8425   0.0000   0.5104 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0307   0.0000 &   0.5105 f
  data arrival time                                                                    0.5105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                         0.0191     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1760   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0313    0.2021     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.0911      0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5013 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.0911   0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.0911           0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0313   0.0000 &   0.5013 f
  data arrival time                                                                    0.5013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0048     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                         0.0175     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.5013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1816   0.0000    0.3114 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0306    0.2020     0.5134 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.7869      0.0000     0.5134 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5134 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.7869              0.0000     0.5134 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5134 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.7869           0.0000     0.5134 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0306   0.0000 &   0.5134 f
  data arrival time                                                                    0.5134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3188     0.3188
  clock reconvergence pessimism                                            -0.0052     0.3136
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3136 r
  library hold time                                                         0.0180     0.3316
  data required time                                                                   0.3316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3316
  data arrival time                                                                   -0.5134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1970   0.0000   0.3067 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0319   0.2044     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   3.3554     0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5111 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   3.3554   0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   3.3554           0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0319   0.0000 &   0.5111 f
  data arrival time                                                                    0.5111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  clock reconvergence pessimism                                            -0.0048     0.3105
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3105 r
  library hold time                                                         0.0188     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2913     0.2913
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1857   0.0000   0.2913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0304   0.2022   0.4935 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.6928   0.0000   0.4935 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.4935 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.6928       0.0000     0.4935 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.4935 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.6928   0.0000   0.4935 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0304   0.0000 &   0.4936 f
  data arrival time                                                                    0.4936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  clock reconvergence pessimism                                            -0.0048     0.2934
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.2934 r
  library hold time                                                         0.0184     0.3117
  data required time                                                                   0.3117
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3117
  data arrival time                                                                   -0.4936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1880   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0310    0.2029     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.9676      0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5010 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.9676    0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.9676           0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0310   0.0000 &   0.5010 f
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0184     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2973     0.2973
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1880   0.0000   0.2973 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0301   0.2022     0.4995 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.5959     0.0000     0.4995 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4995 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.5959              0.0000     0.4995 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4995 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.5959           0.0000     0.4995 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0301   0.0000 &   0.4996 f
  data arrival time                                                                    0.4996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0153     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2991 r
  library hold time                                                         0.0186     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.4996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1638   0.0000     0.2910 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0309    0.2007     0.4917 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.8785       0.0000     0.4917 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4917 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.8785              0.0000     0.4917 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4917 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.8785             0.0000     0.4917 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0309    0.0000 &   0.4918 f
  data arrival time                                                                    0.4918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                         0.0167     0.3098
  data required time                                                                   0.3098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3098
  data arrival time                                                                   -0.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1804   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0310    0.2022     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.9442      0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4988 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.9442              0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.9442           0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0310   0.0000 &   0.4988 f
  data arrival time                                                                    0.4988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  clock reconvergence pessimism                                            -0.0048     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2989 r
  library hold time                                                         0.0179     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1970   0.0000   0.3060 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0317   0.2042   0.5102 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   3.2586   0.0000   0.5102 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5102 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   3.2586      0.0000     0.5102 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5102 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   3.2586   0.0000   0.5102 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0317  -0.0009 &   0.5093 f
  data arrival time                                                                    0.5093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3132     0.3132
  clock reconvergence pessimism                                            -0.0048     0.3084
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3084 r
  library hold time                                                         0.0189     0.3273
  data required time                                                                   0.3273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3273
  data arrival time                                                                   -0.5093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2897     0.2897
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1857   0.0000   0.2897 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0357   0.2065   0.4962 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   4.9660   0.0000   0.4962 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.4962 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   4.9660       0.0000     0.4962 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.4962 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   4.9660   0.0000   0.4962 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0357  -0.0006 &   0.4956 f
  data arrival time                                                                    0.4956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3012     0.3012
  clock reconvergence pessimism                                            -0.0048     0.2964
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.2964 r
  library hold time                                                         0.0172     0.3135
  data required time                                                                   0.3135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3135
  data arrival time                                                                   -0.4956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1767   0.0000   0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0305   0.2015     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.7450     0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.7450   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.7450           0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0305   0.0000 &   0.5005 f
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  clock reconvergence pessimism                                            -0.0048     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0177     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.2189   0.0000   0.3039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0303   0.2050     0.5089 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.7114     0.0000     0.5089 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5089 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.7114          0.0000     0.5089 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5089 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.7114           0.0000     0.5089 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0303   0.0000 &   0.5089 f
  data arrival time                                                                    0.5089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3110     0.3110
  clock reconvergence pessimism                                            -0.0049     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                         0.0207     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.5089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1804   0.0000    0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0310    0.2022     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.9470      0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.9470              0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.9470           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0310   0.0000 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0048     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                         0.0179     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1971   0.0000    0.3085 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0311    0.2037     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.0057      0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5122 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.0057   0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.0057           0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0311   0.0000 &   0.5122 f
  data arrival time                                                                    0.5122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  clock reconvergence pessimism                                            -0.0048     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3111 r
  library hold time                                                         0.0190     0.3302
  data required time                                                                   0.3302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3302
  data arrival time                                                                   -0.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1971   0.0000   0.3076 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0317   0.2043     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.2928     0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5119 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.2928   0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.2928           0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0317   0.0000 &   0.5120 f
  data arrival time                                                                    0.5120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  clock reconvergence pessimism                                            -0.0048     0.3110
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3110 r
  library hold time                                                         0.0189     0.3299
  data required time                                                                   0.3299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3299
  data arrival time                                                                   -0.5120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1804   0.0000   0.2925 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0311   0.2023   0.4948 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.9897   0.0000   0.4948 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.4948 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.9897      0.0000     0.4948 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.4948 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.9897   0.0000   0.4948 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0311   0.0000 &   0.4949 f
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  clock reconvergence pessimism                                            -0.0048     0.2949
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2949 r
  library hold time                                                         0.0178     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1804   0.0000    0.2944 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0311    0.2024     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.0173      0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4968 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.0173              0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.0173           0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0311   0.0000 &   0.4968 f
  data arrival time                                                                    0.4968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  clock reconvergence pessimism                                            -0.0048     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                         0.0178     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1804   0.0000   0.2941 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0306   0.2019   0.4960 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.7727   0.0000   0.4960 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4960 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.7727      0.0000     0.4960 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4960 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.7727   0.0000   0.4960 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0306   0.0000 &   0.4961 f
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2959
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2959 r
  library hold time                                                         0.0180     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1970   0.0000   0.3066 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0314   0.2040   0.5105 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.1416   0.0000   0.5105 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5105 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.1416      0.0000     0.5105 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5105 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.1416   0.0000   0.5105 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0314   0.0000 &   0.5106 f
  data arrival time                                                                    0.5106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3142     0.3142
  clock reconvergence pessimism                                            -0.0048     0.3094
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3094 r
  library hold time                                                         0.0189     0.3284
  data required time                                                                   0.3284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3284
  data arrival time                                                                   -0.5106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1880   0.0000   0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0314   0.2032     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.1157     0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5013 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.1157    0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.1157           0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0314   0.0000 &   0.5013 f
  data arrival time                                                                    0.5013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0183     0.3191
  data required time                                                                   0.3191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3191
  data arrival time                                                                   -0.5013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1978   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0313   0.2040   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.0961   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.0961      0.0000     0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.0961   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0313   0.0000 &   0.5109 f
  data arrival time                                                                    0.5109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3097
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3097 r
  library hold time                                                         0.0190     0.3287
  data required time                                                                   0.3287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3287
  data arrival time                                                                   -0.5109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1880   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0312   0.2031     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   3.0589     0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5016 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   3.0589    0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   3.0589           0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0312   0.0000 &   0.5016 f
  data arrival time                                                                    0.5016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0183     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.5016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1804   0.0000    0.2969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0320    0.2031     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   3.3971      0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5000 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   3.3971              0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   3.3971           0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0320  -0.0007 &   0.4993 f
  data arrival time                                                                    0.4993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0048     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2992 r
  library hold time                                                         0.0176     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.4993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1804   0.0000    0.2936 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0303    0.2016     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.6368      0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4953 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.6368              0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.6368           0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0303   0.0000 &   0.4953 f
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2994     0.2994
  clock reconvergence pessimism                                            -0.0048     0.2946
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2946 r
  library hold time                                                         0.0180     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1970   0.0000   0.3067 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0317   0.2042   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.2665   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.2665      0.0000     0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.2665   0.0000   0.5109 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0317   0.0000 &   0.5109 f
  data arrival time                                                                    0.5109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3141     0.3141
  clock reconvergence pessimism                                            -0.0048     0.3093
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3093 r
  library hold time                                                         0.0189     0.3282
  data required time                                                                   0.3282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3282
  data arrival time                                                                   -0.5109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1804   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0308    0.2021     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.8780      0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4987 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.8780              0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.8780           0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0308   0.0000 &   0.4987 f
  data arrival time                                                                    0.4987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0048     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2980 r
  library hold time                                                         0.0179     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.4987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1970   0.0000   0.3066 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0314   0.2040   0.5106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.1334   0.0000   0.5106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5106 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.1334      0.0000     0.5106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.1334   0.0000   0.5106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0314   0.0000 &   0.5106 f
  data arrival time                                                                    0.5106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  clock reconvergence pessimism                                            -0.0048     0.3088
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3088 r
  library hold time                                                         0.0189     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.5106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1857   0.0000    0.2960 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0313    0.2030     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   3.0930      0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4990 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   3.0930              0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   3.0930           0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0313   0.0000 &   0.4990 f
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0048     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                         0.0182     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1804   0.0000   0.2935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0311   0.2023   0.4958 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.9833   0.0000   0.4958 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4958 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.9833      0.0000     0.4958 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4958 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.9833   0.0000   0.4958 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0311   0.0000 &   0.4958 f
  data arrival time                                                                    0.4958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0048     0.2951
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2951 r
  library hold time                                                         0.0178     0.3129
  data required time                                                                   0.3129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3129
  data arrival time                                                                   -0.4958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1857   0.0000    0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0317    0.2033     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.2596      0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.4988 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.2596              0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.2596           0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0317   0.0000 &   0.4988 f
  data arrival time                                                                    0.4988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0048     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0181     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1638   0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0320    0.2016     0.4926 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   3.3482       0.0000     0.4926 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4926 f
  core/be/be_calculator/exc_stage_r[14] (net)           3.3482              0.0000     0.4926 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4926 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   3.3482             0.0000     0.4926 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0320    0.0000 &   0.4926 f
  data arrival time                                                                    0.4926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                         0.0165     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3052     0.3052
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1793   0.0000   0.3052 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0307   0.2019   0.5071 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.8032   0.0000   0.5071 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5071 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.8032       0.0000     0.5071 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5071 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.8032   0.0000   0.5071 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0307   0.0000 &   0.5071 f
  data arrival time                                                                    0.5071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  clock reconvergence pessimism                                            -0.0052     0.3061
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3061 r
  library hold time                                                         0.0178     0.3240
  data required time                                                                   0.3240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3240
  data arrival time                                                                   -0.5071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1971   0.0000   0.3083 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0321   0.2046   0.5129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.4567   0.0000   0.5129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5129 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.4567      0.0000     0.5129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.4567   0.0000   0.5129 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0321   0.0000 &   0.5129 f
  data arrival time                                                                    0.5129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                            -0.0048     0.3109
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3109 r
  library hold time                                                         0.0188     0.3297
  data required time                                                                   0.3297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3297
  data arrival time                                                                   -0.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2776     0.2776
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1685   0.0000   0.2776 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0485   0.2145     0.4921 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  10.5747     0.0000     0.4921 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.4921 f
  core/be/be_calculator/commit_pkt_o[91] (net)         10.5747              0.0000     0.4921 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.4921 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  10.5747           0.0000     0.4921 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0485   0.0001 &   0.4922 f
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0048     0.2952
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.2952 r
  library hold time                                                         0.0138     0.3090
  data required time                                                                   0.3090
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3090
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1804   0.0000   0.2943 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0314   0.2026   0.4969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.1380   0.0000   0.4969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4969 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.1380      0.0000     0.4969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.1380   0.0000   0.4969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0314   0.0000 &   0.4969 f
  data arrival time                                                                    0.4969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2960
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2960 r
  library hold time                                                         0.0178     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.4969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1857   0.0000    0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0319    0.2035     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.3596      0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4990 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.3596              0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.3596           0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0319   0.0000 &   0.4990 f
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0048     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0180     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1880   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0324    0.2040     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   3.5670      0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5021 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   3.5670    0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   3.5670            0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0324    0.0000 &   0.5022 f
  data arrival time                                                                    0.5022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3008 r
  library hold time                                                         0.0181     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1880   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0321   0.2038     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.4583     0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5023 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.4583    0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.4583           0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0321   0.0000 &   0.5024 f
  data arrival time                                                                    0.5024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0181     0.3190
  data required time                                                                   0.3190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3190
  data arrival time                                                                   -0.5024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1971   0.0000   0.3071 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0330   0.2053     0.5124 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.8554     0.0000     0.5124 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5124 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.8554   0.0000     0.5124 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5124 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.8554           0.0000     0.5124 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0330   0.0001 &   0.5125 f
  data arrival time                                                                    0.5125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  clock reconvergence pessimism                                            -0.0048     0.3103
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3103 r
  library hold time                                                         0.0186     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.5125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1804   0.0000    0.2927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0325    0.2034     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   3.5840      0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.4961 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   3.5840              0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   3.5840           0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0325   0.0000 &   0.4962 f
  data arrival time                                                                    0.4962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0048     0.2949
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.2949 r
  library hold time                                                         0.0175     0.3124
  data required time                                                                   0.3124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3124
  data arrival time                                                                   -0.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1880   0.0000    0.2980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0329    0.2044     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   3.7673      0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   3.7673    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   3.7673            0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0329    0.0000 &   0.5025 f
  data arrival time                                                                    0.5025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3007 r
  library hold time                                                         0.0180     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1804   0.0000    0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0302    0.2016     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.6224      0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4985 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.6224              0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.6224           0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0302   0.0000 &   0.4985 f
  data arrival time                                                                    0.4985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0048     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                         0.0180     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.4985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1857   0.0000    0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0327    0.2041     0.4996 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.6966      0.0000     0.4996 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.4996 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.6966              0.0000     0.4996 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.4996 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.6966           0.0000     0.4996 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0327  -0.0006 &   0.4990 f
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3020     0.3020
  clock reconvergence pessimism                                            -0.0048     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0178     0.3151
  data required time                                                                   0.3151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3151
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1971   0.0000   0.3072 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0334   0.2056     0.5128 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   4.0109     0.0000     0.5128 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5128 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   4.0109   0.0000     0.5128 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5128 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   4.0109           0.0000     0.5128 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0334   0.0001 &   0.5128 f
  data arrival time                                                                    0.5128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  clock reconvergence pessimism                                            -0.0048     0.3104
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3104 r
  library hold time                                                         0.0185     0.3289
  data required time                                                                   0.3289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3289
  data arrival time                                                                   -0.5128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1970   0.0000   0.3059 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0330   0.2053   0.5112 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   3.8314   0.0000   0.5112 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5112 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   3.8314      0.0000     0.5112 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5112 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   3.8314   0.0000   0.5112 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0330   0.0000 &   0.5112 f
  data arrival time                                                                    0.5112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  clock reconvergence pessimism                                            -0.0048     0.3087
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3087 r
  library hold time                                                         0.0186     0.3273
  data required time                                                                   0.3273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3273
  data arrival time                                                                   -0.5112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1804   0.0000   0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0444   0.2127     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   8.7591     0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5084 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   8.7591    0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   8.7591           0.0000     0.5084 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0444   0.0003 &   0.5087 f
  data arrival time                                                                    0.5087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  clock reconvergence pessimism                                            -0.0048     0.3087
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3087 r
  library hold time                                                         0.0160     0.3247
  data required time                                                                   0.3247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3247
  data arrival time                                                                   -0.5087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1880   0.0000    0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0329    0.2044     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   3.7664      0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5027 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   3.7664    0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   3.7664           0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0329   0.0000 &   0.5027 f
  data arrival time                                                                    0.5027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0180     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1857   0.0000    0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0334    0.2047     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   4.0023      0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5008 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   4.0023              0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   4.0023           0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0334  -0.0008 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                            -0.0048     0.2982
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2982 r
  library hold time                                                         0.0177     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1804   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0330    0.2039     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.8122      0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5027 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.8122              0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.8122           0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0330   0.0000 &   0.5028 f
  data arrival time                                                                    0.5028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0048     0.3012
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3012 r
  library hold time                                                         0.0174     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.5028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1857   0.0000    0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0328    0.2041     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   3.7160      0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.4997 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    3.7160              0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   3.7160           0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0328  -0.0018 &   0.4979 f
  data arrival time                                                                    0.4979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0048     0.2958
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.2958 r
  library hold time                                                         0.0178     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.4979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3047     0.3047
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.2188   0.0000   0.3047 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0327   0.2069   0.5116 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   3.7326   0.0000   0.5116 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5116 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   3.7326            0.0000     0.5116 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.5116 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           3.7326              0.0000     0.5116 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.5116 f
  core/be/dispatch_pkt[37] (net)                        3.7326              0.0000     0.5116 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.5116 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        3.7326              0.0000     0.5116 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5116 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   3.7326           0.0000     0.5116 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0327   0.0000 &   0.5116 f
  data arrival time                                                                    0.5116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3120     0.3120
  clock reconvergence pessimism                                            -0.0049     0.3071
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3071 r
  library hold time                                                         0.0202     0.3273
  data required time                                                                   0.3273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3273
  data arrival time                                                                   -0.5116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1804   0.0000   0.2936 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0489   0.2158     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  10.7399     0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.5094 f
  core/be/be_calculator/commit_pkt_o[88] (net)         10.7399              0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  10.7399           0.0000     0.5094 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0489   0.0001 &   0.5094 f
  data arrival time                                                                    0.5094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3149     0.3149
  clock reconvergence pessimism                                            -0.0048     0.3101
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.3101 r
  library hold time                                                         0.0150     0.3250
  data required time                                                                   0.3250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3250
  data arrival time                                                                   -0.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1766   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0330   0.2035     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.8033     0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5033 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.8033    0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.8033           0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0330  -0.0007 &   0.5025 f
  data arrival time                                                                    0.5025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0048     0.3010
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3010 r
  library hold time                                                         0.0171     0.3181
  data required time                                                                   0.3181
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3181
  data arrival time                                                                   -0.5025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1970   0.0000   0.3067 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0350   0.2069     0.5136 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   4.6916     0.0000     0.5136 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5136 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   4.6916   0.0000     0.5136 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5136 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   4.6916           0.0000     0.5136 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0350   0.0001 &   0.5137 f
  data arrival time                                                                    0.5137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0048     0.3112
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3112 r
  library hold time                                                         0.0181     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2897     0.2897
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1857   0.0000   0.2897 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0415   0.2112   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   7.4824   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   7.4824       0.0000     0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   7.4824   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0415  -0.0039 &   0.4971 f
  data arrival time                                                                    0.4971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  clock reconvergence pessimism                                            -0.0048     0.2968
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.2968 r
  library hold time                                                         0.0158     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.4971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1857   0.0000   0.2928 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0373   0.2078   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   5.6555   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   5.6555       0.0000     0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   5.6555   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0373  -0.0024 &   0.4982 f
  data arrival time                                                                    0.4982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                            -0.0048     0.2969
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.2969 r
  library hold time                                                         0.0168     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2777     0.2777
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1612   0.0000   0.2777 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0344   0.2033   0.4810 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   4.3797   0.0000   0.4810 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4810 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   4.3797            0.0000     0.4810 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.4810 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           4.3797              0.0000     0.4810 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.4810 f
  core/be/dispatch_pkt[43] (net)                        4.3797              0.0000     0.4810 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.4810 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        4.3797              0.0000     0.4810 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.4810 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   4.3797           0.0000     0.4810 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0344   0.0000 &   0.4810 f
  data arrival time                                                                    0.4810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2855     0.2855
  clock reconvergence pessimism                                            -0.0049     0.2806
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.2806 r
  library hold time                                                         0.0157     0.2963
  data required time                                                                   0.2963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2963
  data arrival time                                                                   -0.4810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.2189   0.0000   0.3055 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0334   0.2075   0.5130 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   4.0369   0.0000   0.5130 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5130 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   4.0369            0.0000     0.5130 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5130 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           4.0369              0.0000     0.5130 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5130 f
  core/be/dispatch_pkt[35] (net)                        4.0369              0.0000     0.5130 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5130 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        4.0369              0.0000     0.5130 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5130 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   4.0369           0.0000     0.5130 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0334   0.0000 &   0.5130 f
  data arrival time                                                                    0.5130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3129     0.3129
  clock reconvergence pessimism                                            -0.0049     0.3080
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3080 r
  library hold time                                                         0.0200     0.3280
  data required time                                                                   0.3280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3280
  data arrival time                                                                   -0.5130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2412     0.2412
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0842   0.0000   0.2412 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0340   0.1934   0.4346 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   4.1728   0.0000   0.4346 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4346 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   4.1728            0.0000     0.4346 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.4346 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           4.1728              0.0000     0.4346 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.4346 f
  core/be/dispatch_pkt[61] (net)                        4.1728              0.0000     0.4346 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.4346 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        4.1728              0.0000     0.4346 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.4346 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   4.1728           0.0000     0.4346 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0340   0.0000 &   0.4346 f
  data arrival time                                                                    0.4346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2473     0.2473
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.2424 r
  library hold time                                                         0.0072     0.2496
  data required time                                                                   0.2496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2496
  data arrival time                                                                   -0.4346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.2189   0.0000   0.3050 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0335   0.2076   0.5125 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   4.0622   0.0000   0.5125 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5125 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   4.0622            0.0000     0.5125 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.5125 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           4.0622              0.0000     0.5125 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.5125 f
  core/be/dispatch_pkt[31] (net)                        4.0622              0.0000     0.5125 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.5125 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        4.0622              0.0000     0.5125 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.5125 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   4.0622           0.0000     0.5125 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0335   0.0000 &   0.5125 f
  data arrival time                                                                    0.5125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3124     0.3124
  clock reconvergence pessimism                                            -0.0049     0.3075
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.3075 r
  library hold time                                                         0.0200     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.5125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0842   0.0000   0.2408 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0340   0.1934   0.4342 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   4.1731   0.0000   0.4342 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4342 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   4.1731            0.0000     0.4342 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.4342 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           4.1731              0.0000     0.4342 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.4342 f
  core/be/dispatch_pkt[50] (net)                        4.1731              0.0000     0.4342 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.4342 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        4.1731              0.0000     0.4342 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.4342 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   4.1731           0.0000     0.4342 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0340   0.0000 &   0.4342 f
  data arrival time                                                                    0.4342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                         0.0072     0.2492
  data required time                                                                   0.2492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2492
  data arrival time                                                                   -0.4342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1804   0.0000     0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0334    0.2042     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   3.9998       0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5008 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   3.9998             0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   3.9998            0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0334    0.0000 &   0.5009 f
  data arrival time                                                                    0.5009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                            -0.0048     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2985 r
  library hold time                                                         0.0173     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.5009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2795     0.2795
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1612   0.0000   0.2795 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0338   0.2029   0.4824 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   4.1572   0.0000   0.4824 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4824 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   4.1572            0.0000     0.4824 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.4824 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           4.1572              0.0000     0.4824 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.4824 f
  core/be/dispatch_pkt[59] (net)                        4.1572              0.0000     0.4824 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.4824 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        4.1572              0.0000     0.4824 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.4824 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   4.1572           0.0000     0.4824 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0338   0.0000 &   0.4824 f
  data arrival time                                                                    0.4824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  clock reconvergence pessimism                                            -0.0049     0.2814
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.2814 r
  library hold time                                                         0.0158     0.2973
  data required time                                                                   0.2973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2973
  data arrival time                                                                   -0.4824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0842   0.0000   0.2408 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0342   0.1936   0.4344 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   4.2469   0.0000   0.4344 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4344 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   4.2469            0.0000     0.4344 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.4344 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           4.2469              0.0000     0.4344 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.4344 f
  core/be/dispatch_pkt[60] (net)                        4.2469              0.0000     0.4344 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.4344 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        4.2469              0.0000     0.4344 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.4344 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   4.2469           0.0000     0.4344 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0342   0.0000 &   0.4344 f
  data arrival time                                                                    0.4344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                         0.0072     0.2491
  data required time                                                                   0.2491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2491
  data arrival time                                                                   -0.4344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2778     0.2778
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1612   0.0000   0.2778 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0340   0.2030   0.4808 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   4.2070   0.0000   0.4808 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4808 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   4.2070            0.0000     0.4808 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.4808 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           4.2070              0.0000     0.4808 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.4808 f
  core/be/dispatch_pkt[39] (net)                        4.2070              0.0000     0.4808 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.4808 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        4.2070              0.0000     0.4808 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.4808 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   4.2070           0.0000     0.4808 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0340   0.0000 &   0.4809 f
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  clock reconvergence pessimism                                            -0.0049     0.2798
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.2798 r
  library hold time                                                         0.0158     0.2956
  data required time                                                                   0.2956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2956
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3047     0.3047
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.2188   0.0000   0.3047 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0337   0.2077   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   4.1434   0.0000   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   4.1434            0.0000     0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           4.1434              0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.5124 f
  core/be/dispatch_pkt[38] (net)                        4.1434              0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        4.1434              0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   4.1434           0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0337   0.0000 &   0.5124 f
  data arrival time                                                                    0.5124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3120     0.3120
  clock reconvergence pessimism                                            -0.0049     0.3072
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3072 r
  library hold time                                                         0.0200     0.3271
  data required time                                                                   0.3271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3271
  data arrival time                                                                   -0.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0842   0.0000   0.2410 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0342   0.1936   0.4346 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   4.2597   0.0000   0.4346 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4346 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   4.2597            0.0000     0.4346 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.4346 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           4.2597              0.0000     0.4346 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.4346 f
  core/be/dispatch_pkt[52] (net)                        4.2597              0.0000     0.4346 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.4346 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        4.2597              0.0000     0.4346 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.4346 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   4.2597           0.0000     0.4346 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0342   0.0000 &   0.4346 f
  data arrival time                                                                    0.4346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  clock reconvergence pessimism                                            -0.0049     0.2421
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2421 r
  library hold time                                                         0.0072     0.2493
  data required time                                                                   0.2493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2493
  data arrival time                                                                   -0.4346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1880   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0342    0.2055     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   4.3586      0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5040 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   4.3586    0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   4.3586           0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0342   0.0001 &   0.5041 f
  data arrival time                                                                    0.5041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3163     0.3163
  clock reconvergence pessimism                                            -0.0153     0.3010
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3010 r
  library hold time                                                         0.0176     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1612   0.0000   0.2789 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0342   0.2032   0.4821 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   4.3030   0.0000   0.4821 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4821 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   4.3030            0.0000     0.4821 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.4821 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           4.3030              0.0000     0.4821 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.4821 f
  core/be/dispatch_pkt[45] (net)                        4.3030              0.0000     0.4821 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.4821 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        4.3030              0.0000     0.4821 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.4821 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   4.3030           0.0000     0.4821 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0342   0.0000 &   0.4821 f
  data arrival time                                                                    0.4821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2857     0.2857
  clock reconvergence pessimism                                            -0.0049     0.2809
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.2809 r
  library hold time                                                         0.0158     0.2966
  data required time                                                                   0.2966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2966
  data arrival time                                                                   -0.4821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.2189   0.0000    0.3037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0343    0.2082     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   4.4053      0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5119 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   4.4053          0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   4.4053           0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0343   0.0001 &   0.5119 f
  data arrival time                                                                    0.5119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  clock reconvergence pessimism                                            -0.0049     0.3064
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3064 r
  library hold time                                                         0.0198     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2412     0.2412
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0842   0.0000   0.2412 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0347   0.1940   0.4352 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   4.4639   0.0000   0.4352 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4352 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   4.4639            0.0000     0.4352 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.4352 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           4.4639              0.0000     0.4352 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.4352 f
  core/be/dispatch_pkt[56] (net)                        4.4639              0.0000     0.4352 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.4352 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        4.4639              0.0000     0.4352 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.4352 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   4.4639           0.0000     0.4352 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0347   0.0000 &   0.4352 f
  data arrival time                                                                    0.4352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2423
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.2423 r
  library hold time                                                         0.0071     0.2494
  data required time                                                                   0.2494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2494
  data arrival time                                                                   -0.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1970   0.0000    0.3072 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0388    0.2100     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   6.3175      0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5171 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   6.3175   0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   6.3175           0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0388  -0.0042 &   0.5129 f
  data arrival time                                                                    0.5129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  clock reconvergence pessimism                                            -0.0048     0.3098
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3098 r
  library hold time                                                         0.0173     0.3271
  data required time                                                                   0.3271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3271
  data arrival time                                                                   -0.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2778     0.2778
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1612   0.0000   0.2778 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0345   0.2035   0.4813 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   4.4588   0.0000   0.4813 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4813 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   4.4588            0.0000     0.4813 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.4813 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           4.4588              0.0000     0.4813 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.4813 f
  core/be/dispatch_pkt[42] (net)                        4.4588              0.0000     0.4813 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.4813 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        4.4588              0.0000     0.4813 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.4813 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   4.4588           0.0000     0.4813 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0345   0.0000 &   0.4813 f
  data arrival time                                                                    0.4813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  clock reconvergence pessimism                                            -0.0049     0.2797
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.2797 r
  library hold time                                                         0.0157     0.2954
  data required time                                                                   0.2954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2954
  data arrival time                                                                   -0.4813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1971   0.0000    0.3081 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0335    0.2057     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   4.0634      0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5138 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   4.0634   0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   4.0634           0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0335   0.0001 &   0.5139 f
  data arrival time                                                                    0.5139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3142     0.3142
  clock reconvergence pessimism                                            -0.0048     0.3094
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3094 r
  library hold time                                                         0.0185     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.5139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.2189   0.0000   0.3050 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0348   0.2086   0.5136 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   4.6285   0.0000   0.5136 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5136 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   4.6285            0.0000     0.5136 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.5136 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           4.6285              0.0000     0.5136 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.5136 f
  core/be/dispatch_pkt[33] (net)                        4.6285              0.0000     0.5136 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.5136 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        4.6285              0.0000     0.5136 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5136 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   4.6285           0.0000     0.5136 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0348   0.0000 &   0.5136 f
  data arrival time                                                                    0.5136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  clock reconvergence pessimism                                            -0.0049     0.3078
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3078 r
  library hold time                                                         0.0197     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.5136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0842   0.0000   0.2408 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0352   0.1943   0.4351 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   4.6556   0.0000   0.4351 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4351 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   4.6556            0.0000     0.4351 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.4351 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           4.6556              0.0000     0.4351 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.4351 f
  core/be/dispatch_pkt[48] (net)                        4.6556              0.0000     0.4351 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.4351 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        4.6556              0.0000     0.4351 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.4351 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   4.6556           0.0000     0.4351 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0352   0.0000 &   0.4351 f
  data arrival time                                                                    0.4351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                         0.0070     0.2490
  data required time                                                                   0.2490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2490
  data arrival time                                                                   -0.4351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.2189   0.0000   0.3055 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0345   0.2084   0.5139 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   4.5206   0.0000   0.5139 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5139 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   4.5206            0.0000     0.5139 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.5139 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           4.5206              0.0000     0.5139 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.5139 f
  core/be/dispatch_pkt[36] (net)                        4.5206              0.0000     0.5139 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.5139 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        4.5206              0.0000     0.5139 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5139 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   4.5206           0.0000     0.5139 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0345   0.0000 &   0.5140 f
  data arrival time                                                                    0.5140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3129     0.3129
  clock reconvergence pessimism                                            -0.0049     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                         0.0198     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.5140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1979   0.0000   0.3079 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0350   0.2070     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.7058     0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.7058             0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.7058           0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0350   0.0000 &   0.5150 f
  data arrival time                                                                    0.5150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3155     0.3155
  clock reconvergence pessimism                                            -0.0048     0.3107
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3107 r
  library hold time                                                         0.0181     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.5150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1971   0.0000   0.3084 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0362   0.2079   0.5162 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   5.2019   0.0000   0.5162 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5162 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   5.2019      0.0000     0.5162 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5162 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   5.2019   0.0000   0.5162 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0362  -0.0007 &   0.5155 f
  data arrival time                                                                    0.5155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3162     0.3162
  clock reconvergence pessimism                                            -0.0048     0.3114
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3114 r
  library hold time                                                         0.0179     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0842   0.0000   0.2407 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0353   0.1944   0.4351 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   4.7028   0.0000   0.4351 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4351 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   4.7028            0.0000     0.4351 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.4351 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           4.7028              0.0000     0.4351 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.4351 f
  core/be/dispatch_pkt[57] (net)                        4.7028              0.0000     0.4351 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.4351 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        4.7028              0.0000     0.4351 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.4351 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   4.7028           0.0000     0.4351 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0353   0.0000 &   0.4351 f
  data arrival time                                                                    0.4351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2468     0.2468
  clock reconvergence pessimism                                            -0.0049     0.2419
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2419 r
  library hold time                                                         0.0070     0.2489
  data required time                                                                   0.2489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2489
  data arrival time                                                                   -0.4351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1612   0.0000   0.2786 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0352   0.2040   0.4826 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   4.7251   0.0000   0.4826 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4826 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   4.7251            0.0000     0.4826 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.4826 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           4.7251              0.0000     0.4826 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.4826 f
  core/be/dispatch_pkt[44] (net)                        4.7251              0.0000     0.4826 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.4826 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        4.7251              0.0000     0.4826 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.4826 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   4.7251           0.0000     0.4826 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0352   0.0000 &   0.4826 f
  data arrival time                                                                    0.4826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2855     0.2855
  clock reconvergence pessimism                                            -0.0049     0.2807
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.2807 r
  library hold time                                                         0.0155     0.2962
  data required time                                                                   0.2962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2962
  data arrival time                                                                   -0.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2404     0.2404
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0842   0.0000   0.2404 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0357   0.1948   0.4352 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   4.9105   0.0000   0.4352 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4352 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   4.9105            0.0000     0.4352 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.4352 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           4.9105              0.0000     0.4352 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.4352 f
  core/be/dispatch_pkt[51] (net)                        4.9105              0.0000     0.4352 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.4352 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        4.9105              0.0000     0.4352 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.4352 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   4.9105           0.0000     0.4352 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0357   0.0000 &   0.4352 f
  data arrival time                                                                    0.4352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2468     0.2468
  clock reconvergence pessimism                                            -0.0049     0.2419
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.2419 r
  library hold time                                                         0.0069     0.2488
  data required time                                                                   0.2488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2488
  data arrival time                                                                   -0.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1880   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0354    0.2065     0.5049 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   4.8538      0.0000     0.5049 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5049 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   4.8538    0.0000     0.5049 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5049 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   4.8538           0.0000     0.5049 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0354   0.0001 &   0.5050 f
  data arrival time                                                                    0.5050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3163     0.3163
  clock reconvergence pessimism                                            -0.0153     0.3010
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3010 r
  library hold time                                                         0.0174     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.5050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1804   0.0000    0.2932 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0372    0.2073     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2   5.6238      0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.5004 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)    5.6238              0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)   5.6238           0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0372  -0.0005 &   0.4999 f
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  clock reconvergence pessimism                                            -0.0048     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                         0.0164     0.3132
  data required time                                                                   0.3132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3132
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2790     0.2790
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1612   0.0000   0.2790 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0358   0.2045   0.4835 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   5.0141   0.0000   0.4835 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4835 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   5.0141            0.0000     0.4835 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.4835 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           5.0141              0.0000     0.4835 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.4835 f
  core/be/dispatch_pkt[47] (net)                        5.0141              0.0000     0.4835 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.4835 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        5.0141              0.0000     0.4835 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.4835 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   5.0141           0.0000     0.4835 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0358   0.0000 &   0.4835 f
  data arrival time                                                                    0.4835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  clock reconvergence pessimism                                            -0.0049     0.2814
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.2814 r
  library hold time                                                         0.0154     0.2967
  data required time                                                                   0.2967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2967
  data arrival time                                                                   -0.4835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2970     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1804   0.0000    0.2970 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0359    0.2062     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   5.0756      0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5033 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   5.0756    0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   5.0756            0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0359   -0.0007 &   0.5026 f
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  clock reconvergence pessimism                                            -0.0048     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2991 r
  library hold time                                                         0.0167     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1978   0.0000   0.3080 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0337   0.2059   0.5139 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   4.1440   0.0000   0.5139 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5139 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   4.1440      0.0000     0.5139 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5139 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   4.1440   0.0000   0.5139 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0337   0.0001 &   0.5140 f
  data arrival time                                                                    0.5140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  clock reconvergence pessimism                                            -0.0048     0.3086
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3086 r
  library hold time                                                         0.0184     0.3270
  data required time                                                                   0.3270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3270
  data arrival time                                                                   -0.5140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1612   0.0000   0.2787 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0358   0.2045   0.4831 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   4.9906   0.0000   0.4831 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4831 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   4.9906            0.0000     0.4831 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.4831 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           4.9906              0.0000     0.4831 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.4831 f
  core/be/dispatch_pkt[46] (net)                        4.9906              0.0000     0.4831 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.4831 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        4.9906              0.0000     0.4831 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.4831 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   4.9906           0.0000     0.4831 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0358   0.0000 &   0.4832 f
  data arrival time                                                                    0.4832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2856     0.2856
  clock reconvergence pessimism                                            -0.0049     0.2807
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.2807 r
  library hold time                                                         0.0154     0.2961
  data required time                                                                   0.2961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2961
  data arrival time                                                                   -0.4832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1804   0.0000   0.2940 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0337   0.2044   0.4984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   4.1161   0.0000   0.4984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.4984 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   4.1161      0.0000     0.4984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.4984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   4.1161   0.0000   0.4984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0337  -0.0004 &   0.4980 f
  data arrival time                                                                    0.4980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  clock reconvergence pessimism                                            -0.0048     0.2936
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.2936 r
  library hold time                                                         0.0172     0.3108
  data required time                                                                   0.3108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3108
  data arrival time                                                                   -0.4980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1804   0.0000   0.2940 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0335   0.2043   0.4983 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   4.0354   0.0000   0.4983 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4983 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   4.0354      0.0000     0.4983 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4983 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   4.0354   0.0000   0.4983 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0335   0.0001 &   0.4983 f
  data arrival time                                                                    0.4983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  clock reconvergence pessimism                                            -0.0048     0.2936
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.2936 r
  library hold time                                                         0.0173     0.3109
  data required time                                                                   0.3109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3109
  data arrival time                                                                   -0.4983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1874


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2412     0.2412
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0842   0.0000   0.2412 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0365   0.1954   0.4366 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   5.2263   0.0000   0.4366 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4366 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   5.2263            0.0000     0.4366 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.4366 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           5.2263              0.0000     0.4366 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.4366 f
  core/be/dispatch_pkt[54] (net)                        5.2263              0.0000     0.4366 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.4366 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        5.2263              0.0000     0.4366 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.4366 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   5.2263           0.0000     0.4366 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0365   0.0000 &   0.4366 f
  data arrival time                                                                    0.4366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2424 r
  library hold time                                                         0.0068     0.2491
  data required time                                                                   0.2491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2491
  data arrival time                                                                   -0.4366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1643   0.0000   0.3055 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0544   0.2182   0.5237 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2  13.1962   0.0000   0.5237 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5237 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)  13.1962             0.0000     0.5237 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5237 f
  core/be/be_checker/dispatch_pkt_o[7] (net)           13.1962              0.0000     0.5237 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5237 f
  core/be/dispatch_pkt[7] (net)                        13.1962              0.0000     0.5237 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5237 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)        13.1962              0.0000     0.5237 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5237 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)  13.1962            0.0000     0.5237 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0544   -0.0064 &   0.5173 f
  data arrival time                                                                    0.5173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  clock reconvergence pessimism                                             0.0000     0.3158
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.3158 r
  library hold time                                                         0.0137     0.3295
  data required time                                                                   0.3295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3295
  data arrival time                                                                   -0.5173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2950     0.2950
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1804   0.0000    0.2950 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0377    0.2077     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   5.8321      0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5027 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    5.8321              0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   5.8321           0.0000     0.5027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0377   0.0001 &   0.5028 f
  data arrival time                                                                    0.5028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                            -0.0048     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0167     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2898     0.2898
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1857   0.0000   0.2898 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0400   0.2100   0.4998 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   6.8546   0.0000   0.4998 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4998 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   6.8546       0.0000     0.4998 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4998 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   6.8546   0.0000   0.4998 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0400   0.0002 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2960
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.2960 r
  library hold time                                                         0.0161     0.3121
  data required time                                                                   0.3121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3121
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2794     0.2794
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1612   0.0000   0.2794 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0366   0.2052   0.4846 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   5.3549   0.0000   0.4846 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4846 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   5.3549            0.0000     0.4846 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.4846 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           5.3549              0.0000     0.4846 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.4846 f
  core/be/dispatch_pkt[55] (net)                        5.3549              0.0000     0.4846 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.4846 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        5.3549              0.0000     0.4846 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.4846 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   5.3549           0.0000     0.4846 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0366   0.0000 &   0.4846 f
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  clock reconvergence pessimism                                            -0.0049     0.2814
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.2814 r
  library hold time                                                         0.0152     0.2966
  data required time                                                                   0.2966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2966
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1804   0.0000    0.2933 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0365    0.2067     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   5.3236      0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5001 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   5.3236            0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   5.3236           0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0365   0.0000 &   0.5001 f
  data arrival time                                                                    0.5001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  clock reconvergence pessimism                                            -0.0048     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.2954 r
  library hold time                                                         0.0166     0.3120
  data required time                                                                   0.3120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3120
  data arrival time                                                                   -0.5001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1881


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2778     0.2778
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1612   0.0000   0.2778 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0367   0.2052   0.4830 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   5.3814   0.0000   0.4830 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4830 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   5.3814            0.0000     0.4830 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.4830 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           5.3814              0.0000     0.4830 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.4830 f
  core/be/dispatch_pkt[40] (net)                        5.3814              0.0000     0.4830 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.4830 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        5.3814              0.0000     0.4830 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.4830 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   5.3814           0.0000     0.4830 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0367   0.0001 &   0.4831 f
  data arrival time                                                                    0.4831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  clock reconvergence pessimism                                            -0.0049     0.2798
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.2798 r
  library hold time                                                         0.0152     0.2950
  data required time                                                                   0.2950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2950
  data arrival time                                                                   -0.4831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1881


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1645   0.0000   0.3070 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0496   0.2149   0.5220 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2  11.0559   0.0000   0.5220 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5220 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)  11.0559             0.0000     0.5220 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.5220 f
  core/be/be_checker/dispatch_pkt_o[6] (net)           11.0559              0.0000     0.5220 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.5220 f
  core/be/dispatch_pkt[6] (net)                        11.0559              0.0000     0.5220 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.5220 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)        11.0559              0.0000     0.5220 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.5220 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)  11.0559            0.0000     0.5220 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0496   -0.0031 &   0.5189 f
  data arrival time                                                                    0.5189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  clock reconvergence pessimism                                             0.0000     0.3158
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.3158 r
  library hold time                                                         0.0148     0.3305
  data required time                                                                   0.3305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3305
  data arrival time                                                                   -0.5189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2778     0.2778
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1612   0.0000   0.2778 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0368   0.2053   0.4831 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   5.4446   0.0000   0.4831 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4831 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   5.4446            0.0000     0.4831 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.4831 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           5.4446              0.0000     0.4831 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.4831 f
  core/be/dispatch_pkt[41] (net)                        5.4446              0.0000     0.4831 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.4831 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        5.4446              0.0000     0.4831 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.4831 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   5.4446           0.0000     0.4831 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0368   0.0001 &   0.4832 f
  data arrival time                                                                    0.4832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  clock reconvergence pessimism                                            -0.0049     0.2797
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.2797 r
  library hold time                                                         0.0151     0.2948
  data required time                                                                   0.2948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2948
  data arrival time                                                                   -0.4832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1880   0.0000    0.2986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0687    0.2292     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1  19.5279      0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5278 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)  19.5279    0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)  19.5279           0.0000     0.5278 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0687  -0.0103 &   0.5176 f
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  clock reconvergence pessimism                                             0.0000     0.3193
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3193 r
  library hold time                                                         0.0095     0.3288
  data required time                                                                   0.3288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3288
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1888


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3054     0.3054
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.2189   0.0000   0.3054 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0370   0.2105   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   5.6045   0.0000   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   5.6045            0.0000     0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           5.6045              0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5159 f
  core/be/dispatch_pkt[32] (net)                        5.6045              0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        5.6045              0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   5.6045           0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0370   0.0001 &   0.5159 f
  data arrival time                                                                    0.5159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3127     0.3127
  clock reconvergence pessimism                                            -0.0049     0.3079
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3079 r
  library hold time                                                         0.0192     0.3271
  data required time                                                                   0.3271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3271
  data arrival time                                                                   -0.5159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1888


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.2189   0.0000   0.3055 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0370   0.2104   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   5.5806   0.0000   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   5.5806            0.0000     0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           5.5806              0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.5159 f
  core/be/dispatch_pkt[34] (net)                        5.5806              0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        5.5806              0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   5.5806           0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0370   0.0000 &   0.5159 f
  data arrival time                                                                    0.5159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3127     0.3127
  clock reconvergence pessimism                                            -0.0049     0.3079
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3079 r
  library hold time                                                         0.0192     0.3271
  data required time                                                                   0.3271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3271
  data arrival time                                                                   -0.5159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1888


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1804   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0376    0.2076     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   5.7952      0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.5065 f
  core/be/be_calculator/calc_status_o[25] (net)         5.7952              0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   5.7952           0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0376   0.0000 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3013 r
  library hold time                                                         0.0163     0.3176
  data required time                                                                   0.3176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3176
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1888


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0842   0.0000   0.2403 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0386   0.1972   0.4374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   6.1565   0.0000   0.4374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   6.1565            0.0000     0.4374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.4374 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           6.1565              0.0000     0.4374 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.4374 f
  core/be/dispatch_pkt[58] (net)                        6.1565              0.0000     0.4374 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.4374 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        6.1565              0.0000     0.4374 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.4374 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   6.1565           0.0000     0.4374 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0386  -0.0007 &   0.4367 f
  data arrival time                                                                    0.4367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2462     0.2462
  clock reconvergence pessimism                                            -0.0049     0.2414
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.2414 r
  library hold time                                                         0.0064     0.2477
  data required time                                                                   0.2477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2477
  data arrival time                                                                   -0.4367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1857   0.0000    0.2960 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0370    0.2076     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   5.5510      0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5036 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    5.5510              0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   5.5510           0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0370   0.0001 &   0.5037 f
  data arrival time                                                                    0.5037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0048     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2978 r
  library hold time                                                         0.0168     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.1804   0.0000   0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0549   0.2199     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  13.4408     0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.5139 f
  core/be/be_calculator/commit_pkt_o[63] (net)         13.4408              0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  13.4408           0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0549  -0.0010 &   0.5129 f
  data arrival time                                                                    0.5129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3150     0.3150
  clock reconvergence pessimism                                            -0.0048     0.3102
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.3102 r
  library hold time                                                         0.0136     0.3237
  data required time                                                                   0.3237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3237
  data arrival time                                                                   -0.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3111     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1817   0.0000    0.3111 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0393    0.2091     0.5202 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   6.5475      0.0000     0.5202 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5202 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    6.5475              0.0000     0.5202 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5202 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   6.5475           0.0000     0.5202 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0393  -0.0020 &   0.5182 f
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  clock reconvergence pessimism                                            -0.0052     0.3130
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3130 r
  library hold time                                                         0.0160     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2411     0.2411
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0842   0.0000   0.2411 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0383   0.1969   0.4380 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   6.0096   0.0000   0.4380 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4380 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   6.0096            0.0000     0.4380 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.4380 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           6.0096              0.0000     0.4380 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.4380 f
  core/be/dispatch_pkt[53] (net)                        6.0096              0.0000     0.4380 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.4380 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        6.0096              0.0000     0.4380 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.4380 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   6.0096           0.0000     0.4380 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0383   0.0001 &   0.4381 f
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2471     0.2471
  clock reconvergence pessimism                                            -0.0049     0.2423
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.2423 r
  library hold time                                                         0.0064     0.2487
  data required time                                                                   0.2487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2487
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)   0.1804   0.0000   0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)   0.0661   0.2270     0.5213 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)     3  18.3944     0.0000     0.5213 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (bsg_dff_width_p415_0)   0.0000     0.5213 f
  core/be/be_calculator/commit_pkt_o[54] (net)         18.3944              0.0000     0.5213 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (bsg_dff_width_p415_0)   0.0000     0.5213 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (net)  18.3944           0.0000     0.5213 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)   0.0661  -0.0108 &   0.5105 f
  data arrival time                                                                    0.5105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  clock reconvergence pessimism                                            -0.0048     0.3099
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)          0.0000     0.3099 r
  library hold time                                                         0.0111     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.5105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2898     0.2898
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1857   0.0000   0.2898 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0432   0.2124   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   8.2322   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   8.2322       0.0000     0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   8.2322   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0432  -0.0022 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0048     0.2949
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.2949 r
  library hold time                                                         0.0154     0.3103
  data required time                                                                   0.3103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3103
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1897


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1804   0.0000    0.2988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0394    0.2091     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   6.5859      0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.5079 f
  core/be/be_calculator/calc_status_o[12] (net)         6.5859              0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   6.5859            0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0394   -0.0010 &   0.5070 f
  data arrival time                                                                    0.5070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.3013 r
  library hold time                                                         0.0159     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1897


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)   0.1804   0.0000   0.2954 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/Q (DFFX1)   0.0529   0.2185     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (net)     3  12.5235     0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (bsg_dff_width_p415_0)   0.0000     0.5140 f
  core/be/be_calculator/commit_pkt_o[43] (net)         12.5235              0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (bsg_dff_width_p415_0)   0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (net)  12.5235           0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/D (DFFX1)   0.0529   0.0002 &   0.5141 f
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  clock reconvergence pessimism                                            -0.0048     0.3101
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)          0.0000     0.3101 r
  library hold time                                                         0.0140     0.3241
  data required time                                                                   0.3241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3241
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1901


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1970   0.0000     0.3067 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0400    0.2110     0.5177 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.8502       0.0000     0.5177 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5177 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.8502          0.0000     0.5177 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5177 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.8502            0.0000     0.5177 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0400    0.0001 &   0.5178 f
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3154     0.3154
  clock reconvergence pessimism                                            -0.0048     0.3107
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.3107 r
  library hold time                                                         0.0170     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1874   0.0000   0.2925 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0725   0.2316   0.5241 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2  21.2270   0.0000   0.5241 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5241 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)  21.2270             0.0000     0.5241 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.5241 f
  core/be/be_checker/dispatch_pkt_o[2] (net)           21.2270              0.0000     0.5241 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.5241 f
  core/be/dispatch_pkt[2] (net)                        21.2270              0.0000     0.5241 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.5241 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)        21.2270              0.0000     0.5241 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.5241 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)  21.2270            0.0000     0.5241 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0725   -0.0081 &   0.5159 f
  data arrival time                                                                    0.5159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                             0.0000     0.3157
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.3157 r
  library hold time                                                         0.0100     0.3257
  data required time                                                                   0.3257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3257
  data arrival time                                                                   -0.5159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1880   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0653    0.2272     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1  18.0503      0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5257 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)  18.0503    0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)  18.0503           0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0653  -0.0061 &   0.5196 f
  data arrival time                                                                    0.5196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  clock reconvergence pessimism                                             0.0000     0.3193
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3193 r
  library hold time                                                         0.0101     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1857   0.0000    0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0438    0.2128     0.5083 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   8.4885      0.0000     0.5083 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5083 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    8.4885              0.0000     0.5083 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5083 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   8.4885           0.0000     0.5083 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0438  -0.0047 &   0.5037 f
  data arrival time                                                                    0.5037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0048     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.2980 r
  library hold time                                                         0.0153     0.3133
  data required time                                                                   0.3133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3133
  data arrival time                                                                   -0.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1804   0.0000    0.2933 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0413    0.2106     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   7.4009      0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5039 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    7.4009              0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   7.4009           0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0413   0.0002 &   0.5041 f
  data arrival time                                                                    0.5041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0048     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0159     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0842   0.0000   0.2407 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0398   0.1981   0.4388 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   6.6605   0.0000   0.4388 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4388 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   6.6605            0.0000     0.4388 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.4388 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           6.6605              0.0000     0.4388 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.4388 f
  core/be/dispatch_pkt[49] (net)                        6.6605              0.0000     0.4388 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.4388 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        6.6605              0.0000     0.4388 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.4388 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   6.6605           0.0000     0.4388 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0398   0.0001 &   0.4389 f
  data arrival time                                                                    0.4389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                         0.0062     0.2482
  data required time                                                                   0.2482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2482
  data arrival time                                                                   -0.4389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1907


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1645   0.0000   0.3069 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0504   0.2155   0.5224 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2  11.4233   0.0000   0.5224 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5224 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)  11.4233             0.0000     0.5224 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5224 f
  core/be/be_checker/dispatch_pkt_o[5] (net)           11.4233              0.0000     0.5224 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5224 f
  core/be/dispatch_pkt[5] (net)                        11.4233              0.0000     0.5224 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5224 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)        11.4233              0.0000     0.5224 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5224 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)  11.4233            0.0000     0.5224 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0504   -0.0011 &   0.5212 f
  data arrival time                                                                    0.5212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  clock reconvergence pessimism                                             0.0000     0.3158
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.3158 r
  library hold time                                                         0.0146     0.3304
  data required time                                                                   0.3304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3304
  data arrival time                                                                   -0.5212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1645   0.0000   0.3080 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0386   0.2070   0.5150 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   6.1950   0.0000   0.5150 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5150 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   6.1950             0.0000     0.5150 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5150 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            6.1950              0.0000     0.5150 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5150 f
  core/be/dispatch_pkt[8] (net)                         6.1950              0.0000     0.5150 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5150 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         6.1950              0.0000     0.5150 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5150 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   6.1950            0.0000     0.5150 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0386   -0.0007 &   0.5143 f
  data arrival time                                                                    0.5143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.3081 r
  library hold time                                                         0.0150     0.3231
  data required time                                                                   0.3231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3231
  data arrival time                                                                   -0.5143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1970   0.0000    0.3071 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0401    0.2111     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   6.9122      0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5182 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   6.9122   0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   6.9122           0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0401   0.0002 &   0.5184 f
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  clock reconvergence pessimism                                            -0.0048     0.3100
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3100 r
  library hold time                                                         0.0169     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1915


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1970   0.0000    0.3072 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0401    0.2111     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   6.9005      0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5183 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   6.9005   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   6.9005           0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0401   0.0002 &   0.5185 f
  data arrival time                                                                    0.5185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3097
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3097 r
  library hold time                                                         0.0170     0.3267
  data required time                                                                   0.3267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3267
  data arrival time                                                                   -0.5185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1645   0.0000   0.3078 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0383   0.2068   0.5145 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   6.0689   0.0000   0.5145 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5145 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   6.0689            0.0000     0.5145 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.5145 f
  core/be/be_checker/dispatch_pkt_o[14] (net)           6.0689              0.0000     0.5145 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.5145 f
  core/be/dispatch_pkt[14] (net)                        6.0689              0.0000     0.5145 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.5145 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)        6.0689              0.0000     0.5145 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.5145 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)   6.0689           0.0000     0.5145 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0383   0.0001 &   0.5146 f
  data arrival time                                                                    0.5146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  clock reconvergence pessimism                                            -0.0192     0.3077
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.3077 r
  library hold time                                                         0.0150     0.3228
  data required time                                                                   0.3228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3228
  data arrival time                                                                   -0.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3052     0.3052
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1643   0.0000   0.3052 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0418   0.2096   0.5148 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   7.5874   0.0000   0.5148 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5148 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   7.5874            0.0000     0.5148 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5148 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           7.5874              0.0000     0.5148 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5148 f
  core/be/dispatch_pkt[26] (net)                        7.5874              0.0000     0.5148 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5148 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        7.5874              0.0000     0.5148 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5148 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   7.5874           0.0000     0.5148 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0418  -0.0010 &   0.5138 f
  data arrival time                                                                    0.5138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3267     0.3267
  clock reconvergence pessimism                                            -0.0192     0.3075
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.3075 r
  library hold time                                                         0.0142     0.3217
  data required time                                                                   0.3217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3217
  data arrival time                                                                   -0.5138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1970   0.0000     0.3073 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0439    0.2138     0.5211 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   8.5731       0.0000     0.5211 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5211 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   8.5731             0.0000     0.5211 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5211 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   8.5731            0.0000     0.5211 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0439   -0.0016 &   0.5195 f
  data arrival time                                                                    0.5195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0048     0.3114
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.3114 r
  library hold time                                                         0.0161     0.3274
  data required time                                                                   0.3274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3274
  data arrival time                                                                   -0.5195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1817   0.0000    0.3113 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0409    0.2104     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   7.2182      0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5217 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    7.2182              0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   7.2182           0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0409  -0.0009 &   0.5208 f
  data arrival time                                                                    0.5208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  clock reconvergence pessimism                                            -0.0052     0.3130
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3130 r
  library hold time                                                         0.0157     0.3286
  data required time                                                                   0.3286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3286
  data arrival time                                                                   -0.5208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1970   0.0000    0.3072 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0402    0.2112     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   6.9456      0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5183 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   6.9456   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   6.9456           0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0402   0.0002 &   0.5185 f
  data arrival time                                                                    0.5185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3141     0.3141
  clock reconvergence pessimism                                            -0.0048     0.3093
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3093 r
  library hold time                                                         0.0169     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.5185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0355   0.1757     0.4138 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.5159     0.0000     0.4138 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4138 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.5159              0.0000     0.4138 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4138 r
  core/be/wb_pkt[48] (net)                              3.5159              0.0000     0.4138 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0355    0.0000 &   0.4138 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0456    0.0769 @   0.4907 r
  core/be/n87 (net)                             5      31.6442              0.0000     0.4907 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4907 r
  core/be/be_checker/wb_pkt_i[48] (net)                31.6442              0.0000     0.4907 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4907 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      31.6442              0.0000     0.4907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  31.6442     0.0000     0.4907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  31.6442   0.0000     0.4907 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0329  -0.0067 @   0.4840 r d 
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1644   0.0000   0.3062 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0419   0.2097   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   7.6314   0.0000   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   7.6314            0.0000     0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           7.6314              0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5159 f
  core/be/dispatch_pkt[25] (net)                        7.6314              0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        7.6314              0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   7.6314           0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0419  -0.0011 &   0.5148 f
  data arrival time                                                                    0.5148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                            -0.0192     0.3079
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.3079 r
  library hold time                                                         0.0142     0.3221
  data required time                                                                   0.3221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3221
  data arrival time                                                                   -0.5148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1928


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0356   0.1757     0.4143 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.5410     0.0000     0.4143 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4143 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.5410              0.0000     0.4143 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4143 r
  core/be/wb_pkt[45] (net)                              3.5410              0.0000     0.4143 r
  core/be/icc_place28/INP (NBUFFX8)                               0.0356    0.0000 &   0.4143 r
  core/be/icc_place28/Z (NBUFFX8)                                 0.0466    0.0771 @   0.4914 r
  core/be/n72 (net)                             5      33.1132              0.0000     0.4914 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4914 r
  core/be/be_checker/wb_pkt_i[45] (net)                33.1132              0.0000     0.4914 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4914 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.1132              0.0000     0.4914 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4914 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.1132     0.0000     0.4914 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4914 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.1132   0.0000     0.4914 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0337  -0.0061 @   0.4853 r d 
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0356   0.1757     0.4143 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.5410     0.0000     0.4143 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4143 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.5410              0.0000     0.4143 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4143 r
  core/be/wb_pkt[45] (net)                              3.5410              0.0000     0.4143 r
  core/be/icc_place28/INP (NBUFFX8)                               0.0356    0.0000 &   0.4143 r
  core/be/icc_place28/Z (NBUFFX8)                                 0.0466    0.0771 @   0.4914 r
  core/be/n72 (net)                             5      33.1132              0.0000     0.4914 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4914 r
  core/be/be_checker/wb_pkt_i[45] (net)                33.1132              0.0000     0.4914 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4914 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.1132              0.0000     0.4914 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4914 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.1132     0.0000     0.4914 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4914 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.1132   0.0000     0.4914 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0337  -0.0068 @   0.4846 r d 
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1930


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1643   0.0000   0.3053 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0445   0.2114   0.5167 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   8.7716   0.0000   0.5167 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5167 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   8.7716            0.0000     0.5167 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5167 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           8.7716              0.0000     0.5167 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5167 f
  core/be/dispatch_pkt[28] (net)                        8.7716              0.0000     0.5167 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5167 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        8.7716              0.0000     0.5167 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5167 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   8.7716           0.0000     0.5167 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0445  -0.0021 &   0.5147 f
  data arrival time                                                                    0.5147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3080
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.3080 r
  library hold time                                                         0.0136     0.3216
  data required time                                                                   0.3216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3216
  data arrival time                                                                   -0.5147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1645   0.0000   0.3066 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0428   0.2103   0.5169 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   8.0472   0.0000   0.5169 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5169 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   8.0472            0.0000     0.5169 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5169 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           8.0472              0.0000     0.5169 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5169 f
  core/be/dispatch_pkt[24] (net)                        8.0472              0.0000     0.5169 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5169 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        8.0472              0.0000     0.5169 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5169 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   8.0472           0.0000     0.5169 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0428  -0.0014 &   0.5156 f
  data arrival time                                                                    0.5156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                            -0.0192     0.3082
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.3082 r
  library hold time                                                         0.0140     0.3221
  data required time                                                                   0.3221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3221
  data arrival time                                                                   -0.5156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1645   0.0000   0.3074 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0394   0.2077   0.5151 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   6.5614   0.0000   0.5151 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5151 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   6.5614            0.0000     0.5151 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5151 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           6.5614              0.0000     0.5151 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5151 f
  core/be/dispatch_pkt[30] (net)                        6.5614              0.0000     0.5151 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5151 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        6.5614              0.0000     0.5151 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5151 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   6.5614           0.0000     0.5151 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0394  -0.0010 &   0.5141 f
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3251     0.3251
  clock reconvergence pessimism                                            -0.0192     0.3059
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.3059 r
  library hold time                                                         0.0148     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1645   0.0000   0.3067 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0437   0.2109   0.5176 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   8.4288   0.0000   0.5176 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5176 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   8.4288            0.0000     0.5176 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5176 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           8.4288              0.0000     0.5176 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5176 f
  core/be/dispatch_pkt[22] (net)                        8.4288              0.0000     0.5176 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5176 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        8.4288              0.0000     0.5176 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5176 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   8.4288           0.0000     0.5176 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0437  -0.0020 &   0.5156 f
  data arrival time                                                                    0.5156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0192     0.3082
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.3082 r
  library hold time                                                         0.0138     0.3220
  data required time                                                                   0.3220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3220
  data arrival time                                                                   -0.5156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1645   0.0000   0.3080 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0402   0.2084   0.5164 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   6.9006   0.0000   0.5164 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5164 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   6.9006            0.0000     0.5164 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.5164 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           6.9006              0.0000     0.5164 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.5164 f
  core/be/dispatch_pkt[16] (net)                        6.9006              0.0000     0.5164 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.5164 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        6.9006              0.0000     0.5164 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.5164 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   6.9006           0.0000     0.5164 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0402   0.0001 &   0.5164 f
  data arrival time                                                                    0.5164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                         0.0146     0.3227
  data required time                                                                   0.3227
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3227
  data arrival time                                                                   -0.5164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0355   0.1757     0.4138 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.5159     0.0000     0.4138 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4138 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.5159              0.0000     0.4138 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4138 r
  core/be/wb_pkt[48] (net)                              3.5159              0.0000     0.4138 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0355    0.0000 &   0.4138 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0456    0.0769 @   0.4907 r
  core/be/n87 (net)                             5      31.6442              0.0000     0.4907 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4907 r
  core/be/be_checker/wb_pkt_i[48] (net)                31.6442              0.0000     0.4907 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4907 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      31.6442              0.0000     0.4907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  31.6442     0.0000     0.4907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  31.6442   0.0000     0.4907 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0329  -0.0046 @   0.4861 r d 
  data arrival time                                                                    0.4861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1971   0.0000   0.3085 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0431   0.2133     0.5218 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3   8.2240     0.0000     0.5218 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.5218 f
  core/be/be_calculator/commit_pkt_o[22] (net)          8.2240              0.0000     0.5218 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.5218 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)   8.2240           0.0000     0.5218 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0431  -0.0007 &   0.5211 f
  data arrival time                                                                    0.5211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  clock reconvergence pessimism                                            -0.0048     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.3111 r
  library hold time                                                         0.0163     0.3273
  data required time                                                                   0.3273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3273
  data arrival time                                                                   -0.5211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1970   0.0000   0.3072 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0298   0.2027   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.4764   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.4764      0.0000     0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.4764   0.0000   0.5100 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0298   0.0000 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0048     0.2979
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.2979 r
  library hold time                                                         0.0181     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1971   0.0000   0.3085 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0324   0.2048     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.5686     0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5133 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.5686   0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.5686           0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0324   0.0000 &   0.5133 f
  data arrival time                                                                    0.5133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0048     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0172     0.3193
  data required time                                                                   0.3193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3193
  data arrival time                                                                   -0.5133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1970   0.0000    0.3072 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0433    0.2134     0.5206 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   8.2767      0.0000     0.5206 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5206 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   8.2767   0.0000     0.5206 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5206 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   8.2767           0.0000     0.5206 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0433   0.0003 &   0.5209 f
  data arrival time                                                                    0.5209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  clock reconvergence pessimism                                            -0.0048     0.3103
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3103 r
  library hold time                                                         0.0162     0.3265
  data required time                                                                   0.3265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3265
  data arrival time                                                                   -0.5209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.1857   0.0000   0.2910 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0604   0.2239     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (net)     4  15.8444     0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/commit_pkt_o[76] (net)         15.8444              0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (net)  15.8444           0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/D (DFFX1)   0.0604   0.0001 &   0.5150 f
  data arrival time                                                                    0.5150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3127     0.3127
  clock reconvergence pessimism                                            -0.0031     0.3096
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/CLK (DFFX1)          0.0000     0.3096 r
  library hold time                                                         0.0110     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1645   0.0000   0.3074 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0404   0.2085   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   6.9656   0.0000   0.5159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   6.9656            0.0000     0.5159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           6.9656              0.0000     0.5159 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5159 f
  core/be/dispatch_pkt[29] (net)                        6.9656              0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5159 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        6.9656              0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   6.9656           0.0000     0.5159 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0404  -0.0011 &   0.5148 f
  data arrival time                                                                    0.5148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3251     0.3251
  clock reconvergence pessimism                                            -0.0192     0.3058
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.3058 r
  library hold time                                                         0.0145     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2995     0.2995
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)   0.1760   0.0000   0.2995 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)   0.0436   0.2119     0.5114 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)     3   8.4165     0.0000     0.5114 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (bsg_dff_width_p415_0)   0.0000     0.5114 f
  core/be/be_calculator/commit_pkt_o[21] (net)          8.4165              0.0000     0.5114 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (bsg_dff_width_p415_0)   0.0000     0.5114 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (net)   8.4165           0.0000     0.5114 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)   0.0436   0.0001 &   0.5115 f
  data arrival time                                                                    0.5115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0048     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0146     0.3166
  data required time                                                                   0.3166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3166
  data arrival time                                                                   -0.5115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1978   0.0000   0.3082 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0433   0.2135     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   8.2963     0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5217 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   8.2963             0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   8.2963           0.0000     0.5217 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0433   0.0001 &   0.5218 f
  data arrival time                                                                    0.5218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3154     0.3154
  clock reconvergence pessimism                                            -0.0048     0.3106
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3106 r
  library hold time                                                         0.0163     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.5218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0365   0.1763     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.8576     0.0000     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[50] (net)              3.8576              0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4144 r
  core/be/wb_pkt[50] (net)                              3.8576              0.0000     0.4144 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0365    0.0000 &   0.4144 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0446    0.0765 @   0.4909 r
  core/be/n102 (net)                            5      28.9670              0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[50] (net)                28.9670              0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      28.9670              0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  28.9670     0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  28.9670   0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0323  -0.0036 @   0.4873 r d 
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2393     0.2393
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0842   0.0000   0.2393 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0360   0.1760     0.4152 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.6786     0.0000     0.4152 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4152 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.6786              0.0000     0.4152 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4152 r
  core/be/wb_pkt[58] (net)                              3.6786              0.0000     0.4152 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0360    0.0000 &   0.4152 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0447    0.0770 @   0.4923 r
  core/be/n108 (net)                            5      31.0311              0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[58] (net)                31.0311              0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      31.0311              0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  31.0311     0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  31.0311   0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0323  -0.0045 @   0.4878 r d 
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1645   0.0000   0.3069 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0458   0.2124   0.5193 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   9.3848   0.0000   0.5193 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5193 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   9.3848            0.0000     0.5193 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.5193 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           9.3848              0.0000     0.5193 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.5193 f
  core/be/dispatch_pkt[20] (net)                        9.3848              0.0000     0.5193 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.5193 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        9.3848              0.0000     0.5193 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.5193 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   9.3848           0.0000     0.5193 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0458  -0.0019 &   0.5174 f
  data arrival time                                                                    0.5174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3278     0.3278
  clock reconvergence pessimism                                            -0.0192     0.3086
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3086 r
  library hold time                                                         0.0132     0.3218
  data required time                                                                   0.3218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3218
  data arrival time                                                                   -0.5174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1645   0.0000   0.3081 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0420   0.2098   0.5179 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   7.6925   0.0000   0.5179 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5179 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   7.6925            0.0000     0.5179 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.5179 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           7.6925              0.0000     0.5179 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.5179 f
  core/be/dispatch_pkt[15] (net)                        7.6925              0.0000     0.5179 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.5179 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        7.6925              0.0000     0.5179 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.5179 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   7.6925           0.0000     0.5179 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0420   0.0001 &   0.5179 f
  data arrival time                                                                    0.5179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                         0.0141     0.3222
  data required time                                                                   0.3222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3222
  data arrival time                                                                   -0.5179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0358   0.1759     0.4140 r
  core/be/be_calculator/comp_stage_reg/n2 (net)     1   3.6228              0.0000     0.4140 r
  core/be/be_calculator/comp_stage_reg/U3/INP (NBUFFX8)           0.0358    0.0000 &   0.4140 r
  core/be/be_calculator/comp_stage_reg/U3/Z (NBUFFX8)             0.0435    0.0755 @   0.4895 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  25.9561     0.0000     0.4895 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4895 r
  core/be/be_calculator/wb_pkt_o[57] (net)             25.9561              0.0000     0.4895 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4895 r
  core/be/wb_pkt[57] (net)                             25.9561              0.0000     0.4895 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4895 r
  core/be/be_checker/wb_pkt_i[57] (net)                25.9561              0.0000     0.4895 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4895 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      25.9561              0.0000     0.4895 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4895 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  25.9561     0.0000     0.4895 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4895 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  25.9561   0.0000     0.4895 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0314  -0.0014 @   0.4881 r d 
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1970   0.0000    0.3072 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0461    0.2153     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   9.5275      0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5226 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   9.5275   0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   9.5275           0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0461  -0.0018 &   0.5208 f
  data arrival time                                                                    0.5208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3141     0.3141
  clock reconvergence pessimism                                            -0.0048     0.3093
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3093 r
  library hold time                                                         0.0156     0.3249
  data required time                                                                   0.3249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3249
  data arrival time                                                                   -0.5208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2391     0.2391
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0842   0.0000   0.2391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0365   0.1763     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.8556     0.0000     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.8556              0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4154 r
  core/be/wb_pkt[52] (net)                              3.8556              0.0000     0.4154 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0365    0.0000 &   0.4154 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0439    0.0765 @   0.4919 r
  core/be/n105 (net)                            5      28.6103              0.0000     0.4919 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4919 r
  core/be/be_checker/wb_pkt_i[52] (net)                28.6103              0.0000     0.4919 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4919 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      28.6103              0.0000     0.4919 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4919 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  28.6103     0.0000     0.4919 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4919 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  28.6103   0.0000     0.4919 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0317  -0.0036 @   0.4883 r d 
  data arrival time                                                                    0.4883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3054     0.3054
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1643   0.0000   0.3054 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0470   0.2131   0.5185 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   9.9013   0.0000   0.5185 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5185 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   9.9013             0.0000     0.5185 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5185 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            9.9013              0.0000     0.5185 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5185 f
  core/be/dispatch_pkt[9] (net)                         9.9013              0.0000     0.5185 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5185 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         9.9013              0.0000     0.5185 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5185 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   9.9013            0.0000     0.5185 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0470   -0.0014 &   0.5171 f
  data arrival time                                                                    0.5171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                            -0.0192     0.3082
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.3082 r
  library hold time                                                         0.0130     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1645   0.0000   0.3068 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0453   0.2120   0.5188 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2   9.1630   0.0000   0.5188 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5188 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)   9.1630            0.0000     0.5188 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.5188 f
  core/be/be_checker/dispatch_pkt_o[18] (net)           9.1630              0.0000     0.5188 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.5188 f
  core/be/dispatch_pkt[18] (net)                        9.1630              0.0000     0.5188 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.5188 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)        9.1630              0.0000     0.5188 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.5188 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)   9.1630           0.0000     0.5188 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0453  -0.0005 &   0.5183 f
  data arrival time                                                                    0.5183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3280     0.3280
  clock reconvergence pessimism                                            -0.0192     0.3088
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.3088 r
  library hold time                                                         0.0134     0.3221
  data required time                                                                   0.3221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3221
  data arrival time                                                                   -0.5183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0365   0.1763     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.8576     0.0000     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[50] (net)              3.8576              0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4144 r
  core/be/wb_pkt[50] (net)                              3.8576              0.0000     0.4144 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0365    0.0000 &   0.4144 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0446    0.0765 @   0.4909 r
  core/be/n102 (net)                            5      28.9670              0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[50] (net)                28.9670              0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      28.9670              0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  28.9670     0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  28.9670   0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0322  -0.0031 @   0.4878 r d 
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2393     0.2393
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0842   0.0000   0.2393 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0360   0.1760     0.4152 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.6786     0.0000     0.4152 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4152 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.6786              0.0000     0.4152 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4152 r
  core/be/wb_pkt[58] (net)                              3.6786              0.0000     0.4152 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0360    0.0000 &   0.4152 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0447    0.0770 @   0.4923 r
  core/be/n108 (net)                            5      31.0311              0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[58] (net)                31.0311              0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      31.0311              0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  31.0311     0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  31.0311   0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0323  -0.0044 @   0.4878 r d 
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1857   0.0000   0.2948 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0596   0.2235     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3  15.5066     0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.5183 f
  core/be/be_calculator/commit_pkt_o[38] (net)         15.5066              0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)  15.5066           0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0596  -0.0010 &   0.5173 f
  data arrival time                                                                    0.5173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3127     0.3127
  clock reconvergence pessimism                                            -0.0031     0.3096
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.3096 r
  library hold time                                                         0.0111     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0356   0.1757     0.4134 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.5546     0.0000     0.4134 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4134 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.5546              0.0000     0.4134 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4134 r
  core/be/wb_pkt[56] (net)                              3.5546              0.0000     0.4134 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0356    0.0000 &   0.4134 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0439    0.0761 @   0.4896 r
  core/be/n110 (net)                            5      28.2127              0.0000     0.4896 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4896 r
  core/be/be_checker/wb_pkt_i[56] (net)                28.2127              0.0000     0.4896 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4896 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      28.2127              0.0000     0.4896 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4896 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  28.2127     0.0000     0.4896 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4896 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  28.2127   0.0000     0.4896 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0317  -0.0007 @   0.4889 r d 
  data arrival time                                                                    0.4889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1880   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0479   0.2158   0.5138 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  10.3249   0.0000   0.5138 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5138 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  10.3249           0.0000     0.5138 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.5138 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         10.3249              0.0000     0.5138 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.5138 f
  core/be/dispatch_pkt[218] (net)                      10.3249              0.0000     0.5138 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.5138 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      10.3249              0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  10.3249            0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0479   -0.0019 &   0.5119 f
  data arrival time                                                                    0.5119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.3008 r
  library hold time                                                         0.0145     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2775     0.2775
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1685   0.0000   0.2775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0453   0.2123     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4   9.1389     0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.4898 f
  core/be/be_calculator/commit_pkt_o[90] (net)          9.1389              0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)   9.1389           0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0453   0.0000 &   0.4899 f
  data arrival time                                                                    0.4899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  clock reconvergence pessimism                                            -0.0048     0.2796
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.2796 r
  library hold time                                                         0.0137     0.2933
  data required time                                                                   0.2933
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2933
  data arrival time                                                                   -0.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1804   0.0000   0.2931 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0498   0.2164     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  11.1743     0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.5095 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  11.1743            0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  11.1743           0.0000     0.5095 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0498  -0.0041 &   0.5054 f
  data arrival time                                                                    0.5054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0048     0.2952
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.2952 r
  library hold time                                                         0.0135     0.3087
  data required time                                                                   0.3087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3087
  data arrival time                                                                   -0.5054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1817   0.0000    0.3113 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0326    0.2036     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.6239      0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5150 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.6239              0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.6239           0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0326   0.0000 &   0.5150 f
  data arrival time                                                                    0.5150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3034     0.3034
  clock reconvergence pessimism                                            -0.0031     0.3003
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3003 r
  library hold time                                                         0.0179     0.3182
  data required time                                                                   0.3182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3182
  data arrival time                                                                   -0.5150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0358   0.1759     0.4140 r
  core/be/be_calculator/comp_stage_reg/n2 (net)     1   3.6228              0.0000     0.4140 r
  core/be/be_calculator/comp_stage_reg/U3/INP (NBUFFX8)           0.0358    0.0000 &   0.4140 r
  core/be/be_calculator/comp_stage_reg/U3/Z (NBUFFX8)             0.0435    0.0755 @   0.4895 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  25.9561     0.0000     0.4895 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4895 r
  core/be/be_calculator/wb_pkt_o[57] (net)             25.9561              0.0000     0.4895 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4895 r
  core/be/wb_pkt[57] (net)                             25.9561              0.0000     0.4895 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4895 r
  core/be/be_checker/wb_pkt_i[57] (net)                25.9561              0.0000     0.4895 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4895 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      25.9561              0.0000     0.4895 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4895 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  25.9561     0.0000     0.4895 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4895 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  25.9561   0.0000     0.4895 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0314  -0.0009 @   0.4886 r d 
  data arrival time                                                                    0.4886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1645   0.0000   0.3071 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0450   0.2118   0.5189 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   9.0101   0.0000   0.5189 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5189 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   9.0101            0.0000     0.5189 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5189 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           9.0101              0.0000     0.5189 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5189 f
  core/be/dispatch_pkt[23] (net)                        9.0101              0.0000     0.5189 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5189 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        9.0101              0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   9.0101           0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0450   0.0001 &   0.5190 f
  data arrival time                                                                    0.5190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3276     0.3276
  clock reconvergence pessimism                                            -0.0192     0.3084
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.3084 r
  library hold time                                                         0.0134     0.3218
  data required time                                                                   0.3218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3218
  data arrival time                                                                   -0.5190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0356   0.1757     0.4134 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.5546     0.0000     0.4134 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4134 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.5546              0.0000     0.4134 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4134 r
  core/be/wb_pkt[56] (net)                              3.5546              0.0000     0.4134 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0356    0.0000 &   0.4134 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0439    0.0761 @   0.4896 r
  core/be/n110 (net)                            5      28.2127              0.0000     0.4896 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4896 r
  core/be/be_checker/wb_pkt_i[56] (net)                28.2127              0.0000     0.4896 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4896 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      28.2127              0.0000     0.4896 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4896 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  28.2127     0.0000     0.4896 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4896 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  28.2127   0.0000     0.4896 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0317  -0.0009 @   0.4887 r d 
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2744     0.2744
  core/be/be_calculator/comp_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1612   0.0000    0.2744 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0338    0.2029     0.4773 f
  core/be/be_calculator/comp_stage_reg/data_o[74] (net)     1   4.1506      0.0000     0.4773 f
  core/be/be_calculator/comp_stage_reg/data_o[74] (bsg_dff_width_p320_0)    0.0000     0.4773 f
  core/be/be_calculator/comp_stage_r_1__10_ (net)       4.1506              0.0000     0.4773 f
  core/be/be_calculator/comp_stage_mux/data0_i[138] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4773 f
  core/be/be_calculator/comp_stage_mux/data0_i[138] (net)   4.1506          0.0000     0.4773 f
  core/be/be_calculator/comp_stage_mux/U11/INP (NBUFFX2)          0.0338   -0.0009 &   0.4763 f
  core/be/be_calculator/comp_stage_mux/U11/Z (NBUFFX2)            0.0267    0.0503     0.5267 f
  core/be/be_calculator/comp_stage_mux/data_o[138] (net)     3   7.3609     0.0000     0.5267 f
  core/be/be_calculator/comp_stage_mux/data_o[138] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5267 f
  core/be/be_calculator/comp_stage_n[74] (net)          7.3609              0.0000     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_i[138] (bsg_dff_width_p320_0)   0.0000     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_i[138] (net)   7.3609           0.0000     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_138_/D (DFFX1)   0.0267   0.0001 &   0.5268 f
  data arrival time                                                                    0.5268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  clock reconvergence pessimism                                            -0.0049     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3077 r
  library hold time                                                         0.0215     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0365   0.1763     0.4140 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.8754     0.0000     0.4140 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4140 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.8754              0.0000     0.4140 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4140 r
  core/be/wb_pkt[61] (net)                              3.8754              0.0000     0.4140 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0365    0.0000 &   0.4140 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0443    0.0761 @   0.4901 r
  core/be/n107 (net)                            5      27.6561              0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[61] (net)                27.6561              0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      27.6561              0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  27.6561     0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  27.6561   0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0320  -0.0002 @   0.4899 r d 
  data arrival time                                                                    0.4899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0378   0.1771     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.3153     0.0000     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[46] (net)              4.3153              0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4154 r
  core/be/wb_pkt[46] (net)                              4.3153              0.0000     0.4154 r
  core/be/icc_place89/INP (NBUFFX8)                               0.0378    0.0000 &   0.4154 r
  core/be/icc_place89/Z (NBUFFX8)                                 0.0453    0.0768 @   0.4922 r
  core/be/n133 (net)                            5      29.4774              0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[46] (net)                29.4774              0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.4774              0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.4774     0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.4774   0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0327  -0.0022 @   0.4900 r d 
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.1685   0.0000   0.2766 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0471   0.2136     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (net)     4   9.9477     0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (bsg_dff_width_p415_0)   0.0000     0.4902 f
  core/be/be_calculator/commit_pkt_o[85] (net)          9.9477              0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (bsg_dff_width_p415_0)   0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (net)   9.9477           0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/D (DFFX1)   0.0471   0.0001 &   0.4902 f
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  clock reconvergence pessimism                                            -0.0048     0.2793
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)          0.0000     0.2793 r
  library hold time                                                         0.0132     0.2926
  data required time                                                                   0.2926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2926
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2392     0.2392
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0842   0.0000   0.2392 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0362   0.1761     0.4153 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.7577     0.0000     0.4153 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4153 r
  core/be/be_calculator/wb_pkt_o[62] (net)              3.7577              0.0000     0.4153 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4153 r
  core/be/wb_pkt[62] (net)                              3.7577              0.0000     0.4153 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0362    0.0000 &   0.4153 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0440    0.0764 @   0.4917 r
  core/be/n106 (net)                            5      28.4955              0.0000     0.4917 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.4917 r
  core/be/be_checker/wb_pkt_i[62] (net)                28.4955              0.0000     0.4917 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.4917 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.4955              0.0000     0.4917 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.4917 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.4955     0.0000     0.4917 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4917 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.4955   0.0000     0.4917 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0318  -0.0016 @   0.4900 r d 
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1804   0.0000     0.2967 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0524    0.2182     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2  12.3151       0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.5148 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)   12.3151              0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)  12.3151            0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0524   -0.0087 &   0.5062 f
  data arrival time                                                                    0.5062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  clock reconvergence pessimism                                            -0.0048     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.2955 r
  library hold time                                                         0.0129     0.3084
  data required time                                                                   0.3084
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3084
  data arrival time                                                                   -0.5062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2973     0.2973
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1880   0.0000   0.2973 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0588   0.2232   0.5205 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  15.1689   0.0000   0.5205 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5205 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  15.1689           0.0000     0.5205 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.5205 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         15.1689              0.0000     0.5205 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.5205 f
  core/be/dispatch_pkt[229] (net)                      15.1689              0.0000     0.5205 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.5205 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      15.1689              0.0000     0.5205 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5205 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  15.1689            0.0000     0.5205 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0588    0.0004 &   0.5208 f
  data arrival time                                                                    0.5208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  clock reconvergence pessimism                                            -0.0135     0.3129
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.3129 r
  library hold time                                                         0.0102     0.3231
  data required time                                                                   0.3231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3231
  data arrival time                                                                   -0.5208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0378   0.1771     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.3153     0.0000     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[46] (net)              4.3153              0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4154 r
  core/be/wb_pkt[46] (net)                              4.3153              0.0000     0.4154 r
  core/be/icc_place89/INP (NBUFFX8)                               0.0378    0.0000 &   0.4154 r
  core/be/icc_place89/Z (NBUFFX8)                                 0.0453    0.0768 @   0.4922 r
  core/be/n133 (net)                            5      29.4774              0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[46] (net)                29.4774              0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.4774              0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.4774     0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.4774   0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0329  -0.0028 @   0.4894 r d 
  data arrival time                                                                    0.4894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1804   0.0000   0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0656   0.2267     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  18.1674     0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.5235 f
  core/be/be_calculator/commit_pkt_o[65] (net)         18.1674              0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  18.1674           0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0656  -0.0044 &   0.5190 f
  data arrival time                                                                    0.5190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  clock reconvergence pessimism                                            -0.0048     0.3100
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.3100 r
  library hold time                                                         0.0112     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.5190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.1970   0.0000   0.3074 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0469   0.2159     0.5233 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (net)     4   9.8993     0.0000     0.5233 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (bsg_dff_width_p415_0)   0.0000     0.5233 f
  core/be/be_calculator/commit_pkt_o[82] (net)          9.8993              0.0000     0.5233 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (bsg_dff_width_p415_0)   0.0000     0.5233 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (net)   9.8993           0.0000     0.5233 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/D (DFFX1)   0.0469   0.0001 &   0.5233 f
  data arrival time                                                                    0.5233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  clock reconvergence pessimism                                            -0.0048     0.3100
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)          0.0000     0.3100 r
  library hold time                                                         0.0154     0.3254
  data required time                                                                   0.3254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3254
  data arrival time                                                                   -0.5233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2396     0.2396
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0842   0.0000   0.2396 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0364   0.1762     0.4158 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8314     0.0000     0.4158 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4158 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8314              0.0000     0.4158 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4158 r
  core/be/wb_pkt[49] (net)                              3.8314              0.0000     0.4158 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0364    0.0000 &   0.4158 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0443    0.0765 @   0.4923 r
  core/be/n80 (net)                             5      28.8492              0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[49] (net)                28.8492              0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.8492              0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.8492     0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.8492   0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0320  -0.0020 @   0.4903 r d 
  data arrival time                                                                    0.4903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)   0.1857   0.0000   0.2953 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/Q (DFFX1)   0.0708   0.2304     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (net)     3  20.4666     0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (bsg_dff_width_p415_0)   0.0000     0.5257 f
  core/be/be_calculator/commit_pkt_o[39] (net)         20.4666              0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (bsg_dff_width_p415_0)   0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (net)  20.4666           0.0000     0.5257 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/D (DFFX1)   0.0708  -0.0105 &   0.5152 f
  data arrival time                                                                    0.5152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3113     0.3113
  clock reconvergence pessimism                                            -0.0031     0.3082
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)          0.0000     0.3082 r
  library hold time                                                         0.0090     0.3171
  data required time                                                                   0.3171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3171
  data arrival time                                                                   -0.5152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)   0.1804   0.0000   0.2965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/Q (DFFX1)   0.0603   0.2234     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (net)     3  15.8042     0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (bsg_dff_width_p415_0)   0.0000     0.5199 f
  core/be/be_calculator/commit_pkt_o[67] (net)         15.8042              0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (bsg_dff_width_p415_0)   0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (net)  15.8042           0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/D (DFFX1)   0.0603   0.0005 &   0.5204 f
  data arrival time                                                                    0.5204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3098
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)          0.0000     0.3098 r
  library hold time                                                         0.0123     0.3221
  data required time                                                                   0.3221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3221
  data arrival time                                                                   -0.5204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1645   0.0000   0.3065 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0485   0.2142   0.5207 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2  10.5559   0.0000   0.5207 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5207 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)  10.5559            0.0000     0.5207 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5207 f
  core/be/be_checker/dispatch_pkt_o[21] (net)          10.5559              0.0000     0.5207 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5207 f
  core/be/dispatch_pkt[21] (net)                       10.5559              0.0000     0.5207 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5207 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)       10.5559              0.0000     0.5207 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5207 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)  10.5559           0.0000     0.5207 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0485  -0.0010 &   0.5196 f
  data arrival time                                                                    0.5196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3279     0.3279
  clock reconvergence pessimism                                            -0.0192     0.3087
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.3087 r
  library hold time                                                         0.0126     0.3213
  data required time                                                                   0.3213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3213
  data arrival time                                                                   -0.5196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1685   0.0000   0.2766 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0469   0.2134     0.4901 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4   9.8634     0.0000     0.4901 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.4901 f
  core/be/be_calculator/commit_pkt_o[97] (net)          9.8634              0.0000     0.4901 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.4901 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)   9.8634           0.0000     0.4901 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0469   0.0001 &   0.4902 f
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0048     0.2785
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.2785 r
  library hold time                                                         0.0133     0.2918
  data required time                                                                   0.2918
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2918
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2391     0.2391
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0842   0.0000   0.2391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0365   0.1763     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.8556     0.0000     0.4154 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.8556              0.0000     0.4154 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4154 r
  core/be/wb_pkt[52] (net)                              3.8556              0.0000     0.4154 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0365    0.0000 &   0.4154 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0439    0.0765 @   0.4919 r
  core/be/n105 (net)                            5      28.6103              0.0000     0.4919 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4919 r
  core/be/be_checker/wb_pkt_i[52] (net)                28.6103              0.0000     0.4919 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4919 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      28.6103              0.0000     0.4919 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4919 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  28.6103     0.0000     0.4919 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4919 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  28.6103   0.0000     0.4919 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0317  -0.0019 @   0.4900 r d 
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1804   0.0000     0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0466    0.2143     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   9.7543       0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.5109 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   9.7543            0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   9.7543            0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0466   -0.0024 &   0.5084 f
  data arrival time                                                                    0.5084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3005     0.3005
  clock reconvergence pessimism                                            -0.0048     0.2957
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.2957 r
  library hold time                                                         0.0142     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0365   0.1763     0.4140 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.8754     0.0000     0.4140 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4140 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.8754              0.0000     0.4140 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4140 r
  core/be/wb_pkt[61] (net)                              3.8754              0.0000     0.4140 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0365    0.0000 &   0.4140 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0443    0.0761 @   0.4901 r
  core/be/n107 (net)                            5      27.6561              0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[61] (net)                27.6561              0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      27.6561              0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  27.6561     0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  27.6561   0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0320   0.0000 @   0.4901 r d 
  data arrival time                                                                    0.4901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2454     0.2454
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_/CLK (DFFX1)       0.1564    0.0000     0.2454 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_/Q (DFFX1)         0.0419    0.1886     0.4341 r
  core/fe/pc_gen/pc_gen_stage_reg/data_o[5] (net)     2   5.8323            0.0000     0.4341 r
  core/fe/pc_gen/pc_gen_stage_reg/data_o[5] (bsg_dff_reset_width_p84_0)     0.0000     0.4341 r
  core/fe/pc_gen/pc_if1[5] (net)                        5.8323              0.0000     0.4341 r
  core/fe/pc_gen/pc_gen_stage_reg/data_i[47] (bsg_dff_reset_width_p84_0)    0.0000     0.4341 r
  core/fe/pc_gen/pc_gen_stage_reg/data_i[47] (net)      5.8323              0.0000     0.4341 r
  core/fe/pc_gen/pc_gen_stage_reg/U33/IN2 (AND2X1)                0.0419    0.0000 &   0.4341 r
  core/fe/pc_gen/pc_gen_stage_reg/U33/Q (AND2X1)                  0.0314    0.0556     0.4897 r
  core/fe/pc_gen/pc_gen_stage_reg/n96 (net)     1       2.9799              0.0000     0.4897 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_/D (DFFX1)        0.0314    0.0000 &   0.4897 r
  data arrival time                                                                    0.4897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                             0.0000     0.3161
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_/CLK (DFFX1)                0.0000     0.3161 r
  library hold time                                                        -0.0250     0.2912
  data required time                                                                   0.2912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2912
  data arrival time                                                                   -0.4897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2392     0.2392
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0842   0.0000   0.2392 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0362   0.1761     0.4153 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.7577     0.0000     0.4153 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4153 r
  core/be/be_calculator/wb_pkt_o[62] (net)              3.7577              0.0000     0.4153 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4153 r
  core/be/wb_pkt[62] (net)                              3.7577              0.0000     0.4153 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0362    0.0000 &   0.4153 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0440    0.0764 @   0.4917 r
  core/be/n106 (net)                            5      28.4955              0.0000     0.4917 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.4917 r
  core/be/be_checker/wb_pkt_i[62] (net)                28.4955              0.0000     0.4917 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.4917 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.4955              0.0000     0.4917 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.4917 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.4955     0.0000     0.4917 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4917 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.4955   0.0000     0.4917 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0318  -0.0015 @   0.4901 r d 
  data arrival time                                                                    0.4901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2775     0.2775
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1685   0.0000   0.2775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0474   0.2138     0.4913 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  10.0707     0.0000     0.4913 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.4913 f
  core/be/be_calculator/commit_pkt_o[101] (net)        10.0707              0.0000     0.4913 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.4913 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  10.0707           0.0000     0.4913 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0474   0.0001 &   0.4914 f
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  clock reconvergence pessimism                                            -0.0048     0.2795
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.2795 r
  library hold time                                                         0.0132     0.2927
  data required time                                                                   0.2927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2927
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0363   0.1761     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.7820     0.0000     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[47] (net)              3.7820              0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4144 r
  core/be/wb_pkt[47] (net)                              3.7820              0.0000     0.4144 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0363    0.0000 &   0.4144 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0439    0.0761 @   0.4905 r
  core/be/n76 (net)                             5      27.5538              0.0000     0.4905 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4905 r
  core/be/be_checker/wb_pkt_i[47] (net)                27.5538              0.0000     0.4905 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4905 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      27.5538              0.0000     0.4905 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4905 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  27.5538     0.0000     0.4905 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4905 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  27.5538   0.0000     0.4905 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0317   0.0006 @   0.4911 r d 
  data arrival time                                                                    0.4911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1970   0.0000   0.3071 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0488   0.2172     0.5243 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4  10.7382     0.0000     0.5243 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.5243 f
  core/be/be_calculator/commit_pkt_o[106] (net)        10.7382              0.0000     0.5243 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.5243 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)  10.7382           0.0000     0.5243 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0488  -0.0007 &   0.5236 f
  data arrival time                                                                    0.5236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  clock reconvergence pessimism                                            -0.0048     0.3098
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.3098 r
  library hold time                                                         0.0150     0.3248
  data required time                                                                   0.3248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3248
  data arrival time                                                                   -0.5236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1804   0.0000   0.2988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0491   0.2159     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3  10.8317     0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.5147 f
  core/be/be_calculator/calc_status_o[38] (net)        10.8317              0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)  10.8317           0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0491  -0.0009 &   0.5138 f
  data arrival time                                                                    0.5138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                         0.0137     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0842   0.0000   0.2399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0387   0.1777     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.6471     0.0000     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[55] (net)              4.6471              0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4176 r
  core/be/wb_pkt[55] (net)                              4.6471              0.0000     0.4176 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0387   -0.0011 &   0.4166 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0441    0.0768 @   0.4933 r
  core/be/n101 (net)                            5      27.9082              0.0000     0.4933 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4933 r
  core/be/be_checker/wb_pkt_i[55] (net)                27.9082              0.0000     0.4933 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4933 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.9082              0.0000     0.4933 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4933 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.9082     0.0000     0.4933 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4933 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.9082   0.0000     0.4933 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0320  -0.0021 @   0.4912 r d 
  data arrival time                                                                    0.4912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.1970   0.0000   0.3073 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0479   0.2165     0.5238 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4  10.3295     0.0000     0.5238 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.5238 f
  core/be/be_calculator/commit_pkt_o[104] (net)        10.3295              0.0000     0.5238 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.5238 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)  10.3295           0.0000     0.5238 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0479   0.0001 &   0.5240 f
  data arrival time                                                                    0.5240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  clock reconvergence pessimism                                            -0.0048     0.3099
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.3099 r
  library hold time                                                         0.0152     0.3251
  data required time                                                                   0.3251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3251
  data arrival time                                                                   -0.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2396     0.2396
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0842   0.0000   0.2396 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0364   0.1762     0.4158 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8314     0.0000     0.4158 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4158 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8314              0.0000     0.4158 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4158 r
  core/be/wb_pkt[49] (net)                              3.8314              0.0000     0.4158 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0364    0.0000 &   0.4158 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0443    0.0765 @   0.4923 r
  core/be/n80 (net)                             5      28.8492              0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[49] (net)                28.8492              0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.8492              0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.8492     0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.8492   0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0320  -0.0019 @   0.4904 r d 
  data arrival time                                                                    0.4904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1685   0.0000   0.2767 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0477   0.2140     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4  10.2307     0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.4907 f
  core/be/be_calculator/commit_pkt_o[89] (net)         10.2307              0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)  10.2307           0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0477   0.0001 &   0.4908 f
  data arrival time                                                                    0.4908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  clock reconvergence pessimism                                            -0.0048     0.2788
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.2788 r
  library hold time                                                         0.0131     0.2919
  data required time                                                                   0.2919
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2919
  data arrival time                                                                   -0.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0362   0.1761     0.4142 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.7652     0.0000     0.4142 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4142 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.7652              0.0000     0.4142 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4142 r
  core/be/wb_pkt[51] (net)                              3.7652              0.0000     0.4142 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0362    0.0000 &   0.4142 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0453    0.0768 @   0.4910 r
  core/be/n100 (net)                            5      30.6742              0.0000     0.4910 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4910 r
  core/be/be_checker/wb_pkt_i[51] (net)                30.6742              0.0000     0.4910 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4910 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      30.6742              0.0000     0.4910 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4910 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  30.6742     0.0000     0.4910 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4910 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  30.6742   0.0000     0.4910 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0328   0.0003 @   0.4913 r d 
  data arrival time                                                                    0.4913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2384     0.2384
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0842   0.0000   0.2384 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0363   0.1762     0.4146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.7875     0.0000     0.4146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4146 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.7875              0.0000     0.4146 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4146 r
  core/be/wb_pkt[59] (net)                              3.7875              0.0000     0.4146 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0363    0.0000 &   0.4146 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0435    0.0755 @   0.4901 r
  core/be/n104 (net)                            5      25.7757              0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[59] (net)                25.7757              0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      25.7757              0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  25.7757     0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  25.7757   0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0314   0.0012 @   0.4914 r d 
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1804   0.0000   0.2944 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0509   0.2172     0.5116 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  11.6466     0.0000     0.5116 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5116 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   11.6466              0.0000     0.5116 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5116 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  11.6466           0.0000     0.5116 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0509  -0.0043 &   0.5073 f
  data arrival time                                                                    0.5073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0048     0.2951
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.2951 r
  library hold time                                                         0.0132     0.3083
  data required time                                                                   0.3083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3083
  data arrival time                                                                   -0.5073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0363   0.1761     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.7820     0.0000     0.4144 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[47] (net)              3.7820              0.0000     0.4144 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4144 r
  core/be/wb_pkt[47] (net)                              3.7820              0.0000     0.4144 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0363    0.0000 &   0.4144 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0439    0.0761 @   0.4905 r
  core/be/n76 (net)                             5      27.5538              0.0000     0.4905 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4905 r
  core/be/be_checker/wb_pkt_i[47] (net)                27.5538              0.0000     0.4905 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4905 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      27.5538              0.0000     0.4905 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4905 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  27.5538     0.0000     0.4905 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4905 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  27.5538   0.0000     0.4905 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0318   0.0001 @   0.4906 r d 
  data arrival time                                                                    0.4906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)   0.1804   0.0000   0.2967 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/Q (DFFX1)   0.0655   0.2267     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (net)     3  18.1252     0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/commit_pkt_o[68] (net)         18.1252              0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (net)  18.1252           0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/D (DFFX1)   0.0655  -0.0043 &   0.5191 f
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  clock reconvergence pessimism                                            -0.0048     0.3088
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)          0.0000     0.3088 r
  library hold time                                                         0.0112     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1804   0.0000   0.2960 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0521   0.2180     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2  12.1580     0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5140 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)  12.1580             0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)  12.1580           0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0521  -0.0043 &   0.5097 f
  data arrival time                                                                    0.5097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3024     0.3024
  clock reconvergence pessimism                                            -0.0048     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0130     0.3106
  data required time                                                                   0.3106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3106
  data arrival time                                                                   -0.5097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1645   0.0000   0.3073 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0446   0.2115   0.5189 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   8.8469   0.0000   0.5189 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5189 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   8.8469            0.0000     0.5189 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.5189 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           8.8469              0.0000     0.5189 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.5189 f
  core/be/dispatch_pkt[27] (net)                        8.8469              0.0000     0.5189 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.5189 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        8.8469              0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   8.8469           0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0446  -0.0011 &   0.5178 f
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  clock reconvergence pessimism                                            -0.0192     0.3052
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.3052 r
  library hold time                                                         0.0135     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1804   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0461    0.2139     0.5105 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   9.5191      0.0000     0.5105 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5105 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   9.5191    0.0000     0.5105 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5105 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   9.5191           0.0000     0.5105 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0461  -0.0011 &   0.5095 f
  data arrival time                                                                    0.5095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  clock reconvergence pessimism                                            -0.0048     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2960 r
  library hold time                                                         0.0144     0.3103
  data required time                                                                   0.3103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3103
  data arrival time                                                                   -0.5095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2973     0.2973
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1880   0.0000   0.2973 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0734   0.2322   0.5295 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3  21.6467   0.0000   0.5295 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5295 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)  21.6467           0.0000     0.5295 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.5295 f
  core/be/be_checker/dispatch_pkt_o[232] (net)         21.6467              0.0000     0.5295 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.5295 f
  core/be/dispatch_pkt[228] (net)                      21.6467              0.0000     0.5295 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.5295 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)      21.6467              0.0000     0.5295 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.5295 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)  21.6467            0.0000     0.5295 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0734   -0.0050 &   0.5245 f
  data arrival time                                                                    0.5245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3155     0.3155
  clock reconvergence pessimism                                             0.0000     0.3155
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.3155 r
  library hold time                                                         0.0099     0.3254
  data required time                                                                   0.3254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3254
  data arrival time                                                                   -0.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0842   0.0000   0.2399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0410   0.1793     0.4192 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   5.4750     0.0000     0.4192 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4192 r
  core/be/be_calculator/wb_pkt_o[63] (net)              5.4750              0.0000     0.4192 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4192 r
  core/be/wb_pkt[63] (net)                              5.4750              0.0000     0.4192 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0410   -0.0032 &   0.4159 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0455    0.0777 @   0.4937 r
  core/be/n111 (net)                            5      29.9053              0.0000     0.4937 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.4937 r
  core/be/be_checker/wb_pkt_i[63] (net)                29.9053              0.0000     0.4937 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.4937 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.9053              0.0000     0.4937 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.4937 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.9053     0.0000     0.4937 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4937 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.9053   0.0000     0.4937 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0329  -0.0029 @   0.4907 r d 
  data arrival time                                                                    0.4907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2384     0.2384
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0842   0.0000   0.2384 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0363   0.1762     0.4146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.7875     0.0000     0.4146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4146 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.7875              0.0000     0.4146 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4146 r
  core/be/wb_pkt[59] (net)                              3.7875              0.0000     0.4146 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0363    0.0000 &   0.4146 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0435    0.0755 @   0.4901 r
  core/be/n104 (net)                            5      25.7757              0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4901 r
  core/be/be_checker/wb_pkt_i[59] (net)                25.7757              0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4901 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      25.7757              0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  25.7757     0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  25.7757   0.0000     0.4901 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0315   0.0008 @   0.4909 r d 
  data arrival time                                                                    0.4909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0842   0.0000   0.2398 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0363   0.1761     0.4160 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7770     0.0000     0.4160 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4160 r
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7770              0.0000     0.4160 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4160 r
  core/be/wb_pkt[53] (net)                              3.7770              0.0000     0.4160 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0363    0.0000 &   0.4160 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0436    0.0762 @   0.4922 r
  core/be/n98 (net)                             5      27.7115              0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[53] (net)                27.7115              0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.7115              0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.7115     0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.7115   0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0316  -0.0005 @   0.4917 r d 
  data arrival time                                                                    0.4917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1970   0.0000   0.3075 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0501   0.2180     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  11.2895     0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.5255 f
  core/be/be_calculator/commit_pkt_o[103] (net)        11.2895              0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  11.2895           0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0501  -0.0012 &   0.5243 f
  data arrival time                                                                    0.5243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3150     0.3150
  clock reconvergence pessimism                                            -0.0048     0.3102
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.3102 r
  library hold time                                                         0.0147     0.3248
  data required time                                                                   0.3248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3248
  data arrival time                                                                   -0.5243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0842   0.0000   0.2399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0410   0.1793     0.4192 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   5.4750     0.0000     0.4192 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4192 r
  core/be/be_calculator/wb_pkt_o[63] (net)              5.4750              0.0000     0.4192 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4192 r
  core/be/wb_pkt[63] (net)                              5.4750              0.0000     0.4192 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0410   -0.0032 &   0.4159 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0455    0.0777 @   0.4937 r
  core/be/n111 (net)                            5      29.9053              0.0000     0.4937 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.4937 r
  core/be/be_checker/wb_pkt_i[63] (net)                29.9053              0.0000     0.4937 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.4937 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.9053              0.0000     0.4937 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.4937 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.9053     0.0000     0.4937 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4937 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.9053   0.0000     0.4937 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0329  -0.0017 @   0.4919 r d 
  data arrival time                                                                    0.4919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.1760   0.0000   0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0492   0.2156     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (net)     3  10.8933     0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (bsg_dff_width_p415_0)   0.0000     0.5139 f
  core/be/be_calculator/commit_pkt_o[18] (net)         10.8933              0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (bsg_dff_width_p415_0)   0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (net)  10.8933           0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/D (DFFX1)   0.0492   0.0001 &   0.5141 f
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  clock reconvergence pessimism                                            -0.0048     0.3011
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)          0.0000     0.3011 r
  library hold time                                                         0.0133     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0368   0.1765     0.4151 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.9623     0.0000     0.4151 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4151 r
  core/be/be_calculator/wb_pkt_o[44] (net)              3.9623              0.0000     0.4151 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4151 r
  core/be/wb_pkt[44] (net)                              3.9623              0.0000     0.4151 r
  core/be/icc_place111/INP (NBUFFX8)                              0.0368    0.0000 &   0.4151 r
  core/be/icc_place111/Z (NBUFFX8)                                0.0442    0.0764 @   0.4915 r
  core/be/n187 (net)                            5      28.3120              0.0000     0.4915 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.4915 r
  core/be/be_checker/wb_pkt_i[44] (net)                28.3120              0.0000     0.4915 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.4915 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      28.3120              0.0000     0.4915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.4915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  28.3120     0.0000     0.4915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  28.3120   0.0000     0.4915 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0319   0.0005 @   0.4920 r d 
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1879   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0627   0.2255   0.5214 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3  16.8640   0.0000   0.5214 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5214 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)  16.8640           0.0000     0.5214 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.5214 f
  core/be/be_checker/dispatch_pkt_o[229] (net)         16.8640              0.0000     0.5214 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.5214 f
  core/be/dispatch_pkt[225] (net)                      16.8640              0.0000     0.5214 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.5214 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)      16.8640              0.0000     0.5214 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.5214 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)  16.8640            0.0000     0.5214 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0627    0.0006 &   0.5219 f
  data arrival time                                                                    0.5219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  clock reconvergence pessimism                                            -0.0135     0.3129
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.3129 r
  library hold time                                                         0.0093     0.3222
  data required time                                                                   0.3222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3222
  data arrival time                                                                   -0.5219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1970   0.0000   0.3070 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0482   0.2167     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)     4  10.4486     0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (bsg_dff_width_p415_0)   0.0000     0.5237 f
  core/be/be_calculator/commit_pkt_o[105] (net)        10.4486              0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (bsg_dff_width_p415_0)   0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (net)  10.4486           0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/D (DFFX1)   0.0482   0.0000 &   0.5237 f
  data arrival time                                                                    0.5237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  clock reconvergence pessimism                                            -0.0048     0.3088
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)          0.0000     0.3088 r
  library hold time                                                         0.0151     0.3239
  data required time                                                                   0.3239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3239
  data arrival time                                                                   -0.5237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0358   0.1759     0.4145 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.6239     0.0000     0.4145 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4145 r
  core/be/be_calculator/wb_pkt_o[43] (net)              3.6239              0.0000     0.4145 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4145 r
  core/be/wb_pkt[43] (net)                              3.6239              0.0000     0.4145 r
  core/be/icc_place88/INP (NBUFFX8)                               0.0358    0.0000 &   0.4145 r
  core/be/icc_place88/Z (NBUFFX8)                                 0.0453    0.0764 @   0.4909 r
  core/be/n132 (net)                            5      29.8979              0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[43] (net)                29.8979              0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      29.8979              0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  29.8979     0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  29.8979   0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0327   0.0012 @   0.4922 r d 
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1970   0.0000   0.3073 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0488   0.2172     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4  10.7445     0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.5245 f
  core/be/be_calculator/commit_pkt_o[93] (net)         10.7445              0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)  10.7445           0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0488   0.0001 &   0.5245 f
  data arrival time                                                                    0.5245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3097
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.3097 r
  library hold time                                                         0.0150     0.3247
  data required time                                                                   0.3247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3247
  data arrival time                                                                   -0.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1645   0.0000   0.3074 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0707   0.2285   0.5360 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  20.4283   0.0000   0.5360 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5360 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  20.4283             0.0000     0.5360 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.5360 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           20.4283              0.0000     0.5360 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.5360 f
  core/be/dispatch_pkt[1] (net)                        20.4283              0.0000     0.5360 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.5360 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        20.4283              0.0000     0.5360 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.5360 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  20.4283            0.0000     0.5360 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0707   -0.0100 &   0.5260 f
  data arrival time                                                                    0.5260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                             0.0000     0.3157
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3157 r
  library hold time                                                         0.0103     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0368   0.1765     0.4151 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.9623     0.0000     0.4151 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4151 r
  core/be/be_calculator/wb_pkt_o[44] (net)              3.9623              0.0000     0.4151 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4151 r
  core/be/wb_pkt[44] (net)                              3.9623              0.0000     0.4151 r
  core/be/icc_place111/INP (NBUFFX8)                              0.0368    0.0000 &   0.4151 r
  core/be/icc_place111/Z (NBUFFX8)                                0.0442    0.0764 @   0.4915 r
  core/be/n187 (net)                            5      28.3120              0.0000     0.4915 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.4915 r
  core/be/be_checker/wb_pkt_i[44] (net)                28.3120              0.0000     0.4915 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.4915 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      28.3120              0.0000     0.4915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.4915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  28.3120     0.0000     0.4915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  28.3120   0.0000     0.4915 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0320   0.0000 @   0.4915 r d 
  data arrival time                                                                    0.4915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0358   0.1759     0.4145 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.6239     0.0000     0.4145 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4145 r
  core/be/be_calculator/wb_pkt_o[43] (net)              3.6239              0.0000     0.4145 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4145 r
  core/be/wb_pkt[43] (net)                              3.6239              0.0000     0.4145 r
  core/be/icc_place88/INP (NBUFFX8)                               0.0358    0.0000 &   0.4145 r
  core/be/icc_place88/Z (NBUFFX8)                                 0.0453    0.0764 @   0.4909 r
  core/be/n132 (net)                            5      29.8979              0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4909 r
  core/be/be_checker/wb_pkt_i[43] (net)                29.8979              0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4909 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      29.8979              0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  29.8979     0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  29.8979   0.0000     0.4909 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0328   0.0007 @   0.4916 r d 
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0842   0.0000   0.2399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0387   0.1777     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.6471     0.0000     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[55] (net)              4.6471              0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4176 r
  core/be/wb_pkt[55] (net)                              4.6471              0.0000     0.4176 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0387   -0.0011 &   0.4166 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0441    0.0768 @   0.4933 r
  core/be/n101 (net)                            5      27.9082              0.0000     0.4933 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4933 r
  core/be/be_checker/wb_pkt_i[55] (net)                27.9082              0.0000     0.4933 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4933 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.9082              0.0000     0.4933 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4933 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.9082     0.0000     0.4933 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4933 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.9082   0.0000     0.4933 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0319  -0.0017 @   0.4917 r d 
  data arrival time                                                                    0.4917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1645   0.0000   0.3074 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0664   0.2259   0.5333 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2  18.5304   0.0000   0.5333 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5333 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)  18.5304             0.0000     0.5333 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5333 f
  core/be/be_checker/dispatch_pkt_o[4] (net)           18.5304              0.0000     0.5333 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5333 f
  core/be/dispatch_pkt[4] (net)                        18.5304              0.0000     0.5333 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5333 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)        18.5304              0.0000     0.5333 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5333 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)  18.5304            0.0000     0.5333 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0664   -0.0063 &   0.5271 f
  data arrival time                                                                    0.5271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  clock reconvergence pessimism                                             0.0000     0.3158
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.3158 r
  library hold time                                                         0.0111     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1804   0.0000   0.2927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0496   0.2163     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  11.0578     0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.5090 f
  core/be/be_calculator/commit_pkt_o[92] (net)         11.0578              0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  11.0578           0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0496   0.0001 &   0.5090 f
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0048     0.2952
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.2952 r
  library hold time                                                         0.0136     0.3087
  data required time                                                                   0.3087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3087
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0362   0.1761     0.4142 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.7652     0.0000     0.4142 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4142 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.7652              0.0000     0.4142 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4142 r
  core/be/wb_pkt[51] (net)                              3.7652              0.0000     0.4142 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0362    0.0000 &   0.4142 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0453    0.0768 @   0.4910 r
  core/be/n100 (net)                            5      30.6742              0.0000     0.4910 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4910 r
  core/be/be_checker/wb_pkt_i[51] (net)                30.6742              0.0000     0.4910 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4910 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      30.6742              0.0000     0.4910 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4910 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  30.6742     0.0000     0.4910 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4910 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  30.6742   0.0000     0.4910 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0328   0.0009 @   0.4919 r d 
  data arrival time                                                                    0.4919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1873   0.0000   0.2927 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0448   0.1931   0.4858 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2   6.9205   0.0000   0.4858 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4858 r
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)   6.9205            0.0000     0.4858 r
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.4858 r
  core/be/be_checker/dispatch_pkt_o[12] (net)           6.9205              0.0000     0.4858 r
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.4858 r
  core/be/dispatch_pkt[12] (net)                        6.9205              0.0000     0.4858 r
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.4858 r
  core/be/be_calculator/dispatch_pkt_i[12] (net)        6.9205              0.0000     0.4858 r
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.4858 r
  core/be/be_calculator/reservation_reg/data_i[12] (net)   6.9205           0.0000     0.4858 r
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0448  -0.0005 &   0.4853 r
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  clock reconvergence pessimism                                            -0.0135     0.3136
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.3136 r
  library hold time                                                        -0.0287     0.2849
  data required time                                                                   0.2849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2849
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0366   0.1764     0.4150 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.9021     0.0000     0.4150 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4150 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.9021              0.0000     0.4150 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4150 r
  core/be/wb_pkt[41] (net)                              3.9021              0.0000     0.4150 r
  core/be/icc_place77/INP (NBUFFX8)                               0.0366    0.0000 &   0.4150 r
  core/be/icc_place77/Z (NBUFFX8)                                 0.0462    0.0773 @   0.4923 r
  core/be/n121 (net)                            5      32.6195              0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[41] (net)                32.6195              0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.6195              0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.6195     0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.6195   0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0334   0.0006 @   0.4929 r d 
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0842   0.0000   0.2398 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0363   0.1761     0.4160 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7770     0.0000     0.4160 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4160 r
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7770              0.0000     0.4160 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4160 r
  core/be/wb_pkt[53] (net)                              3.7770              0.0000     0.4160 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0363    0.0000 &   0.4160 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0436    0.0762 @   0.4922 r
  core/be/n98 (net)                             5      27.7115              0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4922 r
  core/be/be_checker/wb_pkt_i[53] (net)                27.7115              0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4922 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.7115              0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.7115     0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.7115   0.0000     0.4922 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0315   0.0000 @   0.4922 r d 
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1857   0.0000   0.2931 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0495   0.2167     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4  11.0315     0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.5098 f
  core/be/be_calculator/commit_pkt_o[84] (net)         11.0315              0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)  11.0315           0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0495   0.0001 &   0.5098 f
  data arrival time                                                                    0.5098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0048     0.2953
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.2953 r
  library hold time                                                         0.0140     0.3092
  data required time                                                                   0.3092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3092
  data arrival time                                                                   -0.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0842   0.0000   0.2403 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0373   0.1768     0.4171 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.1517     0.0000     0.4171 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4171 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.1517              0.0000     0.4171 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4171 r
  core/be/wb_pkt[60] (net)                              4.1517              0.0000     0.4171 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0373    0.0000 &   0.4172 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0463    0.0772 @   0.4944 r
  core/be/n109 (net)                            5      31.6421              0.0000     0.4944 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4944 r
  core/be/be_checker/wb_pkt_i[60] (net)                31.6421              0.0000     0.4944 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4944 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      31.6421              0.0000     0.4944 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4944 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  31.6421     0.0000     0.4944 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4944 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  31.6421   0.0000     0.4944 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0336  -0.0013 @   0.4930 r d 
  data arrival time                                                                    0.4930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2905     0.2905
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1857   0.0000   0.2905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0499   0.2169     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  11.2104     0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5074 f
  core/be/be_calculator/commit_pkt_o[95] (net)         11.2104              0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  11.2104           0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0499  -0.0007 &   0.5067 f
  data arrival time                                                                    0.5067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  clock reconvergence pessimism                                            -0.0048     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.2920 r
  library hold time                                                         0.0139     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.5067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1685   0.0000   0.2763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0497   0.2153     0.4917 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4  11.1103     0.0000     0.4917 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.4917 f
  core/be/be_calculator/commit_pkt_o[75] (net)         11.1103              0.0000     0.4917 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.4917 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)  11.1103           0.0000     0.4917 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0497   0.0001 &   0.4918 f
  data arrival time                                                                    0.4918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2831     0.2831
  clock reconvergence pessimism                                            -0.0048     0.2784
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.2784 r
  library hold time                                                         0.0126     0.2910
  data required time                                                                   0.2910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2910
  data arrival time                                                                   -0.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0366   0.1764     0.4150 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.9021     0.0000     0.4150 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4150 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.9021              0.0000     0.4150 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4150 r
  core/be/wb_pkt[41] (net)                              3.9021              0.0000     0.4150 r
  core/be/icc_place77/INP (NBUFFX8)                               0.0366    0.0000 &   0.4150 r
  core/be/icc_place77/Z (NBUFFX8)                                 0.0462    0.0773 @   0.4923 r
  core/be/n121 (net)                            5      32.6195              0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4923 r
  core/be/be_checker/wb_pkt_i[41] (net)                32.6195              0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4923 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.6195              0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.6195     0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.6195   0.0000     0.4923 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0335   0.0001 @   0.4924 r d 
  data arrival time                                                                    0.4924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1880   0.0000   0.2979 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0520   0.2186   0.5165 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  12.1525   0.0000   0.5165 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5165 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  12.1525           0.0000     0.5165 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.5165 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         12.1525              0.0000     0.5165 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.5165 f
  core/be/dispatch_pkt[219] (net)                      12.1525              0.0000     0.5165 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.5165 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      12.1525              0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  12.1525            0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0520   -0.0018 &   0.5147 f
  data arrival time                                                                    0.5147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3155     0.3155
  clock reconvergence pessimism                                            -0.0153     0.3003
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.3003 r
  library hold time                                                         0.0136     0.3138
  data required time                                                                   0.3138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3138
  data arrival time                                                                   -0.5147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2897     0.2897
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1857   0.0000   0.2897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0537   0.2195     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (net)     4  12.8904     0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (bsg_dff_width_p415_0)   0.0000     0.5092 f
  core/be/be_calculator/commit_pkt_o[79] (net)         12.8904              0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (bsg_dff_width_p415_0)   0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (net)  12.8904           0.0000     0.5092 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/D (DFFX1)   0.0537   0.0002 &   0.5094 f
  data arrival time                                                                    0.5094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0048     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)          0.0000     0.2954 r
  library hold time                                                         0.0130     0.3084
  data required time                                                                   0.3084
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3084
  data arrival time                                                                   -0.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1760   0.0000   0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0503   0.2164     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  11.3906     0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.5147 f
  core/be/be_calculator/commit_pkt_o[24] (net)         11.3906              0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  11.3906           0.0000     0.5147 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0503   0.0001 &   0.5148 f
  data arrival time                                                                    0.5148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  clock reconvergence pessimism                                            -0.0048     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3007 r
  library hold time                                                         0.0130     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.5148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2897     0.2897
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1857   0.0000   0.2897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0504   0.2173     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  11.4152     0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.5070 f
  core/be/be_calculator/commit_pkt_o[81] (net)         11.4152              0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  11.4152           0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0504   0.0000 &   0.5070 f
  data arrival time                                                                    0.5070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  clock reconvergence pessimism                                            -0.0048     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.2920 r
  library hold time                                                         0.0138     0.3058
  data required time                                                                   0.3058
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3058
  data arrival time                                                                   -0.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2776     0.2776
  core/be/be_calculator/comp_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1612   0.0000    0.2776 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0333    0.2025     0.4800 f
  core/be/be_calculator/comp_stage_reg/data_o[65] (net)     1   3.9199      0.0000     0.4800 f
  core/be/be_calculator/comp_stage_reg/data_o[65] (bsg_dff_width_p320_0)    0.0000     0.4800 f
  core/be/be_calculator/comp_stage_r_1__1_ (net)        3.9199              0.0000     0.4800 f
  core/be/be_calculator/comp_stage_mux/data0_i[129] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4800 f
  core/be/be_calculator/comp_stage_mux/data0_i[129] (net)   3.9199          0.0000     0.4800 f
  core/be/be_calculator/comp_stage_mux/U2/INP (NBUFFX2)           0.0333    0.0001 &   0.4801 f
  core/be/be_calculator/comp_stage_mux/U2/Z (NBUFFX2)             0.0253    0.0491     0.5292 f
  core/be/be_calculator/comp_stage_mux/data_o[129] (net)     3   6.2997     0.0000     0.5292 f
  core/be/be_calculator/comp_stage_mux/data_o[129] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5292 f
  core/be/be_calculator/comp_stage_n[65] (net)          6.2997              0.0000     0.5292 f
  core/be/be_calculator/comp_stage_reg/data_i[129] (bsg_dff_width_p320_0)   0.0000     0.5292 f
  core/be/be_calculator/comp_stage_reg/data_i[129] (net)   6.2997           0.0000     0.5292 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_129_/D (DFFX1)   0.0253   0.0000 &   0.5293 f
  data arrival time                                                                    0.5293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0049     0.3060
  core/be/be_calculator/comp_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3060 r
  library hold time                                                         0.0219     0.3279
  data required time                                                                   0.3279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3279
  data arrival time                                                                   -0.5293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1645   0.0000   0.3079 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0508   0.2157   0.5236 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2  11.5721   0.0000   0.5236 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5236 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)  11.5721            0.0000     0.5236 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.5236 f
  core/be/be_checker/dispatch_pkt_o[17] (net)          11.5721              0.0000     0.5236 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.5236 f
  core/be/dispatch_pkt[17] (net)                       11.5721              0.0000     0.5236 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.5236 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)       11.5721              0.0000     0.5236 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.5236 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)  11.5721           0.0000     0.5236 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0508  -0.0020 &   0.5216 f
  data arrival time                                                                    0.5216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                         0.0121     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.5216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2905     0.2905
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1857   0.0000   0.2905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0485   0.2160     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  10.5654     0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.5065 f
  core/be/be_calculator/commit_pkt_o[98] (net)         10.5654              0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  10.5654           0.0000     0.5065 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0485   0.0002 &   0.5066 f
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2957     0.2957
  clock reconvergence pessimism                                            -0.0048     0.2909
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.2909 r
  library hold time                                                         0.0142     0.3051
  data required time                                                                   0.3051
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3051
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0842   0.0000   0.2403 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0373   0.1768     0.4171 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.1517     0.0000     0.4171 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4171 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.1517              0.0000     0.4171 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4171 r
  core/be/wb_pkt[60] (net)                              4.1517              0.0000     0.4171 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0373    0.0000 &   0.4172 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0463    0.0772 @   0.4944 r
  core/be/n109 (net)                            5      31.6421              0.0000     0.4944 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4944 r
  core/be/be_checker/wb_pkt_i[60] (net)                31.6421              0.0000     0.4944 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4944 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      31.6421              0.0000     0.4944 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4944 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  31.6421     0.0000     0.4944 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4944 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  31.6421   0.0000     0.4944 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0335  -0.0008 @   0.4936 r d 
  data arrival time                                                                    0.4936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)   0.1857   0.0000   0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/Q (DFFX1)   0.0651   0.2268     0.5224 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (net)     3  17.9231     0.0000     0.5224 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (bsg_dff_width_p415_0)   0.0000     0.5224 f
  core/be/be_calculator/commit_pkt_o[35] (net)         17.9231              0.0000     0.5224 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (bsg_dff_width_p415_0)   0.0000     0.5224 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (net)  17.9231           0.0000     0.5224 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/D (DFFX1)   0.0651  -0.0023 &   0.5201 f
  data arrival time                                                                    0.5201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3112     0.3112
  clock reconvergence pessimism                                            -0.0031     0.3081
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                         0.0099     0.3180
  data required time                                                                   0.3180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3180
  data arrival time                                                                   -0.5201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)   0.1804   0.0000   0.2967 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)   0.0658   0.2268     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)     3  18.2547     0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (bsg_dff_width_p415_0)   0.0000     0.5235 f
  core/be/be_calculator/commit_pkt_o[66] (net)         18.2547              0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (bsg_dff_width_p415_0)   0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (net)  18.2547           0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)   0.0658  -0.0003 &   0.5232 f
  data arrival time                                                                    0.5232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)          0.0000     0.3096 r
  library hold time                                                         0.0112     0.3208
  data required time                                                                   0.3208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3208
  data arrival time                                                                   -0.5232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1857   0.0000   0.2910 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0512   0.2178     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  11.7921     0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.5088 f
  core/be/be_calculator/commit_pkt_o[71] (net)         11.7921              0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  11.7921           0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0512   0.0001 &   0.5089 f
  data arrival time                                                                    0.5089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  clock reconvergence pessimism                                            -0.0048     0.2929
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.2929 r
  library hold time                                                         0.0136     0.3065
  data required time                                                                   0.3065
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3065
  data arrival time                                                                   -0.5089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2374     0.2374
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0842   0.0000   0.2374 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0411   0.1793     0.4167 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   5.5005     0.0000     0.4167 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4167 r
  core/be/be_calculator/wb_pkt_o[54] (net)              5.5005              0.0000     0.4167 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4167 r
  core/be/wb_pkt[54] (net)                              5.5005              0.0000     0.4167 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0411    0.0001 &   0.4168 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0459    0.0785 @   0.4953 r
  core/be/n103 (net)                            5      32.5460              0.0000     0.4953 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4953 r
  core/be/be_checker/wb_pkt_i[54] (net)                32.5460              0.0000     0.4953 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4953 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      32.5460              0.0000     0.4953 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4953 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  32.5460     0.0000     0.4953 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4953 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  32.5460   0.0000     0.4953 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0331  -0.0004 @   0.4949 r d 
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2957     0.2957
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1879   0.0000   0.2957 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0807   0.2367   0.5324 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3  24.8549   0.0000   0.5324 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5324 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  24.8549           0.0000     0.5324 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.5324 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         24.8549              0.0000     0.5324 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.5324 f
  core/be/dispatch_pkt[226] (net)                      24.8549              0.0000     0.5324 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.5324 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      24.8549              0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  24.8549            0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0807   -0.0057 &   0.5267 f
  data arrival time                                                                    0.5267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3155     0.3155
  clock reconvergence pessimism                                             0.0000     0.3155
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3155 r
  library hold time                                                         0.0086     0.3241
  data required time                                                                   0.3241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3241
  data arrival time                                                                   -0.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2906     0.2906
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1857   0.0000   0.2906 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0504   0.2173     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  11.4383     0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.5079 f
  core/be/be_calculator/commit_pkt_o[94] (net)         11.4383              0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  11.4383           0.0000     0.5079 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0504   0.0001 &   0.5080 f
  data arrival time                                                                    0.5080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2963     0.2963
  clock reconvergence pessimism                                            -0.0048     0.2915
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.2915 r
  library hold time                                                         0.0138     0.3052
  data required time                                                                   0.3052
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3052
  data arrival time                                                                   -0.5080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/CLK (DFFX1)   0.1645   0.0000   0.3073 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/Q (DFFX1)   0.0559   0.2192   0.5265 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (net)     2  13.8448   0.0000   0.5265 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5265 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (net)  13.8448             0.0000     0.5265 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (bp_be_scheduler_02_0)     0.0000     0.5265 f
  core/be/be_checker/dispatch_pkt_o[0] (net)           13.8448              0.0000     0.5265 f
  core/be/be_checker/dispatch_pkt_o[0] (bp_be_checker_top_02_0)             0.0000     0.5265 f
  core/be/dispatch_pkt[0] (net)                        13.8448              0.0000     0.5265 f
  core/be/be_calculator/dispatch_pkt_i[0] (bp_be_calculator_top_02_0)       0.0000     0.5265 f
  core/be/be_calculator/dispatch_pkt_i[0] (net)        13.8448              0.0000     0.5265 f
  core/be/be_calculator/reservation_reg/data_i[0] (bsg_dff_width_p295_0)    0.0000     0.5265 f
  core/be/be_calculator/reservation_reg/data_i[0] (net)  13.8448            0.0000     0.5265 f
  core/be/be_calculator/reservation_reg/data_r_reg_0_/D (DFFX1)   0.0559   -0.0048 &   0.5217 f
  data arrival time                                                                    0.5217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3081 r
  library hold time                                                         0.0109     0.3190
  data required time                                                                   0.3190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3190
  data arrival time                                                                   -0.5217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)   0.1767   0.0000   0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/Q (DFFX1)   0.0529   0.2182     0.5173 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (net)     3  12.5379     0.0000     0.5173 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (bsg_dff_width_p415_0)   0.0000     0.5173 f
  core/be/be_calculator/commit_pkt_o[17] (net)         12.5379              0.0000     0.5173 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (bsg_dff_width_p415_0)   0.0000     0.5173 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (net)  12.5379           0.0000     0.5173 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/D (DFFX1)   0.0529  -0.0007 &   0.5166 f
  data arrival time                                                                    0.5166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)          0.0000     0.3013 r
  library hold time                                                         0.0124     0.3138
  data required time                                                                   0.3138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3138
  data arrival time                                                                   -0.5166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1857   0.0000   0.2945 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0480   0.2157     0.5101 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  10.3714     0.0000     0.5101 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.5101 f
  core/be/be_calculator/commit_pkt_o[83] (net)         10.3714              0.0000     0.5101 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.5101 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  10.3714           0.0000     0.5101 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0480   0.0000 &   0.5102 f
  data arrival time                                                                    0.5102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  clock reconvergence pessimism                                            -0.0048     0.2930
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.2930 r
  library hold time                                                         0.0143     0.3073
  data required time                                                                   0.3073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3073
  data arrival time                                                                   -0.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2776     0.2776
  core/be/be_calculator/comp_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1612   0.0000    0.2776 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0339    0.2030     0.4806 f
  core/be/be_calculator/comp_stage_reg/data_o[82] (net)     1   4.1921      0.0000     0.4806 f
  core/be/be_calculator/comp_stage_reg/data_o[82] (bsg_dff_width_p320_0)    0.0000     0.4806 f
  core/be/be_calculator/comp_stage_r_1__18_ (net)       4.1921              0.0000     0.4806 f
  core/be/be_calculator/comp_stage_mux/data0_i[146] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4806 f
  core/be/be_calculator/comp_stage_mux/data0_i[146] (net)   4.1921          0.0000     0.4806 f
  core/be/be_calculator/comp_stage_mux/U19/INP (NBUFFX2)          0.0339    0.0001 &   0.4807 f
  core/be/be_calculator/comp_stage_mux/U19/Z (NBUFFX2)            0.0262    0.0499     0.5306 f
  core/be/be_calculator/comp_stage_mux/data_o[146] (net)     3   6.9290     0.0000     0.5306 f
  core/be/be_calculator/comp_stage_mux/data_o[146] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5306 f
  core/be/be_calculator/comp_stage_n[82] (net)          6.9290              0.0000     0.5306 f
  core/be/be_calculator/comp_stage_reg/data_i[146] (bsg_dff_width_p320_0)   0.0000     0.5306 f
  core/be/be_calculator/comp_stage_reg/data_i[146] (net)   6.9290           0.0000     0.5306 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_146_/D (DFFX1)   0.0262   0.0001 &   0.5307 f
  data arrival time                                                                    0.5307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0049     0.3060
  core/be/be_calculator/comp_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3060 r
  library hold time                                                         0.0217     0.3277
  data required time                                                                   0.3277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3277
  data arrival time                                                                   -0.5307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2374     0.2374
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0842   0.0000   0.2374 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0411   0.1793     0.4167 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   5.5005     0.0000     0.4167 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4167 r
  core/be/be_calculator/wb_pkt_o[54] (net)              5.5005              0.0000     0.4167 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4167 r
  core/be/wb_pkt[54] (net)                              5.5005              0.0000     0.4167 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0411    0.0001 &   0.4168 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0459    0.0785 @   0.4953 r
  core/be/n103 (net)                            5      32.5460              0.0000     0.4953 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4953 r
  core/be/be_checker/wb_pkt_i[54] (net)                32.5460              0.0000     0.4953 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4953 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      32.5460              0.0000     0.4953 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4953 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  32.5460     0.0000     0.4953 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4953 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  32.5460   0.0000     0.4953 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0331  -0.0007 @   0.4946 r d 
  data arrival time                                                                    0.4946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2906     0.2906
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.1857   0.0000   0.2906 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0524   0.2186     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)     4  12.3200     0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (bsg_dff_width_p415_0)   0.0000     0.5093 f
  core/be/be_calculator/commit_pkt_o[87] (net)         12.3200              0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (bsg_dff_width_p415_0)   0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (net)  12.3200           0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/D (DFFX1)   0.0524  -0.0009 &   0.5084 f
  data arrival time                                                                    0.5084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  clock reconvergence pessimism                                            -0.0048     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)          0.0000     0.2920 r
  library hold time                                                         0.0133     0.3053
  data required time                                                                   0.3053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3053
  data arrival time                                                                   -0.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2899     0.2899
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1857   0.0000   0.2899 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0528   0.2189     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  12.5035     0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.5088 f
  core/be/be_calculator/commit_pkt_o[96] (net)         12.5035              0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  12.5035           0.0000     0.5088 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0528  -0.0007 &   0.5082 f
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  clock reconvergence pessimism                                            -0.0048     0.2918
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.2918 r
  library hold time                                                         0.0132     0.3050
  data required time                                                                   0.3050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3050
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1880   0.0000    0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0330    0.1852     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.5985      0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.4840 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.5985              0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.5985            0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0330    0.0000 &   0.4840 r
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                             0.0000     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3062 r
  library hold time                                                        -0.0253     0.2808
  data required time                                                                   0.2808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2808
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.0855   0.0000   0.2413 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0910   0.2311     0.4724 f
  core/be/be_calculator/comp_stage_reg/data_o[200] (net)     4  29.3450     0.0000     0.4724 f
  core/be/be_calculator/comp_stage_reg/data_o[200] (bsg_dff_width_p320_0)   0.0000     0.4724 f
  core/be/be_calculator/wb_pkt_o[8] (net)              29.3450              0.0000     0.4724 f
  core/be/be_calculator/wb_pkt_o[8] (bp_be_calculator_top_02_0)             0.0000     0.4724 f
  core/be/wb_pkt[8] (net)                              29.3450              0.0000     0.4724 f
  core/be/be_checker/wb_pkt_i[8] (bp_be_checker_top_02_0)                   0.0000     0.4724 f
  core/be/be_checker/wb_pkt_i[8] (net)                 29.3450              0.0000     0.4724 f
  core/be/be_checker/scheduler/wb_pkt_i[8] (bp_be_scheduler_02_0)           0.0000     0.4724 f
  core/be/be_checker/scheduler/wb_pkt_i[8] (net)       29.3450              0.0000     0.4724 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (bp_be_regfile_02_0)   0.0000   0.4724 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (net)  29.3450      0.0000     0.4724 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[8] (bsg_dff_width_p68_0)   0.0000   0.4724 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[8] (net)  29.3450   0.0000   0.4724 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_8_/D (DFFX1)   0.0910  -0.0301 &   0.4422 f
  data arrival time                                                                    0.4422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2474     0.2474
  clock reconvergence pessimism                                            -0.0049     0.2425
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2425 r
  library hold time                                                        -0.0035     0.2390
  data required time                                                                   0.2390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2390
  data arrival time                                                                   -0.4422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)   0.1804   0.0000   0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/Q (DFFX1)   0.0662   0.2271     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (net)     3  18.4235     0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (bsg_dff_width_p415_0)   0.0000     0.5259 f
  core/be/be_calculator/commit_pkt_o[64] (net)         18.4235              0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (bsg_dff_width_p415_0)   0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (net)  18.4235           0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/D (DFFX1)   0.0662  -0.0013 &   0.5247 f
  data arrival time                                                                    0.5247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3149     0.3149
  clock reconvergence pessimism                                            -0.0048     0.3101
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)          0.0000     0.3101 r
  library hold time                                                         0.0111     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.5247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1793   0.0000   0.3053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0528   0.2183     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  12.4752     0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.5237 f
  core/be/be_calculator/commit_pkt_o[77] (net)         12.4752              0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  12.4752           0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0528   0.0001 &   0.5237 f
  data arrival time                                                                    0.5237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3127     0.3127
  clock reconvergence pessimism                                            -0.0052     0.3075
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.3075 r
  library hold time                                                         0.0127     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.5237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1643   0.0000   0.3058 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0530   0.2173   0.5231 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2  12.5783   0.0000   0.5231 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5231 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)  12.5783            0.0000     0.5231 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5231 f
  core/be/be_checker/dispatch_pkt_o[10] (net)          12.5783              0.0000     0.5231 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5231 f
  core/be/dispatch_pkt[10] (net)                       12.5783              0.0000     0.5231 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5231 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)       12.5783              0.0000     0.5231 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5231 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)  12.5783           0.0000     0.5231 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0530   0.0004 &   0.5235 f
  data arrival time                                                                    0.5235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0192     0.3080
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3080 r
  library hold time                                                         0.0115     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.5235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2412     0.2412
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0842   0.0000   0.2412 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0379   0.1772   0.4184 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   4.3750   0.0000   0.4184 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4184 r
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   4.3750            0.0000     0.4184 r
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.4184 r
  core/be/be_checker/dispatch_pkt_o[61] (net)           4.3750              0.0000     0.4184 r
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.4184 r
  core/be/dispatch_pkt[61] (net)                        4.3750              0.0000     0.4184 r
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.4184 r
  core/be/be_calculator/dispatch_pkt_i[61] (net)        4.3750              0.0000     0.4184 r
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.4184 r
  core/be/be_calculator/reservation_reg/data_i[61] (net)   4.3750           0.0000     0.4184 r
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0379   0.0000 &   0.4184 r
  data arrival time                                                                    0.4184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2473     0.2473
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.2424 r
  library hold time                                                        -0.0280     0.2144
  data required time                                                                   0.2144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2144
  data arrival time                                                                   -0.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0319   0.1917     0.4298 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.2408     0.0000     0.4298 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4298 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.2408              0.0000     0.4298 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4298 f
  core/be/wb_pkt[48] (net)                              3.2408              0.0000     0.4298 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0319    0.0000 &   0.4299 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0404    0.0717 @   0.5016 f
  core/be/n87 (net)                             5      31.3346              0.0000     0.5016 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5016 f
  core/be/be_checker/wb_pkt_i[48] (net)                31.3346              0.0000     0.5016 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5016 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      31.3346              0.0000     0.5016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  31.3346     0.0000     0.5016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  31.3346   0.0000     0.5016 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0292  -0.0059 @   0.4956 f d 
  data arrival time                                                                    0.4956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0842   0.0000   0.2408 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0379   0.1772   0.4180 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   4.3752   0.0000   0.4180 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4180 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   4.3752            0.0000     0.4180 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.4180 r
  core/be/be_checker/dispatch_pkt_o[50] (net)           4.3752              0.0000     0.4180 r
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.4180 r
  core/be/dispatch_pkt[50] (net)                        4.3752              0.0000     0.4180 r
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.4180 r
  core/be/be_calculator/dispatch_pkt_i[50] (net)        4.3752              0.0000     0.4180 r
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.4180 r
  core/be/be_calculator/reservation_reg/data_i[50] (net)   4.3752           0.0000     0.4180 r
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0379   0.0000 &   0.4180 r
  data arrival time                                                                    0.4180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                        -0.0280     0.2140
  data required time                                                                   0.2140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2140
  data arrival time                                                                   -0.4180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: clint/resp_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2379     0.2379
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                        0.1380    0.0000     0.2379 r
  clint/resp_buffer/head_r_reg/QN (DFFX1)                         0.0468    0.1411     0.3790 f
  clint/resp_buffer/n10 (net)                   1       2.8173              0.0000     0.3790 f
  clint/resp_buffer/U11/IN4 (OA221X1)                             0.0468    0.0000 &   0.3791 f
  clint/resp_buffer/U11/Q (OA221X1)                               0.0350    0.0785     0.4576 f
  clint/resp_buffer/n14 (net)                   1       2.3716              0.0000     0.4576 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0350    0.0000 &   0.4576 f
  data arrival time                                                                    0.4576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2526     0.2526
  clock reconvergence pessimism                                            -0.0130     0.2396
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.2396 r
  library hold time                                                         0.0139     0.2535
  data required time                                                                   0.2535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2535
  data arrival time                                                                   -0.4576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1857   0.0000   0.2910 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0527   0.2189     0.5099 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  12.4696     0.0000     0.5099 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.5099 f
  core/be/be_calculator/commit_pkt_o[72] (net)         12.4696              0.0000     0.5099 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.5099 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  12.4696           0.0000     0.5099 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0527   0.0002 &   0.5101 f
  data arrival time                                                                    0.5101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  clock reconvergence pessimism                                            -0.0048     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.2927 r
  library hold time                                                         0.0132     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.5101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0319   0.1917     0.4303 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.2659     0.0000     0.4303 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4303 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.2659              0.0000     0.4303 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4303 f
  core/be/wb_pkt[45] (net)                              3.2659              0.0000     0.4303 f
  core/be/icc_place28/INP (NBUFFX8)                               0.0319    0.0000 &   0.4303 f
  core/be/icc_place28/Z (NBUFFX8)                                 0.0414    0.0720 @   0.5023 f
  core/be/n72 (net)                             5      32.8037              0.0000     0.5023 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5023 f
  core/be/be_checker/wb_pkt_i[45] (net)                32.8037              0.0000     0.5023 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5023 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      32.8037              0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  32.8037     0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  32.8037   0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0300  -0.0056 @   0.4966 f d 
  data arrival time                                                                    0.4966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0842   0.0000   0.2408 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0381   0.1774   0.4182 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   4.4491   0.0000   0.4182 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4182 r
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   4.4491            0.0000     0.4182 r
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.4182 r
  core/be/be_checker/dispatch_pkt_o[60] (net)           4.4491              0.0000     0.4182 r
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.4182 r
  core/be/dispatch_pkt[60] (net)                        4.4491              0.0000     0.4182 r
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.4182 r
  core/be/be_calculator/dispatch_pkt_i[60] (net)        4.4491              0.0000     0.4182 r
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.4182 r
  core/be/be_calculator/reservation_reg/data_i[60] (net)   4.4491           0.0000     0.4182 r
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0381   0.0000 &   0.4182 r
  data arrival time                                                                    0.4182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                        -0.0281     0.2139
  data required time                                                                   0.2139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2139
  data arrival time                                                                   -0.4182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0842   0.0000   0.2410 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0382   0.1774   0.4184 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   4.4618   0.0000   0.4184 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4184 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   4.4618            0.0000     0.4184 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.4184 r
  core/be/be_checker/dispatch_pkt_o[52] (net)           4.4618              0.0000     0.4184 r
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.4184 r
  core/be/dispatch_pkt[52] (net)                        4.4618              0.0000     0.4184 r
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.4184 r
  core/be/be_calculator/dispatch_pkt_i[52] (net)        4.4618              0.0000     0.4184 r
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.4184 r
  core/be/be_calculator/reservation_reg/data_i[52] (net)   4.4618           0.0000     0.4184 r
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0382   0.0000 &   0.4184 r
  data arrival time                                                                    0.4184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2470     0.2470
  clock reconvergence pessimism                                            -0.0049     0.2421
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2421 r
  library hold time                                                        -0.0281     0.2140
  data required time                                                                   0.2140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2140
  data arrival time                                                                   -0.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0319   0.1917     0.4303 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.2659     0.0000     0.4303 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4303 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.2659              0.0000     0.4303 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4303 f
  core/be/wb_pkt[45] (net)                              3.2659              0.0000     0.4303 f
  core/be/icc_place28/INP (NBUFFX8)                               0.0319    0.0000 &   0.4303 f
  core/be/icc_place28/Z (NBUFFX8)                                 0.0414    0.0720 @   0.5023 f
  core/be/n72 (net)                             5      32.8037              0.0000     0.5023 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5023 f
  core/be/be_checker/wb_pkt_i[45] (net)                32.8037              0.0000     0.5023 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5023 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      32.8037              0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  32.8037     0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  32.8037   0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0300  -0.0063 @   0.4959 f d 
  data arrival time                                                                    0.4959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1645   0.0000   0.3074 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0541   0.2180   0.5254 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2  13.0419   0.0000   0.5254 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5254 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)  13.0419            0.0000     0.5254 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.5254 f
  core/be/be_checker/dispatch_pkt_o[19] (net)          13.0419              0.0000     0.5254 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.5254 f
  core/be/dispatch_pkt[19] (net)                       13.0419              0.0000     0.5254 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.5254 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)       13.0419              0.0000     0.5254 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.5254 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)  13.0419           0.0000     0.5254 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0541  -0.0006 &   0.5248 f
  data arrival time                                                                    0.5248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  clock reconvergence pessimism                                            -0.0192     0.3088
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.3088 r
  library hold time                                                         0.0113     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1857   0.0000   0.2918 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0503   0.2172     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4  11.3791     0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.5090 f
  core/be/be_calculator/commit_pkt_o[86] (net)         11.3791              0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)  11.3791           0.0000     0.5090 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0503   0.0001 &   0.5091 f
  data arrival time                                                                    0.5091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  clock reconvergence pessimism                                            -0.0048     0.2906
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.2906 r
  library hold time                                                         0.0138     0.3044
  data required time                                                                   0.3044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3044
  data arrival time                                                                   -0.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3053     0.3053
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1793   0.0000   0.3053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0564   0.2208     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  14.0857     0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.5261 f
  core/be/be_calculator/commit_pkt_o[73] (net)         14.0857              0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  14.0857           0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0564  -0.0020 &   0.5241 f
  data arrival time                                                                    0.5241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  clock reconvergence pessimism                                            -0.0052     0.3074
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.3074 r
  library hold time                                                         0.0119     0.3193
  data required time                                                                   0.3193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3193
  data arrival time                                                                   -0.5241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2412     0.2412
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0842   0.0000   0.2412 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0387   0.1778   0.4190 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   4.6661   0.0000   0.4190 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4190 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   4.6661            0.0000     0.4190 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.4190 r
  core/be/be_checker/dispatch_pkt_o[56] (net)           4.6661              0.0000     0.4190 r
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.4190 r
  core/be/dispatch_pkt[56] (net)                        4.6661              0.0000     0.4190 r
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.4190 r
  core/be/be_calculator/dispatch_pkt_i[56] (net)        4.6661              0.0000     0.4190 r
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.4190 r
  core/be/be_calculator/reservation_reg/data_i[56] (net)   4.6661           0.0000     0.4190 r
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0387   0.0000 &   0.4190 r
  data arrival time                                                                    0.4190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2423
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.2423 r
  library hold time                                                        -0.0282     0.2141
  data required time                                                                   0.2141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2141
  data arrival time                                                                   -0.4190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2411     0.2411
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0855   0.0000   0.2411 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.1008   0.2114     0.4526 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     4  27.9456     0.0000     0.4526 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.4526 r
  core/be/be_calculator/wb_pkt_o[24] (net)             27.9456              0.0000     0.4526 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.4526 r
  core/be/wb_pkt[24] (net)                             27.9456              0.0000     0.4526 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.4526 r
  core/be/be_checker/wb_pkt_i[24] (net)                27.9456              0.0000     0.4526 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.4526 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      27.9456              0.0000     0.4526 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.4526 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  27.9456     0.0000     0.4526 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[24] (bsg_dff_width_p68_0)   0.0000   0.4526 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[24] (net)  27.9456   0.0000   0.4526 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_24_/D (DFFX1)   0.1008  -0.0136 &   0.4389 r
  data arrival time                                                                    0.4389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2802     0.2802
  clock reconvergence pessimism                                            -0.0049     0.2753
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2753 r
  library hold time                                                        -0.0415     0.2338
  data required time                                                                   0.2338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2338
  data arrival time                                                                   -0.4389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0319   0.1917     0.4298 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.2408     0.0000     0.4298 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4298 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.2408              0.0000     0.4298 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4298 f
  core/be/wb_pkt[48] (net)                              3.2408              0.0000     0.4298 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0319    0.0000 &   0.4299 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0404    0.0717 @   0.5016 f
  core/be/n87 (net)                             5      31.3346              0.0000     0.5016 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5016 f
  core/be/be_checker/wb_pkt_i[48] (net)                31.3346              0.0000     0.5016 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5016 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      31.3346              0.0000     0.5016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  31.3346     0.0000     0.5016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  31.3346   0.0000     0.5016 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0292  -0.0040 @   0.4975 f d 
  data arrival time                                                                    0.4975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0318    0.1825     0.4734 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.1817        0.0000     0.4734 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4734 r
  core/be/be_calculator/exc_stage_r[3] (net)            2.1817              0.0000     0.4734 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4734 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.1817              0.0000     0.4734 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0318    0.0000 &   0.4734 r
  data arrival time                                                                    0.4734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2930 r
  library hold time                                                        -0.0247     0.2682
  data required time                                                                   0.2682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2682
  data arrival time                                                                   -0.4734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0318    0.1826     0.4735 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.1987        0.0000     0.4735 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4735 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.1987              0.0000     0.4735 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4735 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.1987              0.0000     0.4735 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0318    0.0000 &   0.4735 r
  data arrival time                                                                    0.4735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2930 r
  library hold time                                                        -0.0248     0.2682
  data required time                                                                   0.2682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2682
  data arrival time                                                                   -0.4735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0842   0.0000   0.2408 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0393   0.1781   0.4189 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   4.8578   0.0000   0.4189 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4189 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   4.8578            0.0000     0.4189 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.4189 r
  core/be/be_checker/dispatch_pkt_o[48] (net)           4.8578              0.0000     0.4189 r
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.4189 r
  core/be/dispatch_pkt[48] (net)                        4.8578              0.0000     0.4189 r
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.4189 r
  core/be/be_calculator/dispatch_pkt_i[48] (net)        4.8578              0.0000     0.4189 r
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.4189 r
  core/be/be_calculator/reservation_reg/data_i[48] (net)   4.8578           0.0000     0.4189 r
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0393   0.0000 &   0.4189 r
  data arrival time                                                                    0.4189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                        -0.0284     0.2136
  data required time                                                                   0.2136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2136
  data arrival time                                                                   -0.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1879   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0753   0.2333   0.5291 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  22.4519   0.0000   0.5291 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5291 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  22.4519           0.0000     0.5291 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.5291 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         22.4519              0.0000     0.5291 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.5291 f
  core/be/dispatch_pkt[227] (net)                      22.4519              0.0000     0.5291 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.5291 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      22.4519              0.0000     0.5291 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5291 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  22.4519            0.0000     0.5291 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0753    0.0013 &   0.5304 f
  data arrival time                                                                    0.5304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3155     0.3155
  clock reconvergence pessimism                                             0.0000     0.3155
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.3155 r
  library hold time                                                         0.0095     0.3250
  data required time                                                                   0.3250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3250
  data arrival time                                                                   -0.5304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0842   0.0000   0.2407 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0394   0.1782   0.4189 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   4.9050   0.0000   0.4189 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4189 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   4.9050            0.0000     0.4189 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.4189 r
  core/be/be_checker/dispatch_pkt_o[57] (net)           4.9050              0.0000     0.4189 r
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.4189 r
  core/be/dispatch_pkt[57] (net)                        4.9050              0.0000     0.4189 r
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.4189 r
  core/be/be_calculator/dispatch_pkt_i[57] (net)        4.9050              0.0000     0.4189 r
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.4189 r
  core/be/be_calculator/reservation_reg/data_i[57] (net)   4.9050           0.0000     0.4189 r
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0394   0.0000 &   0.4189 r
  data arrival time                                                                    0.4189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2468     0.2468
  clock reconvergence pessimism                                            -0.0049     0.2419
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2419 r
  library hold time                                                        -0.0284     0.2135
  data required time                                                                   0.2135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2135
  data arrival time                                                                   -0.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1766   0.0000   0.2997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0543   0.2192     0.5189 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)     3  13.1680     0.0000     0.5189 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (bsg_dff_width_p415_0)   0.0000     0.5189 f
  core/be/be_calculator/commit_pkt_o[19] (net)         13.1680              0.0000     0.5189 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (bsg_dff_width_p415_0)   0.0000     0.5189 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (net)  13.1680           0.0000     0.5189 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)   0.0543  -0.0006 &   0.5183 f
  data arrival time                                                                    0.5183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3054     0.3054
  clock reconvergence pessimism                                            -0.0048     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)          0.0000     0.3006 r
  library hold time                                                         0.0121     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.5183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2992     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1765   0.0000   0.2992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0319   0.1836     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.2212     0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4828 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.2212   0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.2212           0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0319   0.0000 &   0.4828 r
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0048     0.3022
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3022 r
  library hold time                                                        -0.0250     0.2772
  data required time                                                                   0.2772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2772
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2404     0.2404
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0842   0.0000   0.2404 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0400   0.1786   0.4190 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   5.1126   0.0000   0.4190 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4190 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   5.1126            0.0000     0.4190 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.4190 r
  core/be/be_checker/dispatch_pkt_o[51] (net)           5.1126              0.0000     0.4190 r
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.4190 r
  core/be/dispatch_pkt[51] (net)                        5.1126              0.0000     0.4190 r
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.4190 r
  core/be/be_calculator/dispatch_pkt_i[51] (net)        5.1126              0.0000     0.4190 r
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.4190 r
  core/be/be_calculator/reservation_reg/data_i[51] (net)   5.1126           0.0000     0.4190 r
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0400   0.0000 &   0.4190 r
  data arrival time                                                                    0.4190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2468     0.2468
  clock reconvergence pessimism                                            -0.0049     0.2419
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.2419 r
  library hold time                                                        -0.0286     0.2134
  data required time                                                                   0.2134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2134
  data arrival time                                                                   -0.4190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0323    0.1829     0.4738 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.3671        0.0000     0.4738 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4738 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.3671              0.0000     0.4738 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4738 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.3671             0.0000     0.4738 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0323    0.0000 &   0.4738 r
  data arrival time                                                                    0.4738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                        -0.0249     0.2681
  data required time                                                                   0.2681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2681
  data arrival time                                                                   -0.4738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1804   0.0000    0.2934 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0339    0.1853     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.9545      0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4786 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.9545              0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.9545           0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0339   0.0000 &   0.4787 r
  data arrival time                                                                    0.4787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                            -0.0048     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2984 r
  library hold time                                                        -0.0257     0.2727
  data required time                                                                   0.2727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2727
  data arrival time                                                                   -0.4787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2900     0.2900
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1857   0.0000   0.2900 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0342   0.1859   0.4759 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   3.0538   0.0000   0.4759 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4759 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   3.0538       0.0000     0.4759 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4759 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   3.0538   0.0000   0.4759 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0342   0.0000 &   0.4759 r
  data arrival time                                                                    0.4759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  clock reconvergence pessimism                                            -0.0048     0.2958
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2958 r
  library hold time                                                        -0.0258     0.2700
  data required time                                                                   0.2700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2700
  data arrival time                                                                   -0.4759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1638   0.0000     0.2910 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0327    0.1831     0.4741 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.5051       0.0000     0.4741 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4741 r
  core/be/be_calculator/exc_stage_r[12] (net)           2.5051              0.0000     0.4741 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4741 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.5051             0.0000     0.4741 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0327    0.0000 &   0.4741 r
  data arrival time                                                                    0.4741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2931
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2931 r
  library hold time                                                        -0.0250     0.2681
  data required time                                                                   0.2681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2681
  data arrival time                                                                   -0.4741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1760   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0318    0.1835     0.4826 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.1792      0.0000     0.4826 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.4826 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.1792   0.0000     0.4826 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.4826 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.1792           0.0000     0.4826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0318   0.0000 &   0.4826 r
  data arrival time                                                                    0.4826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0048     0.3015
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3015 r
  library hold time                                                        -0.0249     0.2766
  data required time                                                                   0.2766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2766
  data arrival time                                                                   -0.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0326    0.1831     0.4740 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.4873        0.0000     0.4740 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4740 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.4873              0.0000     0.4740 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4740 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.4873              0.0000     0.4740 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0326    0.0000 &   0.4740 r
  data arrival time                                                                    0.4740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2929 r
  library hold time                                                        -0.0250     0.2679
  data required time                                                                   0.2679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2679
  data arrival time                                                                   -0.4740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0327   0.1923     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.5825     0.0000     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.5825              0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4304 f
  core/be/wb_pkt[50] (net)                              3.5825              0.0000     0.4304 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0327    0.0000 &   0.4305 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0394    0.0712 @   0.5017 f
  core/be/n102 (net)                            5      28.6574              0.0000     0.5017 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5017 f
  core/be/be_checker/wb_pkt_i[50] (net)                28.6574              0.0000     0.5017 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5017 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      28.6574              0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5017 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  28.6574     0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  28.6574   0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0286  -0.0032 @   0.4985 f d 
  data arrival time                                                                    0.4985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2952     0.2952
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1804   0.0000    0.2952 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0324    0.1842     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.3855      0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4794 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.3855              0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.3855           0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0324   0.0000 &   0.4794 r
  data arrival time                                                                    0.4794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                            -0.0048     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2985 r
  library hold time                                                        -0.0253     0.2732
  data required time                                                                   0.2732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2732
  data arrival time                                                                   -0.4794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1804   0.0000    0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0341    0.1854     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   3.0239      0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4797 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   3.0239              0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   3.0239           0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0341   0.0000 &   0.4798 r
  data arrival time                                                                    0.4798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3040     0.3040
  clock reconvergence pessimism                                            -0.0048     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2992 r
  library hold time                                                        -0.0257     0.2735
  data required time                                                                   0.2735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2735
  data arrival time                                                                   -0.4798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)   0.1804   0.0000   0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/Q (DFFX1)   0.0726   0.2311     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (net)     3  21.2778     0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (bsg_dff_width_p415_0)   0.0000     0.5266 f
  core/be/be_calculator/commit_pkt_o[70] (net)         21.2778              0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (bsg_dff_width_p415_0)   0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (net)  21.2778           0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/D (DFFX1)   0.0726  -0.0015 &   0.5251 f
  data arrival time                                                                    0.5251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  clock reconvergence pessimism                                            -0.0048     0.3088
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)          0.0000     0.3088 r
  library hold time                                                         0.0100     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1765   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0320    0.1837     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.2362      0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.4828 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.2362   0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.2362           0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0320   0.0000 &   0.4828 r
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                        -0.0250     0.2764
  data required time                                                                   0.2764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2764
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1760   0.0000   0.2996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0322   0.1838     0.4834 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.3371     0.0000     0.4834 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.4834 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.3371   0.0000     0.4834 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.4834 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.3371           0.0000     0.4834 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0322   0.0000 &   0.4834 r
  data arrival time                                                                    0.4834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0048     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                        -0.0251     0.2770
  data required time                                                                   0.2770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2770
  data arrival time                                                                   -0.4834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1765   0.0000    0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0321    0.1838     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.3037      0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4831 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.3037   0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.3037           0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0321   0.0000 &   0.4831 r
  data arrival time                                                                    0.4831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3064     0.3064
  clock reconvergence pessimism                                            -0.0048     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                        -0.0250     0.2766
  data required time                                                                   0.2766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2766
  data arrival time                                                                   -0.4831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0331    0.1834     0.4743 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.6700        0.0000     0.4743 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4743 r
  core/be/be_calculator/exc_stage_r[9] (net)            2.6700              0.0000     0.4743 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4743 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.6700             0.0000     0.4743 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0331    0.0000 &   0.4743 r
  data arrival time                                                                    0.4743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                        -0.0251     0.2678
  data required time                                                                   0.2678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2678
  data arrival time                                                                   -0.4743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1804   0.0000    0.2956 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0319    0.1839     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.1961      0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.4795 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.1961    0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.1961           0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0319   0.0000 &   0.4795 r
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                            -0.0048     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.2981 r
  library hold time                                                        -0.0250     0.2730
  data required time                                                                   0.2730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2730
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2393     0.2393
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0842   0.0000   0.2393 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0322   0.1920     0.4312 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.4035     0.0000     0.4312 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4312 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.4035              0.0000     0.4312 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4312 f
  core/be/wb_pkt[58] (net)                              3.4035              0.0000     0.4312 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0322    0.0000 &   0.4313 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0396    0.0718 @   0.5031 f
  core/be/n108 (net)                            5      30.7215              0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[58] (net)                30.7215              0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      30.7215              0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  30.7215     0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  30.7215   0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0286  -0.0041 @   0.4990 f d 
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1804   0.0000    0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0319    0.1839     0.4782 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.2135      0.0000     0.4782 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4782 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.2135              0.0000     0.4782 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4782 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.2135           0.0000     0.4782 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0319   0.0000 &   0.4782 r
  data arrival time                                                                    0.4782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0048     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2967 r
  library hold time                                                        -0.0250     0.2716
  data required time                                                                   0.2716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2716
  data arrival time                                                                   -0.4782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1817   0.0000    0.3109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0318    0.1840     0.4949 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.1852      0.0000     0.4949 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.4949 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.1852              0.0000     0.4949 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.4949 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.1852           0.0000     0.4949 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0318   0.0000 &   0.4949 r
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  clock reconvergence pessimism                                            -0.0052     0.3133
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3133 r
  library hold time                                                        -0.0250     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1765   0.0000    0.2999 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0323    0.1839     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.3745      0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.4838 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.3745    0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.3745           0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0323   0.0000 &   0.4839 r
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0048     0.3023
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3023 r
  library hold time                                                        -0.0251     0.2772
  data required time                                                                   0.2772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2772
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0321   0.1919     0.4300 f
  core/be/be_calculator/comp_stage_reg/n2 (net)     1   3.3477              0.0000     0.4300 f
  core/be/be_calculator/comp_stage_reg/U3/INP (NBUFFX8)           0.0321    0.0000 &   0.4301 f
  core/be/be_calculator/comp_stage_reg/U3/Z (NBUFFX8)             0.0383    0.0702 @   0.5003 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  25.6638     0.0000     0.5003 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5003 f
  core/be/be_calculator/wb_pkt_o[57] (net)             25.6638              0.0000     0.5003 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5003 f
  core/be/wb_pkt[57] (net)                             25.6638              0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[57] (net)                25.6638              0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      25.6638              0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  25.6638     0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  25.6638   0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0277  -0.0011 @   0.4991 f d 
  data arrival time                                                                    0.4991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2412     0.2412
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0842   0.0000   0.2412 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0409   0.1792   0.4204 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   5.4284   0.0000   0.4204 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4204 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   5.4284            0.0000     0.4204 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.4204 r
  core/be/be_checker/dispatch_pkt_o[54] (net)           5.4284              0.0000     0.4204 r
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.4204 r
  core/be/dispatch_pkt[54] (net)                        5.4284              0.0000     0.4204 r
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.4204 r
  core/be/be_calculator/dispatch_pkt_i[54] (net)        5.4284              0.0000     0.4204 r
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.4204 r
  core/be/be_calculator/reservation_reg/data_i[54] (net)   5.4284           0.0000     0.4204 r
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0409   0.0000 &   0.4204 r
  data arrival time                                                                    0.4204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2424 r
  library hold time                                                        -0.0288     0.2136
  data required time                                                                   0.2136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2136
  data arrival time                                                                   -0.4204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1880   0.0000    0.2980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0319    0.1845     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   2.2089      0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   2.2089    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   2.2089            0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0319    0.0000 &   0.4825 r
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3009 r
  library hold time                                                        -0.0252     0.2757
  data required time                                                                   0.2757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2757
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3111     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1817   0.0000    0.3111 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0320    0.1841     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.2509      0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.4952 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.2509              0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.2509           0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0320   0.0000 &   0.4952 r
  data arrival time                                                                    0.4952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  clock reconvergence pessimism                                            -0.0052     0.3134
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3134 r
  library hold time                                                        -0.0251     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2385     0.2385
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0842   0.0000   0.2385 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0523   0.1862     0.4247 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3   9.6877     0.0000     0.4247 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4247 r
  core/be/be_calculator/wb_pkt_o[42] (net)              9.6877              0.0000     0.4247 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4247 r
  core/be/wb_pkt[42] (net)                              9.6877              0.0000     0.4247 r
  core/be/icc_place115/INP (NBUFFX8)                              0.0523   -0.0020 &   0.4227 r
  core/be/icc_place115/Z (NBUFFX8)                                0.0427    0.0788 @   0.5015 r
  core/be/n191 (net)                            3      22.9646              0.0000     0.5015 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5015 r
  core/be/be_checker/wb_pkt_i[42] (net)                22.9646              0.0000     0.5015 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5015 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      22.9646              0.0000     0.5015 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5015 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  22.9646     0.0000     0.5015 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5015 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  22.9646   0.0000     0.5015 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0309  -0.0023 @   0.4993 r d 
  data arrival time                                                                    0.4993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1638    0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0338    0.1839     0.4748 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.9070        0.0000     0.4748 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4748 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.9070              0.0000     0.4748 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4748 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.9070             0.0000     0.4748 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0338    0.0000 &   0.4748 r
  data arrival time                                                                    0.4748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                        -0.0253     0.2677
  data required time                                                                   0.2677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2677
  data arrival time                                                                   -0.4748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1880   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0373   0.1881     0.4866 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   4.1732     0.0000     0.4866 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.4866 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   4.1732    0.0000     0.4866 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.4866 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   4.1732           0.0000     0.4866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0373   0.0001 &   0.4867 r
  data arrival time                                                                    0.4867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                             0.0000     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                        -0.0266     0.2795
  data required time                                                                   0.2795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2795
  data arrival time                                                                   -0.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1685   0.0000   0.2767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0333   0.1839   0.4606 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.7207   0.0000   0.4606 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4606 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.7207       0.0000     0.4606 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4606 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.7207   0.0000   0.4606 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0333   0.0000 &   0.4606 r
  data arrival time                                                                    0.4606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  clock reconvergence pessimism                                            -0.0048     0.2787
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2787 r
  library hold time                                                        -0.0253     0.2535
  data required time                                                                   0.2535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2535
  data arrival time                                                                   -0.4606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1804   0.0000    0.2980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0336    0.1851     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.8437      0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4831 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.8437              0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.8437           0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0336  -0.0010 &   0.4821 r
  data arrival time                                                                    0.4821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3052     0.3052
  clock reconvergence pessimism                                            -0.0048     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3004 r
  library hold time                                                        -0.0255     0.2749
  data required time                                                                   0.2749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2749
  data arrival time                                                                   -0.4821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2385     0.2385
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0842   0.0000   0.2385 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0523   0.1862     0.4247 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3   9.6877     0.0000     0.4247 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4247 r
  core/be/be_calculator/wb_pkt_o[42] (net)              9.6877              0.0000     0.4247 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4247 r
  core/be/wb_pkt[42] (net)                              9.6877              0.0000     0.4247 r
  core/be/icc_place115/INP (NBUFFX8)                              0.0523   -0.0020 &   0.4227 r
  core/be/icc_place115/Z (NBUFFX8)                                0.0427    0.0788 @   0.5015 r
  core/be/n191 (net)                            3      22.9646              0.0000     0.5015 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5015 r
  core/be/be_checker/wb_pkt_i[42] (net)                22.9646              0.0000     0.5015 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5015 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      22.9646              0.0000     0.5015 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5015 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  22.9646     0.0000     0.5015 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5015 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  22.9646   0.0000     0.5015 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0309  -0.0028 @   0.4987 r d 
  data arrival time                                                                    0.4987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1804   0.0000    0.2946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0325    0.1844     0.4789 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.4481      0.0000     0.4789 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4789 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.4481              0.0000     0.4789 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4789 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.4481           0.0000     0.4789 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0325   0.0000 &   0.4789 r
  data arrival time                                                                    0.4789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                            -0.0048     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                        -0.0252     0.2717
  data required time                                                                   0.2717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2717
  data arrival time                                                                   -0.4789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2391     0.2391
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0842   0.0000   0.2391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0327   0.1923     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5805     0.0000     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5805              0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4314 f
  core/be/wb_pkt[52] (net)                              3.5805              0.0000     0.4314 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0327    0.0000 &   0.4315 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0388    0.0712 @   0.5027 f
  core/be/n105 (net)                            5      28.3007              0.0000     0.5027 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5027 f
  core/be/be_checker/wb_pkt_i[52] (net)                28.3007              0.0000     0.5027 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5027 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      28.3007              0.0000     0.5027 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5027 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  28.3007     0.0000     0.5027 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5027 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  28.3007   0.0000     0.5027 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0280  -0.0031 @   0.4996 f d 
  data arrival time                                                                    0.4996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1857   0.0000   0.2953 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0748   0.2328     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3  22.2365     0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.5282 f
  core/be/be_calculator/commit_pkt_o[34] (net)         22.2365              0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)  22.2365           0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0748  -0.0030 &   0.5252 f
  data arrival time                                                                    0.5252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3127     0.3127
  clock reconvergence pessimism                                            -0.0031     0.3096
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.3096 r
  library hold time                                                         0.0083     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2970     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1804   0.0000    0.2970 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0324    0.1842     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.3792      0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4812 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.3792              0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.3792           0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0324   0.0000 &   0.4812 r
  data arrival time                                                                    0.4812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0048     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2991 r
  library hold time                                                        -0.0252     0.2739
  data required time                                                                   0.2739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2739
  data arrival time                                                                   -0.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1804   0.0000    0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0327    0.1845     0.4785 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.5102      0.0000     0.4785 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4785 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.5102              0.0000     0.4785 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4785 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.5102           0.0000     0.4785 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0327   0.0000 &   0.4785 r
  data arrival time                                                                    0.4785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3012     0.3012
  clock reconvergence pessimism                                            -0.0048     0.2964
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2964 r
  library hold time                                                        -0.0253     0.2711
  data required time                                                                   0.2711
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2711
  data arrival time                                                                   -0.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2970     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1804   0.0000    0.2970 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0327    0.1845     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.5139      0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4815 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.5139              0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.5139           0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0327   0.0000 &   0.4815 r
  data arrival time                                                                    0.4815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3042     0.3042
  clock reconvergence pessimism                                            -0.0048     0.2994
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2994 r
  library hold time                                                        -0.0253     0.2741
  data required time                                                                   0.2741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2741
  data arrival time                                                                   -0.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0327   0.1923     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.5825     0.0000     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.5825              0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4304 f
  core/be/wb_pkt[50] (net)                              3.5825              0.0000     0.4304 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0327    0.0000 &   0.4305 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0394    0.0712 @   0.5017 f
  core/be/n102 (net)                            5      28.6574              0.0000     0.5017 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5017 f
  core/be/be_checker/wb_pkt_i[50] (net)                28.6574              0.0000     0.5017 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5017 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      28.6574              0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5017 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  28.6574     0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  28.6574   0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0285  -0.0027 @   0.4990 f d 
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1760   0.0000   0.2990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0335   0.1846     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.7970     0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.7970   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.7970           0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0335   0.0000 &   0.4837 r
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3064     0.3064
  clock reconvergence pessimism                                            -0.0048     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                        -0.0254     0.2762
  data required time                                                                   0.2762
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2762
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1804   0.0000    0.2946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0328    0.1845     0.4791 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.5331      0.0000     0.4791 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4791 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.5331              0.0000     0.4791 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4791 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.5331           0.0000     0.4791 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0328   0.0000 &   0.4791 r
  data arrival time                                                                    0.4791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                            -0.0048     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                        -0.0253     0.2716
  data required time                                                                   0.2716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2716
  data arrival time                                                                   -0.4791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2393     0.2393
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0842   0.0000   0.2393 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0322   0.1920     0.4312 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.4035     0.0000     0.4312 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4312 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.4035              0.0000     0.4312 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4312 f
  core/be/wb_pkt[58] (net)                              3.4035              0.0000     0.4312 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0322    0.0000 &   0.4313 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0396    0.0718 @   0.5031 f
  core/be/n108 (net)                            5      30.7215              0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[58] (net)                30.7215              0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      30.7215              0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  30.7215     0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  30.7215   0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0286  -0.0040 @   0.4990 f d 
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0320   0.1917     0.4294 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.2795     0.0000     0.4294 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4294 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.2795              0.0000     0.4294 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4294 f
  core/be/wb_pkt[56] (net)                              3.2795              0.0000     0.4294 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0320    0.0000 &   0.4295 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0387    0.0709 @   0.5004 f
  core/be/n110 (net)                            5      27.9031              0.0000     0.5004 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5004 f
  core/be/be_checker/wb_pkt_i[56] (net)                27.9031              0.0000     0.5004 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5004 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      27.9031              0.0000     0.5004 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5004 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  27.9031     0.0000     0.5004 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5004 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  27.9031   0.0000     0.5004 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0280  -0.0005 @   0.4999 f d 
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1767   0.0000   0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0335   0.1847     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.7970     0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.7970   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.7970           0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0335   0.0000 &   0.4837 r
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0048     0.3016
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3016 r
  library hold time                                                        -0.0254     0.2761
  data required time                                                                   0.2761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2761
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1638   0.0000     0.2910 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0342    0.1841     0.4751 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   3.0509       0.0000     0.4751 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4751 r
  core/be/be_calculator/exc_stage_r[13] (net)           3.0509              0.0000     0.4751 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4751 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   3.0509             0.0000     0.4751 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0342    0.0000 &   0.4752 r
  data arrival time                                                                    0.4752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                        -0.0255     0.2676
  data required time                                                                   0.2676
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2676
  data arrival time                                                                   -0.4752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1767   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0337    0.1848     0.4837 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.8613      0.0000     0.4837 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4837 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.8613   0.0000     0.4837 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4837 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.8613           0.0000     0.4837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0337   0.0000 &   0.4837 r
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                        -0.0255     0.2759
  data required time                                                                   0.2759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2759
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1645   0.0000   0.3078 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0601   0.2219   0.5297 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2  15.6961   0.0000   0.5297 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5297 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)  15.6961            0.0000     0.5297 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5297 f
  core/be/be_checker/dispatch_pkt_o[11] (net)          15.6961              0.0000     0.5297 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5297 f
  core/be/dispatch_pkt[11] (net)                       15.6961              0.0000     0.5297 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5297 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)       15.6961              0.0000     0.5297 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5297 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)  15.6961           0.0000     0.5297 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0601  -0.0041 &   0.5256 f
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3272     0.3272
  clock reconvergence pessimism                                            -0.0192     0.3080
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.3080 r
  library hold time                                                         0.0099     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1767   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0335    0.1847     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.8019      0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.8019    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.8019           0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0335   0.0000 &   0.4836 r
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3013 r
  library hold time                                                        -0.0254     0.2758
  data required time                                                                   0.2758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2758
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1880   0.0000     0.2978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0320    0.1846     0.4824 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.2480       0.0000     0.4824 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4824 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.2480              0.0000     0.4824 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4824 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.2480            0.0000     0.4824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0320    0.0000 &   0.4824 r
  data arrival time                                                                    0.4824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  clock reconvergence pessimism                                            -0.0153     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2998 r
  library hold time                                                        -0.0252     0.2747
  data required time                                                                   0.2747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2747
  data arrival time                                                                   -0.4824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1804   0.0000   0.2929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0328   0.1845   0.4775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.5517   0.0000   0.4775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.4775 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.5517      0.0000     0.4775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.4775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.5517   0.0000   0.4775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0328   0.0000 &   0.4775 r
  data arrival time                                                                    0.4775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  clock reconvergence pessimism                                            -0.0048     0.2949
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2949 r
  library hold time                                                        -0.0253     0.2696
  data required time                                                                   0.2696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2696
  data arrival time                                                                   -0.4775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1971   0.0000    0.3078 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0319    0.1852     0.4931 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.1992      0.0000     0.4931 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.4931 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.1992   0.0000     0.4931 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.4931 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.1992           0.0000     0.4931 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0319   0.0000 &   0.4931 r
  data arrival time                                                                    0.4931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3153     0.3153
  clock reconvergence pessimism                                            -0.0048     0.3105
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3105 r
  library hold time                                                        -0.0253     0.2852
  data required time                                                                   0.2852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2852
  data arrival time                                                                   -0.4931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1804   0.0000   0.2940 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0344   0.1856   0.4796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.1261   0.0000   0.4796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4796 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.1261      0.0000     0.4796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.1261   0.0000   0.4796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0344   0.0000 &   0.4796 r
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3023     0.3023
  clock reconvergence pessimism                                            -0.0048     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2975 r
  library hold time                                                        -0.0258     0.2718
  data required time                                                                   0.2718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2718
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1970   0.0000   0.3060 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0320   0.1853   0.4913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.2342   0.0000   0.4913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.4913 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.2342      0.0000     0.4913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.4913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.2342   0.0000   0.4913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0320   0.0000 &   0.4913 r
  data arrival time                                                                    0.4913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  clock reconvergence pessimism                                            -0.0048     0.3087
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3087 r
  library hold time                                                        -0.0253     0.2834
  data required time                                                                   0.2834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2834
  data arrival time                                                                   -0.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: clint/cmd_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                         0.1376    0.0000     0.2382 r
  clint/cmd_buffer/tail_r_reg/QN (DFFX1)                          0.0457    0.1401     0.3782 f
  clint/cmd_buffer/n10 (net)                    1       2.3908              0.0000     0.3782 f
  clint/cmd_buffer/U12/IN3 (OA221X1)                              0.0457    0.0000 &   0.3782 f
  clint/cmd_buffer/U12/Q (OA221X1)                                0.0362    0.0831     0.4613 f
  clint/cmd_buffer/n8 (net)                     1       2.8339              0.0000     0.4613 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0362    0.0000 &   0.4614 f
  data arrival time                                                                    0.4614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2528     0.2528
  clock reconvergence pessimism                                            -0.0130     0.2398
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.2398 r
  library hold time                                                         0.0136     0.2534
  data required time                                                                   0.2534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2534
  data arrival time                                                                   -0.4614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2959     0.2959
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1804   0.0000    0.2959 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0329    0.1846     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.5900      0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4805 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.5900              0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.5900           0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0329   0.0000 &   0.4805 r
  data arrival time                                                                    0.4805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0048     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                        -0.0253     0.2725
  data required time                                                                   0.2725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2725
  data arrival time                                                                   -0.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1804   0.0000   0.2938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0330   0.1847   0.4785 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.6241   0.0000   0.4785 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.4785 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.6241      0.0000     0.4785 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.4785 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.6241   0.0000   0.4785 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0330   0.0000 &   0.4785 r
  data arrival time                                                                    0.4785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2959
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.2959 r
  library hold time                                                        -0.0254     0.2705
  data required time                                                                   0.2705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2705
  data arrival time                                                                   -0.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1760   0.0000   0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0335   0.1846     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.7993     0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4833 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.7993   0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.7993           0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0335   0.0000 &   0.4833 r
  data arrival time                                                                    0.4833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3055     0.3055
  clock reconvergence pessimism                                            -0.0048     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3007 r
  library hold time                                                        -0.0254     0.2753
  data required time                                                                   0.2753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2753
  data arrival time                                                                   -0.4833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2995     0.2995
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1760   0.0000   0.2995 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0593   0.2225     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (net)     3  15.3656     0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (bsg_dff_width_p415_0)   0.0000     0.5220 f
  core/be/be_calculator/commit_pkt_o[20] (net)         15.3656              0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (bsg_dff_width_p415_0)   0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (net)  15.3656           0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/D (DFFX1)   0.0593  -0.0009 &   0.5210 f
  data arrival time                                                                    0.5210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0048     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                         0.0110     0.3130
  data required time                                                                   0.3130
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3130
  data arrival time                                                                   -0.5210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_300_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.1791   0.0000   0.3039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0603   0.2233     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (net)     4  15.8236     0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (bsg_dff_width_p415_0)   0.0000     0.5272 f
  core/be/be_calculator/commit_pkt_o[78] (net)         15.8236              0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (bsg_dff_width_p415_0)   0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (net)  15.8236           0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/D (DFFX1)   0.0603  -0.0010 &   0.5263 f
  data arrival time                                                                    0.5263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3125     0.3125
  clock reconvergence pessimism                                            -0.0052     0.3073
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/CLK (DFFX1)          0.0000     0.3073 r
  library hold time                                                         0.0110     0.3182
  data required time                                                                   0.3182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3182
  data arrival time                                                                   -0.5263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)   0.1804   0.0000   0.2969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/Q (DFFX1)   0.0713   0.2302     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (net)     3  20.6721     0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (bsg_dff_width_p415_0)   0.0000     0.5272 f
  core/be/be_calculator/commit_pkt_o[69] (net)         20.6721              0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (bsg_dff_width_p415_0)   0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (net)  20.6721           0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/D (DFFX1)   0.0713  -0.0001 &   0.5271 f
  data arrival time                                                                    0.5271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3136     0.3136
  clock reconvergence pessimism                                            -0.0048     0.3088
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)          0.0000     0.3088 r
  library hold time                                                         0.0102     0.3191
  data required time                                                                   0.3191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3191
  data arrival time                                                                   -0.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: clint/resp_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2383     0.2383
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                        0.1376    0.0000     0.2383 r
  clint/resp_buffer/tail_r_reg/QN (DFFX1)                         0.0455    0.1399     0.3782 f
  clint/resp_buffer/n12 (net)                   1       2.3255              0.0000     0.3782 f
  clint/resp_buffer/U12/IN3 (OA221X1)                             0.0455    0.0000 &   0.3783 f
  clint/resp_buffer/U12/Q (OA221X1)                               0.0365    0.0833     0.4615 f
  clint/resp_buffer/n15 (net)                   1       2.9250              0.0000     0.4615 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0365    0.0000 &   0.4616 f
  data arrival time                                                                    0.4616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2529     0.2529
  clock reconvergence pessimism                                            -0.0130     0.2400
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.2400 r
  library hold time                                                         0.0135     0.2535
  data required time                                                                   0.2535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2535
  data arrival time                                                                   -0.4616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1804   0.0000   0.2955 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0333   0.1849   0.4804 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.7312   0.0000   0.4804 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4804 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.7312      0.0000     0.4804 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4804 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.7312   0.0000   0.4804 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0333   0.0000 &   0.4804 r
  data arrival time                                                                    0.4804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0048     0.2978
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2978 r
  library hold time                                                        -0.0254     0.2723
  data required time                                                                   0.2723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2723
  data arrival time                                                                   -0.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0321   0.1919     0.4300 f
  core/be/be_calculator/comp_stage_reg/n2 (net)     1   3.3477              0.0000     0.4300 f
  core/be/be_calculator/comp_stage_reg/U3/INP (NBUFFX8)           0.0321    0.0000 &   0.4301 f
  core/be/be_calculator/comp_stage_reg/U3/Z (NBUFFX8)             0.0383    0.0702 @   0.5003 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  25.6638     0.0000     0.5003 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5003 f
  core/be/be_calculator/wb_pkt_o[57] (net)             25.6638              0.0000     0.5003 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5003 f
  core/be/wb_pkt[57] (net)                             25.6638              0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5003 f
  core/be/be_checker/wb_pkt_i[57] (net)                25.6638              0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5003 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      25.6638              0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  25.6638     0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  25.6638   0.0000     0.5003 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0277  -0.0006 @   0.4997 f d 
  data arrival time                                                                    0.4997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0320   0.1917     0.4294 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.2795     0.0000     0.4294 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4294 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.2795              0.0000     0.4294 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4294 f
  core/be/wb_pkt[56] (net)                              3.2795              0.0000     0.4294 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0320    0.0000 &   0.4295 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0387    0.0709 @   0.5004 f
  core/be/n110 (net)                            5      27.9031              0.0000     0.5004 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5004 f
  core/be/be_checker/wb_pkt_i[56] (net)                27.9031              0.0000     0.5004 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5004 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      27.9031              0.0000     0.5004 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5004 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  27.9031     0.0000     0.5004 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5004 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  27.9031   0.0000     0.5004 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0280  -0.0007 @   0.4997 f d 
  data arrival time                                                                    0.4997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1880   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0326    0.1850     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.4811      0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.4811    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.4811            0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0326    0.0000 &   0.4836 r
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3008 r
  library hold time                                                        -0.0254     0.2754
  data required time                                                                   0.2754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2754
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1760   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0338    0.1849     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.9233      0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.4838 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.9233   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.9233           0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0338   0.0000 &   0.4838 r
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  clock reconvergence pessimism                                            -0.0048     0.3011
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3011 r
  library hold time                                                        -0.0255     0.2756
  data required time                                                                   0.2756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2756
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1760   0.0000   0.2988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0342   0.1851     0.4839 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.0483     0.0000     0.4839 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4839 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.0483    0.0000     0.4839 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4839 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.0483           0.0000     0.4839 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0342   0.0000 &   0.4839 r
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3013
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3013 r
  library hold time                                                        -0.0256     0.2756
  data required time                                                                   0.2756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2756
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2900     0.2900
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1857   0.0000   0.2900 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0330   0.1851   0.4751 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.6104   0.0000   0.4751 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4751 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.6104      0.0000     0.4751 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4751 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.6104   0.0000   0.4751 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0330   0.0000 &   0.4751 r
  data arrival time                                                                    0.4751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2971     0.2971
  clock reconvergence pessimism                                            -0.0048     0.2923
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.2923 r
  library hold time                                                        -0.0254     0.2668
  data required time                                                                   0.2668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2668
  data arrival time                                                                   -0.4751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1970   0.0000   0.3062 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0610   0.2253     0.5315 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)     4  16.1315     0.0000     0.5315 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (bsg_dff_width_p415_0)   0.0000     0.5315 f
  core/be/be_calculator/commit_pkt_o[107] (net)        16.1315              0.0000     0.5315 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (bsg_dff_width_p415_0)   0.0000     0.5315 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (net)  16.1315           0.0000     0.5315 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/D (DFFX1)   0.0610   0.0002 &   0.5316 f
  data arrival time                                                                    0.5316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  clock reconvergence pessimism                                            -0.0048     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)          0.0000     0.3111 r
  library hold time                                                         0.0122     0.3233
  data required time                                                                   0.3233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3233
  data arrival time                                                                   -0.5316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1880   0.0000    0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0325    0.1850     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.4440      0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.4440              0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.4440           0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0325   0.0000 &   0.4826 r
  data arrival time                                                                    0.4826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3149     0.3149
  clock reconvergence pessimism                                            -0.0153     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2996 r
  library hold time                                                        -0.0253     0.2743
  data required time                                                                   0.2743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2743
  data arrival time                                                                   -0.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1970   0.0000   0.3066 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0334   0.1862     0.4929 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.7402     0.0000     0.4929 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.4929 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.7402   0.0000     0.4929 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.4929 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.7402           0.0000     0.4929 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0334   0.0000 &   0.4929 r
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3150     0.3150
  clock reconvergence pessimism                                            -0.0048     0.3103
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3103 r
  library hold time                                                        -0.0257     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1804   0.0000    0.2944 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0337    0.1852     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.8849      0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.4795 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.8849              0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.8849           0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0337   0.0000 &   0.4796 r
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  clock reconvergence pessimism                                            -0.0048     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.2967 r
  library hold time                                                        -0.0256     0.2712
  data required time                                                                   0.2712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2712
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1760   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0348    0.1855     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.2635      0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.4846 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.2635   0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.2635           0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0348   0.0000 &   0.4847 r
  data arrival time                                                                    0.4847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0048     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                        -0.0258     0.2763
  data required time                                                                   0.2763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2763
  data arrival time                                                                   -0.4847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1804   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0339    0.1853     0.4841 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.9383      0.0000     0.4841 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.4841 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.9383              0.0000     0.4841 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.4841 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.9383           0.0000     0.4841 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0339   0.0000 &   0.4842 r
  data arrival time                                                                    0.4842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0048     0.3014
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3014 r
  library hold time                                                        -0.0256     0.2757
  data required time                                                                   0.2757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2757
  data arrival time                                                                   -0.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0842   0.0000   0.2403 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0434   0.1809   0.4212 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   6.3586   0.0000   0.4212 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4212 r
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   6.3586            0.0000     0.4212 r
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.4212 r
  core/be/be_checker/dispatch_pkt_o[58] (net)           6.3586              0.0000     0.4212 r
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.4212 r
  core/be/dispatch_pkt[58] (net)                        6.3586              0.0000     0.4212 r
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.4212 r
  core/be/be_calculator/dispatch_pkt_i[58] (net)        6.3586              0.0000     0.4212 r
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.4212 r
  core/be/be_calculator/reservation_reg/data_i[58] (net)   6.3586           0.0000     0.4212 r
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0434  -0.0008 &   0.4203 r
  data arrival time                                                                    0.4203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2462     0.2462
  clock reconvergence pessimism                                            -0.0049     0.2414
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.2414 r
  library hold time                                                        -0.0295     0.2119
  data required time                                                                   0.2119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2119
  data arrival time                                                                   -0.4203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1971   0.0000   0.3078 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0813   0.2378     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  25.1178     0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.5456 f
  core/be/be_calculator/commit_pkt_o[27] (net)         25.1178              0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  25.1178           0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0813  -0.0177 &   0.5279 f
  data arrival time                                                                    0.5279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                            -0.0048     0.3109
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3109 r
  library hold time                                                         0.0085     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1804   0.0000    0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0339    0.1853     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.9379      0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4813 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.9379             0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.9379           0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0339   0.0000 &   0.4813 r
  data arrival time                                                                    0.4813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                            -0.0048     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.2985 r
  library hold time                                                        -0.0256     0.2729
  data required time                                                                   0.2729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2729
  data arrival time                                                                   -0.4813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0550   0.1877     0.4263 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  10.6976     0.0000     0.4263 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4263 r
  core/be/be_calculator/wb_pkt_o[40] (net)             10.6976              0.0000     0.4263 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4263 r
  core/be/wb_pkt[40] (net)                             10.6976              0.0000     0.4263 r
  core/be/icc_place118/INP (NBUFFX8)                              0.0550    0.0002 &   0.4265 r
  core/be/icc_place118/Z (NBUFFX8)                                0.0434    0.0799 @   0.5064 r
  core/be/n194 (net)                            3      24.5593              0.0000     0.5064 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5064 r
  core/be/be_checker/wb_pkt_i[40] (net)                24.5593              0.0000     0.5064 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5064 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      24.5593              0.0000     0.5064 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5064 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  24.5593     0.0000     0.5064 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5064 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  24.5593   0.0000     0.5064 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0313  -0.0055 @   0.5009 r d 
  data arrival time                                                                    0.5009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1857   0.0000   0.2910 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0334   0.1853   0.4764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.7524   0.0000   0.4764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.4764 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.7524       0.0000     0.4764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.4764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.7524   0.0000   0.4764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0334   0.0000 &   0.4764 r
  data arrival time                                                                    0.4764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2982     0.2982
  clock reconvergence pessimism                                            -0.0048     0.2934
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2934 r
  library hold time                                                        -0.0255     0.2678
  data required time                                                                   0.2678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2678
  data arrival time                                                                   -0.4764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0327   0.1923     0.4300 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.6003     0.0000     0.4300 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4300 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.6003              0.0000     0.4300 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4300 f
  core/be/wb_pkt[61] (net)                              3.6003              0.0000     0.4300 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0327    0.0000 &   0.4301 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0391    0.0708 @   0.5009 f
  core/be/n107 (net)                            5      27.3466              0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[61] (net)                27.3466              0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      27.3466              0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  27.3466     0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  27.3466   0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0283   0.0000 @   0.5009 f d 
  data arrival time                                                                    0.5009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.1804   0.0000   0.2942 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0600   0.2233     0.5175 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (net)     3  15.6848     0.0000     0.5175 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (bsg_dff_width_p415_0)   0.0000     0.5175 f
  core/be/be_calculator/commit_pkt_o[49] (net)         15.6848              0.0000     0.5175 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (bsg_dff_width_p415_0)   0.0000     0.5175 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (net)  15.6848           0.0000     0.5175 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/D (DFFX1)   0.0600  -0.0018 &   0.5157 f
  data arrival time                                                                    0.5157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  clock reconvergence pessimism                                            -0.0048     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)          0.0000     0.2960 r
  library hold time                                                         0.0111     0.3071
  data required time                                                                   0.3071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3071
  data arrival time                                                                   -0.5157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1767   0.0000   0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0338   0.1849     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.9174     0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.9174   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.9174           0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0338   0.0000 &   0.4838 r
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3056     0.3056
  clock reconvergence pessimism                                            -0.0048     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                        -0.0255     0.2752
  data required time                                                                   0.2752
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2752
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_302_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2910     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.1857   0.0000   0.2910 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0614   0.2246     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (net)     4  16.3259     0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (bsg_dff_width_p415_0)   0.0000     0.5156 f
  core/be/be_calculator/commit_pkt_o[80] (net)         16.3259              0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (bsg_dff_width_p415_0)   0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (net)  16.3259           0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/D (DFFX1)   0.0614  -0.0028 &   0.5128 f
  data arrival time                                                                    0.5128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  clock reconvergence pessimism                                            -0.0048     0.2929
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/CLK (DFFX1)          0.0000     0.2929 r
  library hold time                                                         0.0112     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0337   0.1932     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.0402     0.0000     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[46] (net)              4.0402              0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4314 f
  core/be/wb_pkt[46] (net)                              4.0402              0.0000     0.4314 f
  core/be/icc_place89/INP (NBUFFX8)                               0.0337    0.0000 &   0.4314 f
  core/be/icc_place89/Z (NBUFFX8)                                 0.0401    0.0715 @   0.5030 f
  core/be/n133 (net)                            5      29.1679              0.0000     0.5030 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5030 f
  core/be/be_checker/wb_pkt_i[46] (net)                29.1679              0.0000     0.5030 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5030 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.1679              0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.1679     0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.1679   0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0290  -0.0019 @   0.5010 f d 
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1970   0.0000   0.3072 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0325   0.1857   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.4381   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.4381      0.0000     0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.4381   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0325   0.0000 &   0.4929 r
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3097
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3097 r
  library hold time                                                        -0.0255     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2900     0.2900
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1857   0.0000    0.2900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0341    0.1858     0.4759 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.0199      0.0000     0.4759 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4759 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.0199              0.0000     0.4759 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4759 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.0199           0.0000     0.4759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0341  -0.0006 &   0.4752 r
  data arrival time                                                                    0.4752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2971     0.2971
  clock reconvergence pessimism                                            -0.0048     0.2923
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.2923 r
  library hold time                                                        -0.0258     0.2666
  data required time                                                                   0.2666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2666
  data arrival time                                                                   -0.4752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0550   0.1877     0.4263 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  10.6976     0.0000     0.4263 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4263 r
  core/be/be_calculator/wb_pkt_o[40] (net)             10.6976              0.0000     0.4263 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4263 r
  core/be/wb_pkt[40] (net)                             10.6976              0.0000     0.4263 r
  core/be/icc_place118/INP (NBUFFX8)                              0.0550    0.0002 &   0.4265 r
  core/be/icc_place118/Z (NBUFFX8)                                0.0434    0.0799 @   0.5064 r
  core/be/n194 (net)                            3      24.5593              0.0000     0.5064 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5064 r
  core/be/be_checker/wb_pkt_i[40] (net)                24.5593              0.0000     0.5064 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5064 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      24.5593              0.0000     0.5064 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5064 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  24.5593     0.0000     0.5064 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5064 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  24.5593   0.0000     0.5064 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0313  -0.0061 @   0.5003 r d 
  data arrival time                                                                    0.5003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2909     0.2909
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1638   0.0000     0.2909 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0355    0.1850     0.4759 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   3.5206       0.0000     0.4759 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4759 r
  core/be/be_calculator/exc_stage_r[14] (net)           3.5206              0.0000     0.4759 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4759 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   3.5206             0.0000     0.4759 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0355    0.0000 &   0.4760 r
  data arrival time                                                                    0.4760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0154     0.2930
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2930 r
  library hold time                                                        -0.0259     0.2672
  data required time                                                                   0.2672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2672
  data arrival time                                                                   -0.4760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1816   0.0000    0.3114 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0340    0.1854     0.4967 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.9593      0.0000     0.4967 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.4967 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.9593              0.0000     0.4967 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.4967 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.9593           0.0000     0.4967 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0340   0.0000 &   0.4968 r
  data arrival time                                                                    0.4968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3188     0.3188
  clock reconvergence pessimism                                            -0.0052     0.3136
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3136 r
  library hold time                                                        -0.0257     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1880   0.0000    0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0335    0.1856     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.7905      0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.4840 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.7905    0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.7905           0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0335   0.0000 &   0.4840 r
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                        -0.0256     0.2751
  data required time                                                                   0.2751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2751
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2392     0.2392
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0842   0.0000   0.2392 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0324   0.1921     0.4313 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.4825     0.0000     0.4313 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4313 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.4825              0.0000     0.4313 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4313 f
  core/be/wb_pkt[62] (net)                              3.4825              0.0000     0.4313 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0324    0.0000 &   0.4313 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0389    0.0711 @   0.5024 f
  core/be/n106 (net)                            5      28.1860              0.0000     0.5024 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5024 f
  core/be/be_checker/wb_pkt_i[62] (net)                28.1860              0.0000     0.5024 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5024 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.1860              0.0000     0.5024 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5024 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.1860     0.0000     0.5024 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5024 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.1860   0.0000     0.5024 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0281  -0.0012 @   0.5012 f d 
  data arrival time                                                                    0.5012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2411     0.2411
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0842   0.0000   0.2411 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0430   0.1806   0.4217 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   6.2117   0.0000   0.4217 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4217 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   6.2117            0.0000     0.4217 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.4217 r
  core/be/be_checker/dispatch_pkt_o[53] (net)           6.2117              0.0000     0.4217 r
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.4217 r
  core/be/dispatch_pkt[53] (net)                        6.2117              0.0000     0.4217 r
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.4217 r
  core/be/be_calculator/dispatch_pkt_i[53] (net)        6.2117              0.0000     0.4217 r
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.4217 r
  core/be/be_calculator/reservation_reg/data_i[53] (net)   6.2117           0.0000     0.4217 r
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0430   0.0001 &   0.4218 r
  data arrival time                                                                    0.4218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2471     0.2471
  clock reconvergence pessimism                                            -0.0049     0.2423
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.2423 r
  library hold time                                                        -0.0294     0.2129
  data required time                                                                   0.2129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2129
  data arrival time                                                                   -0.4218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0337   0.1932     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.0402     0.0000     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[46] (net)              4.0402              0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4314 f
  core/be/wb_pkt[46] (net)                              4.0402              0.0000     0.4314 f
  core/be/icc_place89/INP (NBUFFX8)                               0.0337    0.0000 &   0.4314 f
  core/be/icc_place89/Z (NBUFFX8)                                 0.0401    0.0715 @   0.5030 f
  core/be/n133 (net)                            5      29.1679              0.0000     0.5030 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5030 f
  core/be/be_checker/wb_pkt_i[46] (net)                29.1679              0.0000     0.5030 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5030 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.1679              0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.1679     0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.1679   0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0292  -0.0025 @   0.5005 f d 
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1804   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0344    0.1856     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.1166      0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4821 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.1166              0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.1166           0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0344   0.0000 &   0.4822 r
  data arrival time                                                                    0.4822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  clock reconvergence pessimism                                            -0.0048     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2989 r
  library hold time                                                        -0.0258     0.2732
  data required time                                                                   0.2732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2732
  data arrival time                                                                   -0.4822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1970   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0331   0.1860   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.6291   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.6291      0.0000     0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.6291   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0331   0.0000 &   0.4929 r
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                        -0.0256     0.2839
  data required time                                                                   0.2839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2839
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1857   0.0000    0.2962 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0330    0.1851     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.6245      0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4813 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.6245              0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.6245           0.0000     0.4813 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0330   0.0000 &   0.4813 r
  data arrival time                                                                    0.4813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0048     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2978 r
  library hold time                                                        -0.0254     0.2724
  data required time                                                                   0.2724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2724
  data arrival time                                                                   -0.4813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1804   0.0000    0.2943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0344    0.1856     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   3.1194      0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.4798 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   3.1194              0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   3.1194           0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0344   0.0000 &   0.4799 r
  data arrival time                                                                    0.4799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0048     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                        -0.0258     0.2708
  data required time                                                                   0.2708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2708
  data arrival time                                                                   -0.4799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1971   0.0000   0.3075 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0327   0.1858   0.4934 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.5083   0.0000   0.4934 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4934 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.5083      0.0000     0.4934 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4934 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.5083   0.0000   0.4934 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0327   0.0000 &   0.4934 r
  data arrival time                                                                    0.4934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  clock reconvergence pessimism                                            -0.0048     0.3098
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3098 r
  library hold time                                                        -0.0255     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.4934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1970   0.0000   0.3065 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0336   0.1864   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.8278   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.8278      0.0000     0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.8278   0.0000   0.4929 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0336   0.0000 &   0.4929 r
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                        -0.0258     0.2838
  data required time                                                                   0.2838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2838
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1804   0.0000   0.2941 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0339   0.1853   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.9451   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.9451      0.0000     0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.9451   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0339   0.0000 &   0.4794 r
  data arrival time                                                                    0.4794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2959
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2959 r
  library hold time                                                        -0.0256     0.2703
  data required time                                                                   0.2703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2703
  data arrival time                                                                   -0.4794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1804   0.0000   0.2925 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0345   0.1857   0.4782 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.1621   0.0000   0.4782 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.4782 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.1621      0.0000     0.4782 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.4782 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.1621   0.0000   0.4782 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0345   0.0000 &   0.4782 r
  data arrival time                                                                    0.4782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  clock reconvergence pessimism                                            -0.0048     0.2949
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2949 r
  library hold time                                                        -0.0258     0.2691
  data required time                                                                   0.2691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2691
  data arrival time                                                                   -0.4782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2396     0.2396
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0842   0.0000   0.2396 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0326   0.1923     0.4318 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.5562     0.0000     0.4318 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4318 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.5562              0.0000     0.4318 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4318 f
  core/be/wb_pkt[49] (net)                              3.5562              0.0000     0.4318 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0326    0.0000 &   0.4319 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0391    0.0712 @   0.5031 f
  core/be/n80 (net)                             5      28.5397              0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[49] (net)                28.5397              0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.5397              0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.5397     0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.5397   0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0283  -0.0016 @   0.5015 f d 
  data arrival time                                                                    0.5015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1804   0.0000    0.2944 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0346    0.1857     0.4802 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.1897      0.0000     0.4802 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4802 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.1897              0.0000     0.4802 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4802 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.1897           0.0000     0.4802 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0346   0.0000 &   0.4802 r
  data arrival time                                                                    0.4802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  clock reconvergence pessimism                                            -0.0048     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                        -0.0258     0.2710
  data required time                                                                   0.2710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2710
  data arrival time                                                                   -0.4802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2913     0.2913
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1857   0.0000   0.2913 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0337   0.1855   0.4769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.8652   0.0000   0.4769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.4769 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.8652       0.0000     0.4769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.4769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.8652   0.0000   0.4769 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0337   0.0000 &   0.4769 r
  data arrival time                                                                    0.4769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  clock reconvergence pessimism                                            -0.0048     0.2934
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.2934 r
  library hold time                                                        -0.0256     0.2677
  data required time                                                                   0.2677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2677
  data arrival time                                                                   -0.4769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1880   0.0000    0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0335    0.1856     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   2.7879      0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.4840 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   2.7879    0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   2.7879           0.0000     0.4840 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0335   0.0000 &   0.4840 r
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                            -0.0153     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3004 r
  library hold time                                                        -0.0256     0.2748
  data required time                                                                   0.2748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2748
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1970   0.0000   0.3067 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0335   0.1863   0.4930 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.7961   0.0000   0.4930 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4930 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.7961      0.0000     0.4930 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4930 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.7961   0.0000   0.4930 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0335   0.0000 &   0.4930 r
  data arrival time                                                                    0.4930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                        -0.0258     0.2838
  data required time                                                                   0.2838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2838
  data arrival time                                                                   -0.4930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1857   0.0000   0.2958 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0641   0.2262     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3  17.4980     0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.5220 f
  core/be/be_calculator/commit_pkt_o[44] (net)         17.4980              0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)  17.4980           0.0000     0.5220 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0641  -0.0053 &   0.5167 f
  data arrival time                                                                    0.5167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                            -0.0048     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                         0.0106     0.3075
  data required time                                                                   0.3075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3075
  data arrival time                                                                   -0.5167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3016     0.3016
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.2188   0.0000   0.3016 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0324   0.1873     0.4889 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.3625     0.0000     0.4889 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4889 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.3625          0.0000     0.4889 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4889 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.3625           0.0000     0.4889 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0324   0.0000 &   0.4889 r
  data arrival time                                                                    0.4889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                            -0.0049     0.3054
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3054 r
  library hold time                                                        -0.0258     0.2796
  data required time                                                                   0.2796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2796
  data arrival time                                                                   -0.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1791   0.0000   0.3038 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0627   0.2248     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  16.8925     0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.5286 f
  core/be/be_calculator/commit_pkt_o[74] (net)         16.8925              0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  16.8925           0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0627  -0.0019 &   0.5267 f
  data arrival time                                                                    0.5267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3121     0.3121
  clock reconvergence pessimism                                            -0.0052     0.3069
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.3069 r
  library hold time                                                         0.0105     0.3174
  data required time                                                                   0.3174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3174
  data arrival time                                                                   -0.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2973     0.2973
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1880   0.0000   0.2973 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0334   0.1856     0.4829 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.7683     0.0000     0.4829 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4829 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.7683              0.0000     0.4829 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4829 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.7683           0.0000     0.4829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0334   0.0000 &   0.4829 r
  data arrival time                                                                    0.4829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0153     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2991 r
  library hold time                                                        -0.0256     0.2735
  data required time                                                                   0.2735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2735
  data arrival time                                                                   -0.4829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1880   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0345    0.1862     0.4843 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   3.1400      0.0000     0.4843 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.4843 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   3.1400    0.0000     0.4843 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.4843 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   3.1400           0.0000     0.4843 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0345   0.0000 &   0.4843 r
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3160     0.3160
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                        -0.0259     0.2749
  data required time                                                                   0.2749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2749
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1971   0.0000   0.3079 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0341   0.1868     0.4946 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.0267     0.0000     0.4946 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.4946 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.0267   0.0000     0.4946 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.4946 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.0267           0.0000     0.4946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0341   0.0000 &   0.4947 r
  data arrival time                                                                    0.4947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  clock reconvergence pessimism                                            -0.0048     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3111 r
  library hold time                                                        -0.0259     0.2852
  data required time                                                                   0.2852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2852
  data arrival time                                                                   -0.4947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1971   0.0000   0.3073 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0342   0.1868     0.4941 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.0584     0.0000     0.4941 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.4941 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.0584   0.0000     0.4941 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.4941 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.0584           0.0000     0.4941 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0342   0.0000 &   0.4941 r
  data arrival time                                                                    0.4941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3154     0.3154
  clock reconvergence pessimism                                            -0.0048     0.3106
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3106 r
  library hold time                                                        -0.0260     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1804   0.0000    0.2969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0356    0.1864     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   3.5695      0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.4833 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   3.5695              0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   3.5695           0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0356  -0.0008 &   0.4825 r
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0048     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2992 r
  library hold time                                                        -0.0261     0.2730
  data required time                                                                   0.2730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2730
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1970   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0336   0.1864   0.4933 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.8142   0.0000   0.4933 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.4933 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.8142      0.0000     0.4933 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.4933 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.8142   0.0000   0.4933 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0336   0.0000 &   0.4933 r
  data arrival time                                                                    0.4933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3143     0.3143
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                        -0.0258     0.2838
  data required time                                                                   0.2838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2838
  data arrival time                                                                   -0.4933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0325   0.1922     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.5069     0.0000     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.5069              0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4304 f
  core/be/wb_pkt[47] (net)                              3.5069              0.0000     0.4304 f
  core/be/icc_place32/INP (NBUFFX8)                               0.0325    0.0000 &   0.4304 f
  core/be/icc_place32/Z (NBUFFX8)                                 0.0387    0.0708 @   0.5012 f
  core/be/n76 (net)                             5      27.2442              0.0000     0.5012 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5012 f
  core/be/be_checker/wb_pkt_i[47] (net)                27.2442              0.0000     0.5012 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5012 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      27.2442              0.0000     0.5012 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5012 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  27.2442     0.0000     0.5012 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5012 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  27.2442   0.0000     0.5012 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0279   0.0007 @   0.5019 f d 
  data arrival time                                                                    0.5019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2377     0.2377
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0842   0.0000   0.2377 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0327   0.1923     0.4300 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.6003     0.0000     0.4300 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4300 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.6003              0.0000     0.4300 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4300 f
  core/be/wb_pkt[61] (net)                              3.6003              0.0000     0.4300 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0327    0.0000 &   0.4301 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0391    0.0708 @   0.5009 f
  core/be/n107 (net)                            5      27.3466              0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[61] (net)                27.3466              0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      27.3466              0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  27.3466     0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  27.3466   0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0283   0.0002 @   0.5011 f d 
  data arrival time                                                                    0.5011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2391     0.2391
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0842   0.0000   0.2391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0327   0.1923     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5805     0.0000     0.4314 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5805              0.0000     0.4314 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4314 f
  core/be/wb_pkt[52] (net)                              3.5805              0.0000     0.4314 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0327    0.0000 &   0.4315 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0388    0.0712 @   0.5027 f
  core/be/n105 (net)                            5      28.3007              0.0000     0.5027 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5027 f
  core/be/be_checker/wb_pkt_i[52] (net)                28.3007              0.0000     0.5027 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5027 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      28.3007              0.0000     0.5027 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5027 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  28.3007     0.0000     0.5027 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5027 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  28.3007   0.0000     0.5027 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0280  -0.0016 @   0.5011 f d 
  data arrival time                                                                    0.5011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1804   0.0000    0.2936 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0335    0.1850     0.4787 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.8092      0.0000     0.4787 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4787 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.8092              0.0000     0.4787 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4787 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.8092           0.0000     0.4787 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0335   0.0000 &   0.4787 r
  data arrival time                                                                    0.4787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2994     0.2994
  clock reconvergence pessimism                                            -0.0048     0.2946
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2946 r
  library hold time                                                        -0.0255     0.2691
  data required time                                                                   0.2691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2691
  data arrival time                                                                   -0.4787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3087     0.3087
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1971   0.0000    0.3087 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0595    0.2244     0.5330 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2  15.4772      0.0000     0.5330 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5330 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)  15.4772             0.0000     0.5330 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5330 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)  15.4772           0.0000     0.5330 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0595   0.0001 &   0.5331 f
  data arrival time                                                                    0.5331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  clock reconvergence pessimism                                            -0.0048     0.3109
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3109 r
  library hold time                                                         0.0126     0.3235
  data required time                                                                   0.3235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3235
  data arrival time                                                                   -0.5331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2384     0.2384
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0842   0.0000   0.2384 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0325   0.1922     0.4306 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5124     0.0000     0.4306 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4306 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5124              0.0000     0.4306 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4306 f
  core/be/wb_pkt[59] (net)                              3.5124              0.0000     0.4306 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0325    0.0000 &   0.4306 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0383    0.0703 @   0.5009 f
  core/be/n104 (net)                            5      25.4662              0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[59] (net)                25.4662              0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      25.4662              0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  25.4662     0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  25.4662   0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0277   0.0012 @   0.5021 f d 
  data arrival time                                                                    0.5021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2733     0.2733
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.1612   0.0000   0.2733 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0819   0.2352     0.5085 f
  core/be/be_calculator/comp_stage_reg/data_o[217] (net)     4  25.3912     0.0000     0.5085 f
  core/be/be_calculator/comp_stage_reg/data_o[217] (bsg_dff_width_p320_0)   0.0000     0.5085 f
  core/be/be_calculator/wb_pkt_o[25] (net)             25.3912              0.0000     0.5085 f
  core/be/be_calculator/wb_pkt_o[25] (bp_be_calculator_top_02_0)            0.0000     0.5085 f
  core/be/wb_pkt[25] (net)                             25.3912              0.0000     0.5085 f
  core/be/be_checker/wb_pkt_i[25] (bp_be_checker_top_02_0)                  0.0000     0.5085 f
  core/be/be_checker/wb_pkt_i[25] (net)                25.3912              0.0000     0.5085 f
  core/be/be_checker/scheduler/wb_pkt_i[25] (bp_be_scheduler_02_0)          0.0000     0.5085 f
  core/be/be_checker/scheduler/wb_pkt_i[25] (net)      25.3912              0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (bp_be_regfile_02_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (net)  25.3912     0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[25] (bsg_dff_width_p68_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[25] (net)  25.3912   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_25_/D (DFFX1)   0.0819  -0.0171 &   0.4914 f
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2807     0.2807
  clock reconvergence pessimism                                            -0.0049     0.2759
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2759 r
  library hold time                                                         0.0058     0.2817
  data required time                                                                   0.2817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2817
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2392     0.2392
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0842   0.0000   0.2392 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0324   0.1921     0.4313 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.4825     0.0000     0.4313 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4313 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.4825              0.0000     0.4313 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4313 f
  core/be/wb_pkt[62] (net)                              3.4825              0.0000     0.4313 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0324    0.0000 &   0.4313 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0389    0.0711 @   0.5024 f
  core/be/n106 (net)                            5      28.1860              0.0000     0.5024 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5024 f
  core/be/be_checker/wb_pkt_i[62] (net)                28.1860              0.0000     0.5024 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5024 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      28.1860              0.0000     0.5024 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5024 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  28.1860     0.0000     0.5024 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5024 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  28.1860   0.0000     0.5024 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0280  -0.0011 @   0.5013 f d 
  data arrival time                                                                    0.5013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1804   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0342    0.1855     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   3.0504      0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4821 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   3.0504              0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   3.0504           0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0342   0.0000 &   0.4821 r
  data arrival time                                                                    0.4821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3028     0.3028
  clock reconvergence pessimism                                            -0.0048     0.2980
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2980 r
  library hold time                                                        -0.0257     0.2723
  data required time                                                                   0.2723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2723
  data arrival time                                                                   -0.4821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2381     0.2381
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0842   0.0000   0.2381 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0324   0.1921     0.4302 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.4901     0.0000     0.4302 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4302 f
  core/be/be_calculator/wb_pkt_o[51] (net)              3.4901              0.0000     0.4302 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4302 f
  core/be/wb_pkt[51] (net)                              3.4901              0.0000     0.4302 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0324    0.0000 &   0.4303 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0402    0.0716 @   0.5018 f
  core/be/n100 (net)                            5      30.3646              0.0000     0.5018 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5018 f
  core/be/be_checker/wb_pkt_i[51] (net)                30.3646              0.0000     0.5018 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5018 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      30.3646              0.0000     0.5018 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5018 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  30.3646     0.0000     0.5018 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5018 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  30.3646   0.0000     0.5018 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0291   0.0004 @   0.5022 f d 
  data arrival time                                                                    0.5022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2897     0.2897
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1857   0.0000   0.2897 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0399   0.1897   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   5.1384   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   5.1384       0.0000     0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   5.1384   0.0000   0.4794 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0399  -0.0007 &   0.4787 r
  data arrival time                                                                    0.4787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3012     0.3012
  clock reconvergence pessimism                                            -0.0048     0.2964
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.2964 r
  library hold time                                                        -0.0274     0.2689
  data required time                                                                   0.2689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2689
  data arrival time                                                                   -0.4787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2382     0.2382
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0842   0.0000   0.2382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0325   0.1922     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.5069     0.0000     0.4304 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.5069              0.0000     0.4304 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4304 f
  core/be/wb_pkt[47] (net)                              3.5069              0.0000     0.4304 f
  core/be/icc_place32/INP (NBUFFX8)                               0.0325    0.0000 &   0.4304 f
  core/be/icc_place32/Z (NBUFFX8)                                 0.0387    0.0708 @   0.5012 f
  core/be/n76 (net)                             5      27.2442              0.0000     0.5012 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5012 f
  core/be/be_checker/wb_pkt_i[47] (net)                27.2442              0.0000     0.5012 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5012 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      27.2442              0.0000     0.5012 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5012 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  27.2442     0.0000     0.5012 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5012 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  27.2442   0.0000     0.5012 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0280   0.0002 @   0.5014 f d 
  data arrival time                                                                    0.5014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1880   0.0000   0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0349   0.1865     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.2881     0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.4846 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.2881    0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.2881           0.0000     0.4846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0349   0.0000 &   0.4847 r
  data arrival time                                                                    0.4847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                        -0.0260     0.2748
  data required time                                                                   0.2748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2748
  data arrival time                                                                   -0.4847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0842   0.0000   0.2399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0345   0.1938     0.4337 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.3720     0.0000     0.4337 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4337 f
  core/be/be_calculator/wb_pkt_o[55] (net)              4.3720              0.0000     0.4337 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4337 f
  core/be/wb_pkt[55] (net)                              4.3720              0.0000     0.4337 f
  core/be/icc_place57/INP (NBUFFX8)                               0.0345   -0.0010 &   0.4327 f
  core/be/icc_place57/Z (NBUFFX8)                                 0.0390    0.0714 @   0.5041 f
  core/be/n101 (net)                            5      27.5987              0.0000     0.5041 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5041 f
  core/be/be_checker/wb_pkt_i[55] (net)                27.5987              0.0000     0.5041 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5041 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.5987              0.0000     0.5041 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5041 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.5987     0.0000     0.5041 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5041 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.5987   0.0000     0.5041 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0283  -0.0018 @   0.5023 f d 
  data arrival time                                                                    0.5023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1804   0.0000   0.2935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0345   0.1856   0.4792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.1557   0.0000   0.4792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4792 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.1557      0.0000     0.4792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.1557   0.0000   0.4792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0345   0.0000 &   0.4792 r
  data arrival time                                                                    0.4792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0048     0.2951
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2951 r
  library hold time                                                        -0.0258     0.2693
  data required time                                                                   0.2693
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2693
  data arrival time                                                                   -0.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3052     0.3052
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1793   0.0000   0.3052 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0340   0.1852   0.4905 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.9756   0.0000   0.4905 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.4905 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.9756       0.0000     0.4905 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.4905 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.9756   0.0000   0.4905 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0340   0.0000 &   0.4905 r
  data arrival time                                                                    0.4905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  clock reconvergence pessimism                                            -0.0052     0.3061
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3061 r
  library hold time                                                        -0.0256     0.2805
  data required time                                                                   0.2805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2805
  data arrival time                                                                   -0.4905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1880   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0347   0.1864     0.4849 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   3.2313     0.0000     0.4849 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.4849 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   3.2313    0.0000     0.4849 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.4849 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   3.2313           0.0000     0.4849 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0347   0.0000 &   0.4849 r
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3161     0.3161
  clock reconvergence pessimism                                            -0.0153     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                        -0.0260     0.2749
  data required time                                                                   0.2749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2749
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1978   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0341   0.1868   0.4937 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.0149   0.0000   0.4937 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4937 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.0149      0.0000     0.4937 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4937 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.0149   0.0000   0.4937 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0341   0.0000 &   0.4938 r
  data arrival time                                                                    0.4938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  clock reconvergence pessimism                                            -0.0048     0.3096
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3096 r
  library hold time                                                        -0.0259     0.2837
  data required time                                                                   0.2837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2837
  data arrival time                                                                   -0.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2384     0.2384
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0842   0.0000   0.2384 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0325   0.1922     0.4306 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5124     0.0000     0.4306 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4306 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5124              0.0000     0.4306 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4306 f
  core/be/wb_pkt[59] (net)                              3.5124              0.0000     0.4306 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0325    0.0000 &   0.4306 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0383    0.0703 @   0.5009 f
  core/be/n104 (net)                            5      25.4662              0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5009 f
  core/be/be_checker/wb_pkt_i[59] (net)                25.4662              0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5009 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      25.4662              0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  25.4662     0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  25.4662   0.0000     0.5009 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0277   0.0008 @   0.5016 f d 
  data arrival time                                                                    0.5016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2396     0.2396
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0842   0.0000   0.2396 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0326   0.1923     0.4318 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.5562     0.0000     0.4318 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4318 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.5562              0.0000     0.4318 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4318 f
  core/be/wb_pkt[49] (net)                              3.5562              0.0000     0.4318 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0326    0.0000 &   0.4319 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0391    0.0712 @   0.5031 f
  core/be/n80 (net)                             5      28.5397              0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5031 f
  core/be/be_checker/wb_pkt_i[49] (net)                28.5397              0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5031 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.5397              0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.5397     0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.5397   0.0000     0.5031 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0283  -0.0014 @   0.5017 f d 
  data arrival time                                                                    0.5017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1804   0.0000   0.2943 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0349   0.1859   0.4802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.3104   0.0000   0.4802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4802 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.3104      0.0000     0.4802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.3104   0.0000   0.4802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0349   0.0000 &   0.4803 r
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  clock reconvergence pessimism                                            -0.0048     0.2960
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2960 r
  library hold time                                                        -0.0259     0.2700
  data required time                                                                   0.2700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2700
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1970   0.0000   0.3067 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0355   0.1877     0.4943 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   3.5278     0.0000     0.4943 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4943 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   3.5278   0.0000     0.4943 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4943 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   3.5278           0.0000     0.4943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0355   0.0000 &   0.4944 r
  data arrival time                                                                    0.4944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  clock reconvergence pessimism                                            -0.0048     0.3105
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3105 r
  library hold time                                                        -0.0263     0.2841
  data required time                                                                   0.2841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2841
  data arrival time                                                                   -0.4944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0842   0.0000   0.2398 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0325   0.1922     0.4320 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.5019     0.0000     0.4320 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4320 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.5019              0.0000     0.4320 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4320 f
  core/be/wb_pkt[53] (net)                              3.5019              0.0000     0.4320 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0325    0.0000 &   0.4320 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0384    0.0709 @   0.5030 f
  core/be/n98 (net)                             5      27.4020              0.0000     0.5030 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5030 f
  core/be/be_checker/wb_pkt_i[53] (net)                27.4020              0.0000     0.5030 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5030 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.4020              0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.4020     0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.4020   0.0000     0.5030 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0277  -0.0003 @   0.5026 f d 
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)   0.1857   0.0000   0.2935 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/Q (DFFX1)   0.0643   0.2264     0.5198 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (net)     3  17.5944     0.0000     0.5198 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (bsg_dff_width_p415_0)   0.0000     0.5198 f
  core/be/be_calculator/commit_pkt_o[40] (net)         17.5944              0.0000     0.5198 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (bsg_dff_width_p415_0)   0.0000     0.5198 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (net)  17.5944           0.0000     0.5198 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/D (DFFX1)   0.0643  -0.0069 &   0.5129 f
  data arrival time                                                                    0.5129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  clock reconvergence pessimism                                            -0.0048     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)          0.0000     0.2920 r
  library hold time                                                         0.0106     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1970   0.0000   0.3060 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0353   0.1875   0.4935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   3.4310   0.0000   0.4935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.4935 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   3.4310      0.0000     0.4935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.4935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   3.4310   0.0000   0.4935 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0353  -0.0009 &   0.4925 r
  data arrival time                                                                    0.4925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3132     0.3132
  clock reconvergence pessimism                                            -0.0048     0.3084
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3084 r
  library hold time                                                        -0.0263     0.2822
  data required time                                                                   0.2822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2822
  data arrival time                                                                   -0.4925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1857   0.0000    0.2960 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0348    0.1863     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   3.2654      0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4823 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   3.2654              0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   3.2654           0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0348   0.0000 &   0.4823 r
  data arrival time                                                                    0.4823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0048     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                        -0.0260     0.2720
  data required time                                                                   0.2720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2720
  data arrival time                                                                   -0.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0842   0.0000   0.2407 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0448   0.1818   0.4225 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   6.8626   0.0000   0.4225 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4225 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   6.8626            0.0000     0.4225 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.4225 r
  core/be/be_checker/dispatch_pkt_o[49] (net)           6.8626              0.0000     0.4225 r
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.4225 r
  core/be/dispatch_pkt[49] (net)                        6.8626              0.0000     0.4225 r
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.4225 r
  core/be/be_calculator/dispatch_pkt_i[49] (net)        6.8626              0.0000     0.4225 r
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.4225 r
  core/be/be_calculator/reservation_reg/data_i[49] (net)   6.8626           0.0000     0.4225 r
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0448   0.0001 &   0.4226 r
  data arrival time                                                                    0.4226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  clock reconvergence pessimism                                            -0.0049     0.2420
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2420 r
  library hold time                                                        -0.0298     0.2122
  data required time                                                                   0.2122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2122
  data arrival time                                                                   -0.4226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1971   0.0000    0.3085 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0346    0.1870     0.4955 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.1781      0.0000     0.4955 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.4955 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.1781   0.0000     0.4955 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.4955 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.1781           0.0000     0.4955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0346   0.0000 &   0.4955 r
  data arrival time                                                                    0.4955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3159     0.3159
  clock reconvergence pessimism                                            -0.0048     0.3111
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3111 r
  library hold time                                                        -0.0261     0.2851
  data required time                                                                   0.2851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2851
  data arrival time                                                                   -0.4955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0329   0.1925     0.4312 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.6871     0.0000     0.4312 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4312 f
  core/be/be_calculator/wb_pkt_o[44] (net)              3.6871              0.0000     0.4312 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4312 f
  core/be/wb_pkt[44] (net)                              3.6871              0.0000     0.4312 f
  core/be/icc_place111/INP (NBUFFX8)                              0.0329    0.0000 &   0.4312 f
  core/be/icc_place111/Z (NBUFFX8)                                0.0391    0.0711 @   0.5023 f
  core/be/n187 (net)                            5      28.0024              0.0000     0.5023 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5023 f
  core/be/be_checker/wb_pkt_i[44] (net)                28.0024              0.0000     0.5023 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5023 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      28.0024              0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  28.0024     0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  28.0024   0.0000     0.5023 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0282   0.0005 @   0.5028 f d 
  data arrival time                                                                    0.5028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1857   0.0000    0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0353    0.1866     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.4320      0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.4821 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.4320              0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.4320           0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0353   0.0000 &   0.4821 r
  data arrival time                                                                    0.4821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0048     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                        -0.0261     0.2716
  data required time                                                                   0.2716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2716
  data arrival time                                                                   -0.4821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2777     0.2777
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1612   0.0000   0.2777 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0384   0.1867   0.4644 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   4.5819   0.0000   0.4644 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4644 r
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   4.5819            0.0000     0.4644 r
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.4644 r
  core/be/be_checker/dispatch_pkt_o[43] (net)           4.5819              0.0000     0.4644 r
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.4644 r
  core/be/dispatch_pkt[43] (net)                        4.5819              0.0000     0.4644 r
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.4644 r
  core/be/be_calculator/dispatch_pkt_i[43] (net)        4.5819              0.0000     0.4644 r
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.4644 r
  core/be/be_calculator/reservation_reg/data_i[43] (net)   4.5819           0.0000     0.4644 r
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0384   0.0000 &   0.4644 r
  data arrival time                                                                    0.4644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2855     0.2855
  clock reconvergence pessimism                                            -0.0049     0.2806
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.2806 r
  library hold time                                                        -0.0267     0.2539
  data required time                                                                   0.2539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2539
  data arrival time                                                                   -0.4644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1971   0.0000   0.3076 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0353   0.1876     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.4652     0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.4952 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.4652   0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.4652           0.0000     0.4952 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0353   0.0000 &   0.4952 r
  data arrival time                                                                    0.4952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  clock reconvergence pessimism                                            -0.0048     0.3110
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3110 r
  library hold time                                                        -0.0263     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1970   0.0000   0.3066 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0349   0.1873   0.4938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.3140   0.0000   0.4938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.4938 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.3140      0.0000     0.4938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.4938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.3140   0.0000   0.4938 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0349   0.0000 &   0.4939 r
  data arrival time                                                                    0.4939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3142     0.3142
  clock reconvergence pessimism                                            -0.0048     0.3094
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3094 r
  library hold time                                                        -0.0262     0.2833
  data required time                                                                   0.2833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2833
  data arrival time                                                                   -0.4939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2386     0.2386
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0842   0.0000   0.2386 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0321   0.1919     0.4305 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.3488     0.0000     0.4305 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4305 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.3488              0.0000     0.4305 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4305 f
  core/be/wb_pkt[43] (net)                              3.3488              0.0000     0.4305 f
  core/be/icc_place88/INP (NBUFFX8)                               0.0321    0.0000 &   0.4305 f
  core/be/icc_place88/Z (NBUFFX8)                                 0.0402    0.0712 @   0.5017 f
  core/be/n132 (net)                            5      29.5883              0.0000     0.5017 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5017 f
  core/be/be_checker/wb_pkt_i[43] (net)                29.5883              0.0000     0.5017 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5017 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      29.5883              0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5017 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  29.5883     0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  29.5883   0.0000     0.5017 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0291   0.0013 @   0.5030 f d 
  data arrival time                                                                    0.5030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2472     0.2472
  clock reconvergence pessimism                                            -0.0049     0.2424
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2424 r
  library hold time                                                         0.0500     0.2924
  data required time                                                                   0.2924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2924
  data arrival time                                                                   -0.5030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1978   0.0000   0.3069 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0348   0.1873   0.4942 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.2685   0.0000   0.4942 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4942 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.2685      0.0000     0.4942 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4942 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.2685   0.0000   0.4942 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0348   0.0000 &   0.4942 r
  data arrival time                                                                    0.4942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0048     0.3097
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3097 r
  library hold time                                                        -0.0261     0.2836
  data required time                                                                   0.2836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2836
  data arrival time                                                                   -0.4942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0842   0.0000   0.2399 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0364   0.1954     0.4353 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   5.1999     0.0000     0.4353 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4353 f
  core/be/be_calculator/wb_pkt_o[63] (net)              5.1999              0.0000     0.4353 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4353 f
  core/be/wb_pkt[63] (net)                              5.1999              0.0000     0.4353 f
  core/be/icc_place67/INP (NBUFFX8)                               0.0364   -0.0030 &   0.4323 f
  core/be/icc_place67/Z (NBUFFX8)                                 0.0404    0.0723 @   0.5046 f
  core/be/n111 (net)                            5      29.5957              0.0000     0.5046 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5046 f
  core/be/be_checker/wb_pkt_i[63] (net)                29.5957              0.0000     0.5046 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5046 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      29.5957              0.0000     0.5046 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5046 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  29.5957     0.0000     0.5046 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5046 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  29.5957   0.0000     0.5046 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0293  -0.0024 @   0.5022 f d 
  data arrival time                                                                    0.5022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2464     0.2464
  clock reconvergence pessimism                                            -0.0049     0.2416
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2416 r
  library hold time                                                         0.0500     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1804   0.0000    0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0335    0.1850     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.7948      0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4818 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.7948              0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.7948           0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0335   0.0000 &   0.4818 r
  data arrival time                                                                    0.4818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0048     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                        -0.0255     0.2711
  data required time                                                                   0.2711
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2711
  data arrival time                                                                   -0.4818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1970   0.0000   0.3062 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0629   0.2264     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  16.9572     0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.5326 f
  core/be/be_calculator/commit_pkt_o[108] (net)        16.9572              0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  16.9572           0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0629   0.0002 &   0.5328 f
  data arrival time                                                                    0.5328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  clock reconvergence pessimism                                            -0.0048     0.3103
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.3103 r
  library hold time                                                         0.0118     0.3220
  data required time                                                                   0.3220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3220
  data arrival time                                                                   -0.5328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1857   0.0000    0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0355    0.1868     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.5320      0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4823 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.5320              0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.5320           0.0000     0.4823 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0355   0.0000 &   0.4823 r
  data arrival time                                                                    0.4823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0048     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                        -0.0262     0.2716
  data required time                                                                   0.2716
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2716
  data arrival time                                                                   -0.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


1
