{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 00:32:59 2010 " "Info: Processing started: Sun Dec 19 00:32:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/seg7.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/seg7.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq_fulladder " "Info: Found design unit 1: fulladder-arq_fulladder" {  } { { "fulladder.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/fulladder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/fulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somasub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file somasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somasub-arq_somasub " "Info: Found design unit 1: somasub-arq_somasub" {  } { { "somasub.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/somasub.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somasub " "Info: Found entity 1: somasub" {  } { { "somasub.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/somasub.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_ula " "Info: Found design unit 1: ula-arq_ula" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste-arq_teste " "Info: Found design unit 1: teste-arq_teste" {  } { { "teste.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/teste.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teste " "Info: Found entity 1: teste" {  } { { "teste.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/teste.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_81.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexador_81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_81-arq_multiplexador_81 " "Info: Found design unit 1: multiplexador_81-arq_multiplexador_81" {  } { { "multiplexador_81.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_81.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_81 " "Info: Found entity 1: multiplexador_81" {  } { { "multiplexador_81.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_81.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_21.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexador_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_21-arq_multiplexador_21 " "Info: Found design unit 1: multiplexador_21-arq_multiplexador_21" {  } { { "multiplexador_21.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_21.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_21 " "Info: Found entity 1: multiplexador_21" {  } { { "multiplexador_21.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_21.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deslocad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocad-arq_deslocad " "Info: Found design unit 1: deslocad-arq_deslocad" {  } { { "deslocad.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocad.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deslocad " "Info: Found entity 1: deslocad" {  } { { "deslocad.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocae.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deslocae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocae-arq_deslocae " "Info: Found design unit 1: deslocae-arq_deslocae" {  } { { "deslocae.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocae.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deslocae " "Info: Found entity 1: deslocae" {  } { { "deslocae.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocae.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file verifica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verifica-arq_verifica " "Info: Found design unit 1: verifica-arq_verifica" {  } { { "verifica.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 verifica " "Info: Found entity 1: verifica" {  } { { "verifica.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Info: Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somasub somasub:Soma " "Info: Elaborating entity \"somasub\" for hierarchy \"somasub:Soma\"" {  } { { "ula.vhd" "Soma" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder somasub:Soma\|fulladder:Full1 " "Info: Elaborating entity \"fulladder\" for hierarchy \"somasub:Soma\|fulladder:Full1\"" {  } { { "somasub.vhd" "Full1" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/somasub.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocae deslocae:Deslocaesquerda " "Info: Elaborating entity \"deslocae\" for hierarchy \"deslocae:Deslocaesquerda\"" {  } { { "ula.vhd" "Deslocaesquerda" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_21 deslocae:Deslocaesquerda\|multiplexador_21:Multiplexador1 " "Info: Elaborating entity \"multiplexador_21\" for hierarchy \"deslocae:Deslocaesquerda\|multiplexador_21:Multiplexador1\"" {  } { { "deslocae.vhd" "Multiplexador1" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocae.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocad deslocad:Deslocadireita " "Info: Elaborating entity \"deslocad\" for hierarchy \"deslocad:Deslocadireita\"" {  } { { "ula.vhd" "Deslocadireita" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_81 multiplexador_81:Multiplexador " "Info: Elaborating entity \"multiplexador_81\" for hierarchy \"multiplexador_81:Multiplexador\"" {  } { { "ula.vhd" "Multiplexador" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verifica verifica:Verificazero " "Info: Elaborating entity \"verifica\" for hierarchy \"verifica:Verificazero\"" {  } { { "ula.vhd" "Verificazero" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:Display " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:Display\"" {  } { { "ula.vhd" "Display" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "s\[7\] VCC " "Warning (13410): Pin \"s\[7\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[8\] VCC " "Warning (13410): Pin \"s\[8\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[9\] VCC " "Warning (13410): Pin \"s\[9\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[10\] VCC " "Warning (13410): Pin \"s\[10\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[11\] VCC " "Warning (13410): Pin \"s\[11\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[12\] VCC " "Warning (13410): Pin \"s\[12\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 00:33:03 2010 " "Info: Processing ended: Sun Dec 19 00:33:03 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
