#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Sep 13 11:43:02 2020
# Process ID: 20716
# Current directory: C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8452
# Log file: C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 11:46:54 2020...

t/Statki/Statki.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 777.094 ; gain = 35.660
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 797.340 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/Statki.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/Statki.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Sep 13 11:54:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/synth_1/runme.log
[Sun Sep 13 11:54:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Sep 13 12:06:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/synth_1/runme.log
[Sun Sep 13 12:06:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki_board.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki_board.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.641 ; gain = 511.113
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki_early.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki_late.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp1/Statki_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2126.746 ; gain = 18.102
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2126.746 ; gain = 18.102
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2242.684 ; gain = 873.207
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2371.152 ; gain = 31.695
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2427.051 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Sep 13 12:23:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/synth_1/runme.log
[Sun Sep 13 12:23:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/Statki.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
archive_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki_final_version.xpr.zip} -temp_dir C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki_final_version.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2543.641 ; gain = 0.000
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Sep 13 14:59:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/synth_1/runme.log
[Sun Sep 13 14:59:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki_board.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki_board.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki_early.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki_late.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp3/Statki_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.945 ; gain = 18.023
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.945 ; gain = 18.023
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.762 ; gain = 231.758
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_project Statki
current_project Statki(2)
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 13:20:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/synth_1/runme.log
[Mon Sep 14 13:20:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183795854A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183795854A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/Statki.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 1459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_generator/inst'
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_generator/inst'
Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki.xdc]
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_generator/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2864.953 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_generator/inst'
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_generator/inst'
Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki.xdc]
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_generator/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2864.953 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 14:28:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/synth_1/runme.log
[Mon Sep 14 14:28:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/impl_1/runme.log
current_project Statki
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2864.953 ; gain = 0.000
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_project Statki(2)
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki_board.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki_board.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki_early.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki_late.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp9/Statki_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3097.285 ; gain = 16.090
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3097.285 ; gain = 16.090
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.523 ; gain = 221.496
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name 14:40_14_09
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
current_project Statki
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 14:41:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep 14 14:44:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/synth_1/runme.log
[Mon Sep 14 14:44:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_project Statki(2)
current_project Statki
refresh_design
INFO: [Netlist 29-17] Analyzing 1459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki_board.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki_board.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3342.668 ; gain = 0.000
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki_early.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki.xdc]
Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki_late.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/dcp11/Statki_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3342.668 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3342.668 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:02:34 . Memory (MB): peak = 3342.668 ; gain = 1.656
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3388.164 ; gain = 45.496
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_project Statki(2)
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 1458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Common 17-344] 'open_run' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/frequency_adjuster.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/uart_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/Statki.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/draw_background.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_communication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/mod_m_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/write_names.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Lab_VII/Test/char_rom_16x16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/frequency_adjuster.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/uart_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/Statki.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/draw_background.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_communication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/mod_m_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/write_names.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Lab_VII/Test/char_rom_16x16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/frequency_adjuster.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/uart_buffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/Statki.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/draw_background.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_communication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/mod_m_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.srcs/sources_1/new/write_names.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Lab_VII/Test/char_rom_16x16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/fifo.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_run best_perf -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
current_run [get_runs best_perf]
set_property strategy Flow_PerfOptimized_high [get_runs best_perf]
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Mon Sep 14 20:23:56 2020] Launched best_perf...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/best_perf/runme.log
[Mon Sep 14 20:23:57 2020] Launched impl_2...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3422.270 ; gain = 0.000
open_run best_perf -name best_perf
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 1480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_generator/inst'
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_generator/inst'
Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/constrs_1/imports/Statki_projekt/Statki.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/constrs_1/imports/Statki_projekt/Statki.xdc]
Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_generator/inst'
Finished Parsing XDC File [c:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_generator/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3579.230 ; gain = 156.961
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name default_timing
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_run implementation_performance -flow {Vivado Synthesis 2017} -strategy Flow_PerfOptimized_high -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
current_run [get_runs implementation_performance]
set_property strategy Performance_Retiming [get_runs impl_2]
launch_runs impl_3 -to_step write_bitstream -jobs 2
[Mon Sep 14 20:38:30 2020] Launched implementation_performance...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/implementation_performance/runme.log
[Mon Sep 14 20:38:30 2020] Launched impl_3...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/impl_3/runme.log
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_implement_perf
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3669.988 ; gain = 0.000
reset_run implementation_performance
launch_runs impl_3 -to_step write_bitstream -jobs 2
[Mon Sep 14 20:56:07 2020] Launched implementation_performance...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/implementation_performance/runme.log
[Mon Sep 14 20:56:07 2020] Launched impl_3...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_final_version/Statki/Statki.runs/impl_3/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_with_reg
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
create_project Ships {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3669.988 ; gain = 0.000
current_project Statki
current_project Ships
add_files -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_char.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_rect.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/data_delay.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_buffer.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/image_rom.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/char_rom_16x16.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_rx.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_background.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/mod_m_counter.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_tx.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/find_ships.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/data_buffer.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/UART_connection.v} {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Statki(2)
current_project Ships
add_files -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v}}
update_compile_order -fileset sources_1
current_project Statki(2)
add_files -fileset constrs_1 -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc}}
current_project Ships
add_files -fileset constrs_1 -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc}}
current_project Statki(2)
add_files -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v}}
remove_files  {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v'
current_project Ships
add_files -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v}}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 21:36:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 21:36:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/runme.log
current_project Statki(2)
current_project Ships
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Statki(2)
current_project Ships
add_files -norecurse {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 21:40:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 21:40:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/runme.log
current_project Statki(2)
current_project Ships
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 21:43:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 21:43:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 21:53:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 21:53:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/UART_connection.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/UART_connection.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/data_buffer.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/data_buffer.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/data_delay.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/data_delay.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/image_rom.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/image_rom.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 23:21:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 23:21:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/runme.log
current_project Statki
close_project
close_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3705.527 ; gain = 0.000
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3705.527 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/Ships.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project Statki(2)
close_project
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 3705.527 ; gain = 0.000
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_projekt/Statki/Statki.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3705.527 ; gain = 0.000
current_project Ships
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 23:35:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 23:35:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ships/Ships.runs/impl_1/runme.log
archive_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ostateczna_wersja.xpr.zip} -temp_dir C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Ostateczna_wersja.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3705.527 ; gain = 0.000
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships/Ships.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep 14 23:51:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships/Ships.runs/synth_1/runme.log
[Mon Sep 14 23:51:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships/Ships.runs/impl_1/runme.log
current_project Statki
close_project
close_hw
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships/Ships.runs/impl_1/Ships.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships/Ships.runs/impl_1/Ships.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project Ships
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Ships
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3705.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ships' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v:9]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Vivaldo/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (8#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (9#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseCtl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'uart_communication' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:1]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart.v:1]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/mod_m_counter.v:2]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (10#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/mod_m_counter.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_rx.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (11#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v:2]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'fifo' (12#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_tx.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (13#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_tx.v:2]
INFO: [Synth 8-256] done synthesizing module 'uart' (14#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v:2]
	Parameter zero bound to: 2'b00 
	Parameter wait0 bound to: 2'b01 
	Parameter one bound to: 2'b10 
	Parameter wait1 bound to: 2'b11 
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v:43]
INFO: [Synth 8-256] done synthesizing module 'debounce' (15#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/debounce.v:2]
WARNING: [Synth 8-3848] Net btn in module/entity uart_communication does not have driver. [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:12]
INFO: [Synth 8-256] done synthesizing module 'uart_communication' (16#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:1]
INFO: [Synth 8-638] synthesizing module 'uart_buffer' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'uart_buffer' (17#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_buffer.v:9]
INFO: [Synth 8-638] synthesizing module 'ProgramData' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v:11]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter ACTIVE bound to: 2'b00 
	Parameter CHECKING bound to: 2'b01 
	Parameter WAITING bound to: 2'b10 
	Parameter CHOOSING_SIZE_BUTTONS_WIDTH bound to: 200 - type: integer 
	Parameter CHOOSING_SIZE_BUTTONS_LENGTH bound to: 100 - type: integer 
	Parameter CHOOSING_SIZE_BUTTONS_YPOS bound to: 250 - type: integer 
	Parameter CHOOSING_SIZE_BUTTON1_XPOS bound to: 50 - type: integer 
	Parameter CHOOSING_SIZE_BUTTON2_XPOS bound to: 300 - type: integer 
	Parameter CHOOSING_SIZE_BUTTON3_XPOS bound to: 550 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v:147]
INFO: [Synth 8-256] done synthesizing module 'ProgramData' (18#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/ProgramData.v:11]
INFO: [Synth 8-638] synthesizing module 'place_ships' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:10]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
	Parameter SHIPS_INTERSPACE bound to: 10 - type: integer 
	Parameter SHIP_5X_XPOS bound to: 10 - type: integer 
	Parameter SHIP_4X_XPOS bound to: 60 - type: integer 
	Parameter SHIP_3X_XPOS bound to: 110 - type: integer 
	Parameter SHIP_2X_XPOS bound to: 160 - type: integer 
	Parameter SHIP_1X_XPOS bound to: 210 - type: integer 
	Parameter SHIPS_YPOS bound to: 580 - type: integer 
	Parameter NO_ACTION bound to: 2'b00 
	Parameter VERTICAL bound to: 2'b10 
	Parameter HORIZONTAL bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:283]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:426]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:506]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:606]
WARNING: [Synth 8-6014] Unused sequential element last_left_tick_reg was removed.  [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:71]
INFO: [Synth 8-256] done synthesizing module 'place_ships' (19#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/place_ships.v:10]
INFO: [Synth 8-638] synthesizing module 'find_ships' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/find_ships.v:10]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'find_ships' (20#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/find_ships.v:10]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:11]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (21#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/vga_timing.v:11]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_background.v:10]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (22#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_background.v:10]
INFO: [Synth 8-638] synthesizing module 'draw_game' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_rect.v:9]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter BUTTONS_WIDTH bound to: 200 - type: integer 
	Parameter BUTTONS_LENGTH bound to: 100 - type: integer 
	Parameter BUTTONS_YPOS bound to: 250 - type: integer 
	Parameter BUTTON1_XPOS bound to: 50 - type: integer 
	Parameter BUTTON2_XPOS bound to: 300 - type: integer 
	Parameter BUTTON3_XPOS bound to: 550 - type: integer 
	Parameter BOARD_XPOS bound to: 40 - type: integer 
	Parameter BOARD_YPOS bound to: 40 - type: integer 
	Parameter SQUARE_SIZE bound to: 40 - type: integer 
	Parameter SHIPS_INTERSPACE bound to: 10 - type: integer 
	Parameter SHIP_5X_XPOS bound to: 10 - type: integer 
	Parameter SHIP_4X_XPOS bound to: 60 - type: integer 
	Parameter SHIP_3X_XPOS bound to: 110 - type: integer 
	Parameter SHIP_2X_XPOS bound to: 160 - type: integer 
	Parameter SHIP_1X_XPOS bound to: 210 - type: integer 
	Parameter SHIPS_YPOS bound to: 580 - type: integer 
	Parameter NO_ACTION bound to: 2'b00 
	Parameter VERTICAL bound to: 2'b10 
	Parameter HORIZONTAL bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'draw_game' (23#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_rect.v:9]
INFO: [Synth 8-638] synthesizing module 'draw_char' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_char.v:9]
	Parameter H_MIN bound to: 0 - type: integer 
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter Y_MIN bound to: 0 - type: integer 
	Parameter Y_MAX bound to: 600 - type: integer 
	Parameter X_POSITION bound to: 300 - type: integer 
	Parameter Y_POSITION bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_char' (24#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/draw_char.v:9]
INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/char_rom_16x16.v:9]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHOSING_BOARD_SIZE bound to: 4'b0001 
	Parameter CHOSING_PLAYERS bound to: 4'b0010 
	Parameter PLACING_SHIPS bound to: 4'b0011 
	Parameter FINDING_SHIPS bound to: 4'b0100 
	Parameter SCREEN_BLANKING bound to: 4'b0101 
	Parameter GAME_ENDING bound to: 4'b0110 
	Parameter ZERO bound to: 48 - type: integer 
	Parameter A bound to: 65 - type: integer 
	Parameter B bound to: 66 - type: integer 
	Parameter C bound to: 67 - type: integer 
	Parameter D bound to: 68 - type: integer 
	Parameter E bound to: 69 - type: integer 
	Parameter F bound to: 70 - type: integer 
	Parameter G bound to: 71 - type: integer 
	Parameter H bound to: 72 - type: integer 
	Parameter I bound to: 73 - type: integer 
	Parameter J bound to: 74 - type: integer 
	Parameter K bound to: 75 - type: integer 
	Parameter L bound to: 76 - type: integer 
	Parameter M bound to: 77 - type: integer 
	Parameter N bound to: 78 - type: integer 
	Parameter O bound to: 79 - type: integer 
	Parameter P bound to: 80 - type: integer 
	Parameter Q bound to: 81 - type: integer 
	Parameter R bound to: 82 - type: integer 
	Parameter S bound to: 83 - type: integer 
	Parameter T bound to: 84 - type: integer 
	Parameter U bound to: 85 - type: integer 
	Parameter V bound to: 86 - type: integer 
	Parameter W bound to: 87 - type: integer 
	Parameter X bound to: 88 - type: integer 
	Parameter Y bound to: 89 - type: integer 
	Parameter Z bound to: 90 - type: integer 
	Parameter a bound to: 97 - type: integer 
	Parameter b bound to: 98 - type: integer 
	Parameter c bound to: 99 - type: integer 
	Parameter d bound to: 100 - type: integer 
	Parameter e bound to: 101 - type: integer 
	Parameter f bound to: 102 - type: integer 
	Parameter g bound to: 103 - type: integer 
	Parameter h bound to: 104 - type: integer 
	Parameter i bound to: 105 - type: integer 
	Parameter j bound to: 106 - type: integer 
	Parameter k bound to: 107 - type: integer 
	Parameter l bound to: 108 - type: integer 
	Parameter m bound to: 109 - type: integer 
	Parameter n bound to: 110 - type: integer 
	Parameter o bound to: 111 - type: integer 
	Parameter p bound to: 112 - type: integer 
	Parameter q bound to: 113 - type: integer 
	Parameter r bound to: 114 - type: integer 
	Parameter s bound to: 115 - type: integer 
	Parameter t bound to: 116 - type: integer 
	Parameter u bound to: 117 - type: integer 
	Parameter v bound to: 118 - type: integer 
	Parameter w bound to: 119 - type: integer 
	Parameter x bound to: 120 - type: integer 
	Parameter y bound to: 121 - type: integer 
	Parameter z bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (25#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/char_rom_16x16.v:9]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (26#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/font_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (27#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/MouseDisplay.vhd:129]
WARNING: [Synth 8-350] instance 'my_Display' of module 'MouseDisplay' requires 13 connections, but only 12 given [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v:310]
INFO: [Synth 8-256] done synthesizing module 'Ships' (28#1) [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Statki.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3705.527 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin btn_db_unit:sw to constant 0 [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/uart_communication.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 3705.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc]
Finished Parsing XDC File [C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Pliki/Ships.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 3705.527 ; gain = 0.000
75 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 3705.527 ; gain = 0.000
archive_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships_with_bitstream.xpr.zip} -temp_dir C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_zip/Ships_with_bitstream.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 3705.527 ; gain = 0.000
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships/Ships.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3705.527 ; gain = 0.000
update_compile_order -fileset sources_1
close_hw
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795854A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795854A
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships/Ships.runs/impl_1/Ships.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships/Ships.runs/impl_1/Ships.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_project
current_project Ships
archive_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Final_zip.xpr.zip} -temp_dir C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki/Final_zip.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3705.527 ; gain = 0.000
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/vivado/Ships.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/vivado'
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
archive_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/Statki_bitstream.xpr.zip} -temp_dir C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/vivado'
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/Statki_bitstream.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3705.527 ; gain = 0.000
close_project
open_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/uec2_projekt_statki/vivado/Ships.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/uec2_projekt_statki/vivado'
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
archive_project {C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/uec2_projekt_statki/Statki.xpr.zip} -temp_dir C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/uec2_projekt_statki/uec2_projekt_statki/vivado'
INFO: [Project 1-313] Project file moved from 'C:/Users/Krzysiek/Desktop/Elektronika cyfrowa/Statki_bitsream/Ships' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivaldo/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Krzysiek/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20508-Marek-Komputer/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
