{
	"acmid": "113938.149396",
	"author": ["A. Stoll", "Peter Duzy"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/StollD92",
	"ee": "http://portal.acm.org/citation.cfm?id=113938.149396",
	"pages": "188-193",
	"publisher": "IEEE Computer Society Press",
	"tag": ["constraints", "synthesis"],
	"title": "High-Level Synthesis from VHDL with Exact Timing Constraints",
	"type": "inproceedings",
	"year": 1992
}