INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/ip/dist_mem_gen_0_2/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/PCins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/PCplus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/PCBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab05/lab05.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
