// Seed: 4260122672
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always if (1);
  always $unsigned(83);
  ;
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        begin : LABEL_3
          begin : LABEL_4
            id_5 <= id_2;
          end
        end
      end
    end
    $unsigned(77);
    ;
  end
  logic id_6;
  ;
  wire id_7;
  ;
  assign id_5 = -1 ? id_4 : id_6;
endmodule
