Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/hendri/Documents/workspaceXilinx/simpleSchematic/simple_simple_sch_tb_isim_beh.exe -prj /home/hendri/Documents/workspaceXilinx/simpleSchematic/simple_simple_sch_tb_beh.prj work.simple_simple_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/hendri/Documents/workspaceXilinx/simpleSchematic/simple.vhf" into library work
Parsing VHDL file "/home/hendri/Documents/workspaceXilinx/simpleSchematic/simpleTestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 45928 KB
Fuse CPU Usage: 2600 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity simple [simple_default]
Compiling architecture behavioral of entity simple_simple_sch_tb
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
