
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003302                       # Number of seconds simulated
sim_ticks                                  3302350602                       # Number of ticks simulated
final_tick                               574805273721                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60194                       # Simulator instruction rate (inst/s)
host_op_rate                                    78985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  94385                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893988                       # Number of bytes of host memory used
host_seconds                                 34988.07                       # Real time elapsed on the host
sim_insts                                  2106080924                       # Number of instructions simulated
sim_ops                                    2763546505                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       190464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       234496                       # Number of bytes read from this memory
system.physmem.bytes_read::total               428672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        76672                       # Number of bytes written to this memory
system.physmem.bytes_written::total             76672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1488                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1832                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3349                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             599                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  599                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       620164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57675281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     71008814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129808143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       620164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1124048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23217402                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23217402                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23217402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       620164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57675281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     71008814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153025545                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7919307                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875101                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510574                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185664                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415361                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374091                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207553                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5859                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15987908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875101                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581644                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910307                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        388228                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669015                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7789091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4497233     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164617      2.11%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297821      3.82%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280971      3.61%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456541      5.86%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475538      6.11%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114096      1.46%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86716      1.11%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415558     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7789091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363050                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018852                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495037                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       375283                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183106                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12758                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722897                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17892540                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722897                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643925                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         130010                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43232                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045663                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203355                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17409417                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69269                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23125263                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79256508                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79256508                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8212219                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544005                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2670680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9945                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196958                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16457940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13847315                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        19151                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5030404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13789424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7789091                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840919                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2723419     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448723     18.60%     53.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257786     16.15%     69.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773239      9.93%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806233     10.35%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473317      6.08%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211548      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56110      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38716      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7789091                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55013     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17944     21.60%     87.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10123     12.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865849     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109606      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375525     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495335      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13847315                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.748551                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              83080                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.006000                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35585947                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21490394                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13384868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13930395                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34653                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785726                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144742                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722897                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          70725                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5883                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16459945                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2670680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208415                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13581553                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280494                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265757                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763535                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049086                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483041                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714993                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13400394                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13384868                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8222698                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20108907                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690156                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408908                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371777                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5088233                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185957                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7066194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3270358     46.28%     46.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494146     21.14%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833745     11.80%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283294      4.01%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272693      3.86%     87.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113534      1.61%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298487      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88601      1.25%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411336      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7066194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371777                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931215                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411336                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23114868                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33643542                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 130216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.791931                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.791931                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.262737                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.262737                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62799243                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17556201                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18414394                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7919307                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2848901                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2316852                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196079                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1159751                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1103111                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298664                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8372                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2852078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15798504                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2848901                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1401775                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3469368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1049571                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        600048                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1396431                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7770722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4301354     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304729      3.92%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243808      3.14%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595970      7.67%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161253      2.08%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207501      2.67%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151582      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84336      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1720189     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7770722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359741                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994935                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2984926                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       583818                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3333864                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844877                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484900                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4414                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18880994                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10050                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844877                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3205529                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126552                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       133397                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3131253                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329109                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18207043                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2787                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135075                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103027                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          367                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25486698                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84978510                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84978510                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15559604                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9927014                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3760                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2140                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           908166                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1702963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       865171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14008                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       310878                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17203414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13633819                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27206                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5982955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18296809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7770722                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2717607     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1656689     21.32%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1107502     14.25%     70.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807085     10.39%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       689550      8.87%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360057      4.63%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       308655      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58160      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65417      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7770722                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80276     70.82%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16985     14.98%     85.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16088     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11363073     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193395      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1507      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1351786      9.91%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       724058      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13633819                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721592                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113349                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008314                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35178914                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23190059                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13284676                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13747168                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50880                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       678916                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224793                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844877                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53828                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7432                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17207042                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1702963                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       865171                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2119                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227240                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13415837                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1268777                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1974238                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1893085                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            705461                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.694067                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13293730                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13284676                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8655556                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24451437                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677505                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.353990                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9115124                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11194251                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6012820                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195973                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6925845                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136483                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2712266     39.16%     39.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1910719     27.59%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       774949     11.19%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436555      6.30%     84.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358376      5.17%     89.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145626      2.10%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174669      2.52%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87159      1.26%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       325526      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6925845                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9115124                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11194251                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1664422                       # Number of memory references committed
system.switch_cpus1.commit.loads              1024044                       # Number of loads committed
system.switch_cpus1.commit.membars               1508                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1608384                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10086435                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227890                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       325526                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23807390                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35259663                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 148585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9115124                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11194251                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9115124                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.868810                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.868810                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.151000                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.151000                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60341247                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18365102                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17420474                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3016                       # number of misc regfile writes
system.l2.replacements                           3349                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           524431                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19733                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.576344                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           249.519986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.990870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    761.504436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.969175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    917.728251                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8074.088177                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6353.199106                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.046479                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.056014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.492803                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.387769                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3550                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4853                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8403                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2501                       # number of Writeback hits
system.l2.Writeback_hits::total                  2501                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4853                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8403                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3550                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4853                       # number of overall hits
system.l2.overall_hits::total                    8403                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1488                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1832                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3349                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1488                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1832                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3349                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1488                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1832                       # number of overall misses
system.l2.overall_misses::total                  3349                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       819491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     92925227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       753427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    110749844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       205247989                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       819491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     92925227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       753427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    110749844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        205247989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       819491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     92925227                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       753427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    110749844                       # number of overall miss cycles
system.l2.overall_miss_latency::total       205247989                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11752                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2501                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2501                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11752                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11752                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.295355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.274046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.284973                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.295355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.274046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284973                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.295355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.274046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284973                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51218.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62449.749328                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57955.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60452.971616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61286.350851                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51218.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62449.749328                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57955.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60452.971616                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61286.350851                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51218.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62449.749328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57955.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60452.971616                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61286.350851                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  599                       # number of writebacks
system.l2.writebacks::total                       599                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1488                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1832                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3349                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3349                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       728859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     84296854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       676966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    100171598                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    185874277                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       728859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     84296854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       676966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    100171598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    185874277                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       728859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     84296854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       676966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    100171598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    185874277                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.295355                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.284973                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.295355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.274046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.295355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.274046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284973                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45553.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56651.111559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52074.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54678.819869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55501.426396                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45553.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56651.111559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52074.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54678.819869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55501.426396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45553.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56651.111559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52074.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54678.819869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55501.426396                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.068752                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701110                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844753.425414                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.068752                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024149                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868700                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668996                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668996                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668996                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668996                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668996                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668996                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       973060                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       973060                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       973060                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       973060                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       973060                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       973060                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669015                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669015                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669015                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669015                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51213.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51213.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51213.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51213.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51213.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51213.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       839118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       839118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       839118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       839118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       839118                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       839118                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52444.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52444.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5038                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936385                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5294                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42300.034945                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.790435                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.209565                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780431                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219569                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068027                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504967                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504967                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504967                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504967                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15919                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15919                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15919                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15919                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    717238928                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    717238928                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    717238928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    717238928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    717238928                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    717238928                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520886                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520886                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520886                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520886                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007639                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007639                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006315                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006315                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006315                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006315                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45055.526603                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45055.526603                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45055.526603                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45055.526603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45055.526603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45055.526603                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          956                       # number of writebacks
system.cpu0.dcache.writebacks::total              956                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10881                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10881                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10881                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10881                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5038                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5038                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5038                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5038                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5038                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    121468667                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    121468667                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    121468667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    121468667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    121468667                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    121468667                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24110.493648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24110.493648                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24110.493648                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24110.493648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24110.493648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24110.493648                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969152                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088369827                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194294.006048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969152                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1396413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396413                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1396413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1396413                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396413                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1056651                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1056651                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1056651                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1056651                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1056651                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1056651                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1396431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1396431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1396431                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1396431                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1396431                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1396431                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58702.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58702.833333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58702.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58702.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58702.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58702.833333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       779935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       779935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       779935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       779935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       779935                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       779935                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        59995                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        59995                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        59995                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        59995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        59995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        59995                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6685                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177805496                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6941                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25616.697306                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.164971                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.835029                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867832                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132168                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963947                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963947                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       637363                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        637363                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1994                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1994                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1508                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1508                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1601310                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1601310                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1601310                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1601310                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14286                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14286                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14286                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14286                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14286                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14286                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    514936919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    514936919                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    514936919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    514936919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    514936919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    514936919                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       978233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       978233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       637363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       637363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1615596                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1615596                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1615596                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1615596                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014604                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014604                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008843                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008843                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008843                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008843                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36044.863433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36044.863433                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36044.863433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36044.863433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36044.863433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36044.863433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1545                       # number of writebacks
system.cpu1.dcache.writebacks::total             1545                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7601                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7601                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7601                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7601                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7601                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7601                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6685                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6685                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6685                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    153816924                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    153816924                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    153816924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    153816924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    153816924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    153816924                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004138                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004138                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23009.263126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23009.263126                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23009.263126                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23009.263126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23009.263126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23009.263126                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
