$date
  Mon Apr 03 11:38:40 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_somador $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # s[7:0] $end
$scope module instancia_somador $end
$var reg 8 $ x[7:0] $end
$var reg 8 % y[7:0] $end
$var reg 8 & s[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
b00000000 #
b00000000 $
b00000000 %
b00000000 &
#10000000
b00000100 "
b00000100 #
b00000100 %
b00000100 &
#20000000
b00000011 !
b00000111 #
b00000011 $
b00000111 &
#30000000
b00000011 "
b00000110 #
b00000011 %
b00000110 &
#40000000
b00000010 !
b00000101 #
b00000010 $
b00000101 &
#50000000
b00000001 "
b00000011 #
b00000001 %
b00000011 &
#60000000
b00000100 !
b00000101 #
b00000100 $
b00000101 &
