--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 465672 paths analyzed, 45609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.935ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000996 (SLICE_X40Y32.CIN), 2227 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000996 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 10)
  Clock Path Skew:      -0.356ns (1.710 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.G1      net (fanout=113)      4.768   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/o_acpsubpage0<25>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_11/I_36_8
    SLICE_X39Y38.F3      net (fanout=1)        1.354   tfm_inst/CalculatePixOsCPSP_divfpa<11>
    SLICE_X39Y38.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<6>
                                                       tfm_inst/divfpa<11>71
    SLICE_X40Y25.G2      net (fanout=2)        1.211   tfm_inst/divfpa<11>
    SLICE_X40Y25.COUT    Topcyg                0.561   tfm_inst/inst_divfp/sig00000096
                                                       tfm_inst/inst_divfp/blk00000b41
                                                       tfm_inst/inst_divfp/blk0000097b
    SLICE_X40Y26.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000af
    SLICE_X40Y26.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig00000098
                                                       tfm_inst/inst_divfp/blk0000097d
                                                       tfm_inst/inst_divfp/blk0000097f
    SLICE_X40Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b1
    SLICE_X40Y27.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009a
                                                       tfm_inst/inst_divfp/blk00000981
                                                       tfm_inst/inst_divfp/blk00000983
    SLICE_X40Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b3
    SLICE_X40Y28.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009c
                                                       tfm_inst/inst_divfp/blk00000985
                                                       tfm_inst/inst_divfp/blk00000987
    SLICE_X40Y29.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b5
    SLICE_X40Y29.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009e
                                                       tfm_inst/inst_divfp/blk00000989
                                                       tfm_inst/inst_divfp/blk0000098b
    SLICE_X40Y30.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b8
    SLICE_X40Y30.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk0000098d
                                                       tfm_inst/inst_divfp/blk0000098f
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y31.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk00000991
                                                       tfm_inst/inst_divfp/blk00000993
    SLICE_X40Y32.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000bc
    SLICE_X40Y32.CLK     Tcinck                0.423   tfm_inst/inst_divfp/sig000000a5
                                                       tfm_inst/inst_divfp/blk00000995
                                                       tfm_inst/inst_divfp/blk00000996
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (2.246ns logic, 7.333ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000996 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 9)
  Clock Path Skew:      -0.356ns (1.710 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X48Y64.G1      net (fanout=113)      4.903   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X48Y64.Y       Tilo                  0.195   tfm_inst/inst_divfp/sig0000006b
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_13/I_36_8
    SLICE_X43Y40.F2      net (fanout=1)        1.533   tfm_inst/CalculatePixOsCPSP_divfpa<13>
    SLICE_X43Y40.X       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpb_internal<10>
                                                       tfm_inst/divfpa<13>71
    SLICE_X40Y26.G3      net (fanout=2)        0.812   tfm_inst/divfpa<13>
    SLICE_X40Y26.COUT    Topcyg                0.561   tfm_inst/inst_divfp/sig00000098
                                                       tfm_inst/inst_divfp/blk00000b03
                                                       tfm_inst/inst_divfp/blk0000097f
    SLICE_X40Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b1
    SLICE_X40Y27.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009a
                                                       tfm_inst/inst_divfp/blk00000981
                                                       tfm_inst/inst_divfp/blk00000983
    SLICE_X40Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b3
    SLICE_X40Y28.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009c
                                                       tfm_inst/inst_divfp/blk00000985
                                                       tfm_inst/inst_divfp/blk00000987
    SLICE_X40Y29.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b5
    SLICE_X40Y29.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009e
                                                       tfm_inst/inst_divfp/blk00000989
                                                       tfm_inst/inst_divfp/blk0000098b
    SLICE_X40Y30.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b8
    SLICE_X40Y30.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk0000098d
                                                       tfm_inst/inst_divfp/blk0000098f
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y31.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk00000991
                                                       tfm_inst/inst_divfp/blk00000993
    SLICE_X40Y32.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000bc
    SLICE_X40Y32.CLK     Tcinck                0.423   tfm_inst/inst_divfp/sig000000a5
                                                       tfm_inst/inst_divfp/blk00000995
                                                       tfm_inst/inst_divfp/blk00000996
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (2.158ns logic, 7.248ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000996 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.387ns (Levels of Logic = 10)
  Clock Path Skew:      -0.356ns (1.710 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000996
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.G1      net (fanout=113)      4.768   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/o_acpsubpage0<25>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_11/I_36_8
    SLICE_X39Y38.F3      net (fanout=1)        1.354   tfm_inst/CalculatePixOsCPSP_divfpa<11>
    SLICE_X39Y38.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<6>
                                                       tfm_inst/divfpa<11>71
    SLICE_X40Y25.G2      net (fanout=2)        1.211   tfm_inst/divfpa<11>
    SLICE_X40Y25.COUT    Topcyg                0.369   tfm_inst/inst_divfp/sig00000096
                                                       tfm_inst/inst_divfp/blk0000097b
    SLICE_X40Y26.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000af
    SLICE_X40Y26.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig00000098
                                                       tfm_inst/inst_divfp/blk0000097d
                                                       tfm_inst/inst_divfp/blk0000097f
    SLICE_X40Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b1
    SLICE_X40Y27.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009a
                                                       tfm_inst/inst_divfp/blk00000981
                                                       tfm_inst/inst_divfp/blk00000983
    SLICE_X40Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b3
    SLICE_X40Y28.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009c
                                                       tfm_inst/inst_divfp/blk00000985
                                                       tfm_inst/inst_divfp/blk00000987
    SLICE_X40Y29.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b5
    SLICE_X40Y29.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009e
                                                       tfm_inst/inst_divfp/blk00000989
                                                       tfm_inst/inst_divfp/blk0000098b
    SLICE_X40Y30.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b8
    SLICE_X40Y30.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk0000098d
                                                       tfm_inst/inst_divfp/blk0000098f
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y31.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk00000991
                                                       tfm_inst/inst_divfp/blk00000993
    SLICE_X40Y32.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000bc
    SLICE_X40Y32.CLK     Tcinck                0.423   tfm_inst/inst_divfp/sig000000a5
                                                       tfm_inst/inst_divfp/blk00000995
                                                       tfm_inst/inst_divfp/blk00000996
    -------------------------------------------------  ---------------------------
    Total                                      9.387ns (2.054ns logic, 7.333ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000a52 (SLICE_X43Y51.F3), 156 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000a52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.526ns (Levels of Logic = 5)
  Clock Path Skew:      -0.368ns (1.698 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000a52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X48Y63.G1      net (fanout=113)      4.699   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X48Y63.Y       Tilo                  0.195   tfm_inst/inst_divfp/sig00000030
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_26/I_36_8
    SLICE_X41Y56.G3      net (fanout=1)        1.042   tfm_inst/CalculatePixOsCPSP_divfpa<26>
    SLICE_X41Y56.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<2>
                                                       tfm_inst/divfpa<26>82_SW0
    SLICE_X41Y56.F3      net (fanout=1)        0.222   tfm_inst/divfpa<26>82_SW0/O
    SLICE_X41Y56.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<2>
                                                       tfm_inst/divfpa<26>82
    SLICE_X44Y50.G1      net (fanout=3)        1.819   tfm_inst/divfpa<26>
    SLICE_X44Y50.Y       Tilo                  0.195   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/ee2433<14>
                                                       tfm_inst/inst_divfp/blk00000a8c
    SLICE_X43Y51.F3      net (fanout=1)        0.391   tfm_inst/inst_divfp/sig0000001b
    SLICE_X43Y51.CLK     Tfck                  0.235   tfm_inst/inst_divfp/sig0000000e
                                                       tfm_inst/inst_divfp/blk00000a8e
                                                       tfm_inst/inst_divfp/blk00000a52
    -------------------------------------------------  ---------------------------
    Total                                      9.526ns (1.353ns logic, 8.173ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000a52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.463ns (Levels of Logic = 5)
  Clock Path Skew:      -0.368ns (1.698 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000a52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X54Y57.F2      net (fanout=113)      4.852   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X54Y57.X       Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<30>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_24/I_36_8
    SLICE_X43Y48.G2      net (fanout=1)        1.197   tfm_inst/CalculatePixOsCPSP_divfpa<24>
    SLICE_X43Y48.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/divfpa_internal<30>
                                                       tfm_inst/divfpa<24>44
    SLICE_X43Y48.F3      net (fanout=1)        0.222   tfm_inst/divfpa<24>44/O
    SLICE_X43Y48.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/divfpa_internal<30>
                                                       tfm_inst/divfpa<24>82
    SLICE_X44Y50.G3      net (fanout=3)        0.448   tfm_inst/divfpa<24>
    SLICE_X44Y50.Y       Tilo                  0.195   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/ee2433<14>
                                                       tfm_inst/inst_divfp/blk00000a8c
    SLICE_X43Y51.F3      net (fanout=1)        0.391   tfm_inst/inst_divfp/sig0000001b
    SLICE_X43Y51.CLK     Tfck                  0.235   tfm_inst/inst_divfp/sig0000000e
                                                       tfm_inst/inst_divfp/blk00000a8e
                                                       tfm_inst/inst_divfp/blk00000a52
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (1.353ns logic, 7.110ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000a52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 5)
  Clock Path Skew:      -0.368ns (1.698 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000a52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X54Y55.G2      net (fanout=113)      4.686   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X54Y55.Y       Tilo                  0.195   tfm_inst/inst_calculateVdd/XLXI_1/divfpb<21>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_25/I_36_8
    SLICE_X45Y54.G1      net (fanout=1)        0.899   tfm_inst/CalculatePixOsCPSP_divfpa<25>
    SLICE_X45Y54.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<20>
                                                       tfm_inst/divfpa<25>82_SW0
    SLICE_X45Y54.F3      net (fanout=1)        0.222   tfm_inst/divfpa<25>82_SW0/O
    SLICE_X45Y54.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<20>
                                                       tfm_inst/divfpa<25>82
    SLICE_X44Y50.G2      net (fanout=3)        0.536   tfm_inst/divfpa<25>
    SLICE_X44Y50.Y       Tilo                  0.195   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/ee2433<14>
                                                       tfm_inst/inst_divfp/blk00000a8c
    SLICE_X43Y51.F3      net (fanout=1)        0.391   tfm_inst/inst_divfp/sig0000001b
    SLICE_X43Y51.CLK     Tfck                  0.235   tfm_inst/inst_divfp/sig0000000e
                                                       tfm_inst/inst_divfp/blk00000a8e
                                                       tfm_inst/inst_divfp/blk00000a52
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (1.353ns logic, 6.734ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000997 (SLICE_X40Y31.CIN), 2126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000997 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.545ns (Levels of Logic = 9)
  Clock Path Skew:      -0.339ns (1.727 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000997
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.G1      net (fanout=113)      4.768   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/o_acpsubpage0<25>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_11/I_36_8
    SLICE_X39Y38.F3      net (fanout=1)        1.354   tfm_inst/CalculatePixOsCPSP_divfpa<11>
    SLICE_X39Y38.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<6>
                                                       tfm_inst/divfpa<11>71
    SLICE_X40Y25.G2      net (fanout=2)        1.211   tfm_inst/divfpa<11>
    SLICE_X40Y25.COUT    Topcyg                0.561   tfm_inst/inst_divfp/sig00000096
                                                       tfm_inst/inst_divfp/blk00000b41
                                                       tfm_inst/inst_divfp/blk0000097b
    SLICE_X40Y26.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000af
    SLICE_X40Y26.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig00000098
                                                       tfm_inst/inst_divfp/blk0000097d
                                                       tfm_inst/inst_divfp/blk0000097f
    SLICE_X40Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b1
    SLICE_X40Y27.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009a
                                                       tfm_inst/inst_divfp/blk00000981
                                                       tfm_inst/inst_divfp/blk00000983
    SLICE_X40Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b3
    SLICE_X40Y28.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009c
                                                       tfm_inst/inst_divfp/blk00000985
                                                       tfm_inst/inst_divfp/blk00000987
    SLICE_X40Y29.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b5
    SLICE_X40Y29.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009e
                                                       tfm_inst/inst_divfp/blk00000989
                                                       tfm_inst/inst_divfp/blk0000098b
    SLICE_X40Y30.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b8
    SLICE_X40Y30.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk0000098d
                                                       tfm_inst/inst_divfp/blk0000098f
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y31.CLK     Tcinck                0.478   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk00000991
                                                       tfm_inst/inst_divfp/blk00000994
                                                       tfm_inst/inst_divfp/blk00000997
    -------------------------------------------------  ---------------------------
    Total                                      9.545ns (2.212ns logic, 7.333ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000997 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.372ns (Levels of Logic = 8)
  Clock Path Skew:      -0.339ns (1.727 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000997
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X48Y64.G1      net (fanout=113)      4.903   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X48Y64.Y       Tilo                  0.195   tfm_inst/inst_divfp/sig0000006b
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_13/I_36_8
    SLICE_X43Y40.F2      net (fanout=1)        1.533   tfm_inst/CalculatePixOsCPSP_divfpa<13>
    SLICE_X43Y40.X       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/addfpb_internal<10>
                                                       tfm_inst/divfpa<13>71
    SLICE_X40Y26.G3      net (fanout=2)        0.812   tfm_inst/divfpa<13>
    SLICE_X40Y26.COUT    Topcyg                0.561   tfm_inst/inst_divfp/sig00000098
                                                       tfm_inst/inst_divfp/blk00000b03
                                                       tfm_inst/inst_divfp/blk0000097f
    SLICE_X40Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b1
    SLICE_X40Y27.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009a
                                                       tfm_inst/inst_divfp/blk00000981
                                                       tfm_inst/inst_divfp/blk00000983
    SLICE_X40Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b3
    SLICE_X40Y28.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009c
                                                       tfm_inst/inst_divfp/blk00000985
                                                       tfm_inst/inst_divfp/blk00000987
    SLICE_X40Y29.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b5
    SLICE_X40Y29.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009e
                                                       tfm_inst/inst_divfp/blk00000989
                                                       tfm_inst/inst_divfp/blk0000098b
    SLICE_X40Y30.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b8
    SLICE_X40Y30.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk0000098d
                                                       tfm_inst/inst_divfp/blk0000098f
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y31.CLK     Tcinck                0.478   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk00000991
                                                       tfm_inst/inst_divfp/blk00000994
                                                       tfm_inst/inst_divfp/blk00000997
    -------------------------------------------------  ---------------------------
    Total                                      9.372ns (2.124ns logic, 7.248ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000997 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.353ns (Levels of Logic = 9)
  Clock Path Skew:      -0.339ns (1.727 - 2.066)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux to tfm_inst/inst_divfp/blk00000997
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.G1      net (fanout=113)      4.768   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/CalculateKGain_mux
    SLICE_X55Y53.Y       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/o_acpsubpage0<25>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_18_11/I_36_8
    SLICE_X39Y38.F3      net (fanout=1)        1.354   tfm_inst/CalculatePixOsCPSP_divfpa<11>
    SLICE_X39Y38.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/addfpa_internal<6>
                                                       tfm_inst/divfpa<11>71
    SLICE_X40Y25.G2      net (fanout=2)        1.211   tfm_inst/divfpa<11>
    SLICE_X40Y25.COUT    Topcyg                0.369   tfm_inst/inst_divfp/sig00000096
                                                       tfm_inst/inst_divfp/blk0000097b
    SLICE_X40Y26.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000af
    SLICE_X40Y26.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig00000098
                                                       tfm_inst/inst_divfp/blk0000097d
                                                       tfm_inst/inst_divfp/blk0000097f
    SLICE_X40Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b1
    SLICE_X40Y27.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009a
                                                       tfm_inst/inst_divfp/blk00000981
                                                       tfm_inst/inst_divfp/blk00000983
    SLICE_X40Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b3
    SLICE_X40Y28.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009c
                                                       tfm_inst/inst_divfp/blk00000985
                                                       tfm_inst/inst_divfp/blk00000987
    SLICE_X40Y29.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b5
    SLICE_X40Y29.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig0000009e
                                                       tfm_inst/inst_divfp/blk00000989
                                                       tfm_inst/inst_divfp/blk0000098b
    SLICE_X40Y30.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000b8
    SLICE_X40Y30.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk0000098d
                                                       tfm_inst/inst_divfp/blk0000098f
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y31.CLK     Tcinck                0.478   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk00000991
                                                       tfm_inst/inst_divfp/blk00000994
                                                       tfm_inst/inst_divfp/blk00000997
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (2.020ns logic, 7.333ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC (RAMB16_X5Y1.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address_5 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.142ns (0.799 - 0.941)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address_5 to tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y12.YQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address<2>
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address_5
    RAMB16_X5Y1.ADDRA10  net (fanout=1)        0.339   tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address<5>
    RAMB16_X5Y1.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (-0.009ns logic, 0.339ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC (RAMB16_X5Y8.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_2 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (0.805 - 0.981)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_2 to tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y66.YQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address<2>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_2
    RAMB16_X5Y8.ADDRA7   net (fanout=1)        0.308   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address<2>
    RAMB16_X5Y8.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000004e1 (SLICE_X35Y31.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk00000249 (FF)
  Destination:          tfm_inst/inst_addfp/blk000004e1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.957 - 0.934)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk00000249 to tfm_inst/inst_addfp/blk000004e1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y30.XQ      Tcko                  0.313   tfm_inst/inst_addfp/sig00000543
                                                       tfm_inst/inst_addfp/blk00000249
    SLICE_X35Y31.F4      net (fanout=1)        0.308   tfm_inst/inst_addfp/sig00000543
    SLICE_X35Y31.CLK     Tckf        (-Th)     0.121   tfm_inst/addfpr<14>
                                                       tfm_inst/inst_addfp/blk000004e0
                                                       tfm_inst/inst_addfp/blk000004e1
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.192ns logic, 0.308ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y3.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y4.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y4.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.935|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 465672 paths, 0 nets, and 77012 connections

Design statistics:
   Minimum period:   9.935ns{1}   (Maximum frequency: 100.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 24 21:58:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 729 MB



