
*** Running vivado
    with args -log VU440_TOP.vdi -applog -m64 -stack 10000 -product Vivado -messageDb vivado.pb -mode batch -source VU440_TOP.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source VU440_TOP.tcl -notrace
Command: link_design -top VU440_TOP -part xcvu440-flga2892-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xcvu440-flga2892-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/design_1_clk_78m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_78m_buff/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/design_1_clk_78m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_78m_buff/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/design_1_clk_150m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_150m_buff/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/design_1_clk_150m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_150m_buff/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y0 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:57]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y1 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:70]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y2 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:83]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y3 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:96]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y4 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y5 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:122]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y6 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:135]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y7 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:148]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_2/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_3/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:114]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:114]
get_clocks: Time (s): cpu = 00:01:29 ; elapsed = 00:00:24 . Memory (MB): peak = 11859.879 ; gain = 3457.277 ; free physical = 105598 ; free virtual = 121716
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11865.695 ; gain = 0.000 ; free physical = 108486 ; free virtual = 124604
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 259 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 256 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances

9 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:03:04 ; elapsed = 00:03:04 . Memory (MB): peak = 11865.695 ; gain = 6090.059 ; free physical = 108486 ; free virtual = 124604
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 12744.633 ; gain = 781.281 ; free physical = 108471 ; free virtual = 124589

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 70 inverter(s) to 675212 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1db537018

Time (s): cpu = 00:02:33 ; elapsed = 00:00:59 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108243 ; free virtual = 124360
INFO: [Opt 31-389] Phase Retarget created 2789 cells and removed 27576 cells
INFO: [Opt 31-1021] In phase Retarget, 37 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 29945d189

Time (s): cpu = 00:02:44 ; elapsed = 00:01:10 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108242 ; free virtual = 124360
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 663 cells

Phase 3 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 2 cascaded buffer cells
Phase 3 BUFG optimization | Checksum: 234f046cc

Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108199 ; free virtual = 124317
INFO: [Opt 31-662] Phase BUFG optimization created 5 cells of which 0 are BUFGs and removed 5 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 15ed70ad6

Time (s): cpu = 00:03:24 ; elapsed = 00:01:51 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108207 ; free virtual = 124324
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 140d893c9

Time (s): cpu = 00:03:39 ; elapsed = 00:02:06 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108206 ; free virtual = 124323
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7210 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 140d893c9

Time (s): cpu = 00:03:49 ; elapsed = 00:02:16 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108206 ; free virtual = 124323
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1af93ffa3

Time (s): cpu = 00:04:03 ; elapsed = 00:02:30 . Memory (MB): peak = 12744.633 ; gain = 0.000 ; free physical = 108187 ; free virtual = 124304
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Remap
Phase 8 Remap | Checksum: 1140e0dcb

Time (s): cpu = 00:09:50 ; elapsed = 00:08:28 . Memory (MB): peak = 12857.098 ; gain = 112.465 ; free physical = 106834 ; free virtual = 122952
INFO: [Opt 31-389] Phase Remap created 47476 cells and removed 59178 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1ce8cec31

Time (s): cpu = 00:09:57 ; elapsed = 00:08:35 . Memory (MB): peak = 12857.098 ; gain = 112.465 ; free physical = 107154 ; free virtual = 123272
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2789  |           27576  |                                             37  |
|  Constant propagation         |              60  |             663  |                                              0  |
|  BUFG optimization            |               5  |               5  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |            7210  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  Remap                        |           47476  |           59178  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 12857.098 ; gain = 0.000 ; free physical = 107154 ; free virtual = 123272
Ending Logic Optimization Task | Checksum: 23915021c

Time (s): cpu = 00:10:08 ; elapsed = 00:08:47 . Memory (MB): peak = 12857.098 ; gain = 112.465 ; free physical = 107216 ; free virtual = 123333

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23915021c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12857.098 ; gain = 0.000 ; free physical = 107214 ; free virtual = 123331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 12857.098 ; gain = 0.000 ; free physical = 107214 ; free virtual = 123331
Ending Netlist Obfuscation Task | Checksum: 23915021c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 12857.098 ; gain = 0.000 ; free physical = 107214 ; free virtual = 123331
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:22 ; elapsed = 00:08:58 . Memory (MB): peak = 12857.098 ; gain = 991.391 ; free physical = 107366 ; free virtual = 123484
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 12857.098 ; gain = 0.000 ; free physical = 107369 ; free virtual = 123486
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13247.734 ; gain = 0.000 ; free physical = 107353 ; free virtual = 123476
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 13247.734 ; gain = 0.000 ; free physical = 106988 ; free virtual = 123205
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:37 ; elapsed = 00:03:43 . Memory (MB): peak = 13247.738 ; gain = 390.641 ; free physical = 107244 ; free virtual = 123662
INFO: [runtcl-4] Executing : report_drc -file VU440_TOP_drc_opted.rpt -pb VU440_TOP_drc_opted.pb -rpx VU440_TOP_drc_opted.rpx
Command: report_drc -file VU440_TOP_drc_opted.rpt -pb VU440_TOP_drc_opted.pb -rpx VU440_TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 14029.016 ; gain = 781.277 ; free physical = 107059 ; free virtual = 123478
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 14029.016 ; gain = 0.000 ; free physical = 107048 ; free virtual = 123467
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14b20dcd6

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 14029.016 ; gain = 0.000 ; free physical = 107048 ; free virtual = 123467
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 14029.016 ; gain = 0.000 ; free physical = 107048 ; free virtual = 123467

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 62c2843a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:12 . Memory (MB): peak = 14639.488 ; gain = 610.473 ; free physical = 103720 ; free virtual = 120275

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1363f263e

Time (s): cpu = 00:05:35 ; elapsed = 00:03:22 . Memory (MB): peak = 23842.328 ; gain = 9813.312 ; free physical = 98532 ; free virtual = 115087

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1363f263e

Time (s): cpu = 00:05:37 ; elapsed = 00:03:24 . Memory (MB): peak = 23842.328 ; gain = 9813.312 ; free physical = 98516 ; free virtual = 115071
Phase 1 Placer Initialization | Checksum: 1363f263e

Time (s): cpu = 00:05:41 ; elapsed = 00:03:28 . Memory (MB): peak = 23842.328 ; gain = 9813.312 ; free physical = 98506 ; free virtual = 115061

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ee59dd67

Time (s): cpu = 00:20:54 ; elapsed = 00:08:37 . Memory (MB): peak = 27598.598 ; gain = 13569.582 ; free physical = 97030 ; free virtual = 113584

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_rcnt_reg_n_0_[1]. Replicated 76 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_rcnt_reg_n_0_[0]. Replicated 76 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_wcnt_reg_n_0_[3]. Replicated 42 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 200 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 200 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 30604.480 ; gain = 0.000 ; free physical = 96207 ; free virtual = 112762
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 30604.480 ; gain = 0.000 ; free physical = 96257 ; free virtual = 112812

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          200  |              0  |                     4  |           0  |           1  |  00:02:23  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          200  |              0  |                     4  |           0  |           6  |  00:02:25  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ed86beeb

Time (s): cpu = 00:47:08 ; elapsed = 00:22:33 . Memory (MB): peak = 30604.480 ; gain = 16575.465 ; free physical = 96218 ; free virtual = 112772
Phase 2 Global Placement | Checksum: 1960359db

Time (s): cpu = 00:51:46 ; elapsed = 00:24:33 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 97006 ; free virtual = 113561

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b057463a

Time (s): cpu = 00:51:53 ; elapsed = 00:24:35 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 96974 ; free virtual = 113528

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1836a39d6

Time (s): cpu = 00:53:15 ; elapsed = 00:25:13 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 96870 ; free virtual = 113425

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18c220bec

Time (s): cpu = 00:53:37 ; elapsed = 00:25:29 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 96856 ; free virtual = 113411

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 122225fc7

Time (s): cpu = 00:53:47 ; elapsed = 00:25:39 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 96842 ; free virtual = 113397

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 130fd0f87

Time (s): cpu = 00:54:37 ; elapsed = 00:26:12 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 96792 ; free virtual = 113347

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1b7ccdaac

Time (s): cpu = 00:58:32 ; elapsed = 00:27:44 . Memory (MB): peak = 30799.801 ; gain = 16770.785 ; free physical = 94183 ; free virtual = 110738

Phase 3.7 DP Optimization
Phase 3.7 DP Optimization | Checksum: 1be50227b

Time (s): cpu = 01:07:22 ; elapsed = 00:31:34 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 94111 ; free virtual = 110665

Phase 3.8 Flow Legalize Slice Clusters
Phase 3.8 Flow Legalize Slice Clusters | Checksum: 1fb66799b

Time (s): cpu = 01:07:31 ; elapsed = 00:31:37 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 94523 ; free virtual = 111078

Phase 3.9 Slice Area Swap
Phase 3.9 Slice Area Swap | Checksum: 219536386

Time (s): cpu = 01:12:17 ; elapsed = 00:33:05 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 93437 ; free virtual = 109992

Phase 3.10 Commit Slice Clusters
Phase 3.10 Commit Slice Clusters | Checksum: 2004b72f4

Time (s): cpu = 01:15:24 ; elapsed = 00:34:05 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 92755 ; free virtual = 109309
Phase 3 Detail Placement | Checksum: 2004b72f4

Time (s): cpu = 01:15:47 ; elapsed = 00:34:24 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 95382 ; free virtual = 111937

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d67b0a72

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[28][511]_i_1_n_0, inserted BUFG to drive 3453 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[24][511]_i_1_n_0, inserted BUFG to drive 3453 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[24][577]_i_1_n_0, inserted BUFG to drive 3128 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[24][577]_i_1_n_0, inserted BUFG to drive 3128 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[28][511]_i_1_n_0, inserted BUFG to drive 3069 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[24][511]_i_1_n_0, inserted BUFG to drive 3069 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[24][577]_i_1_n_0, inserted BUFG to drive 3064 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data3[24][577]_i_1_n_0, inserted BUFG to drive 3064 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[80]_bret_i_1_n_0, inserted BUFG to drive 2902 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[2][577]_i_1_n_0, inserted BUFG to drive 2618 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[2][577]_i_1_n_0, inserted BUFG to drive 2554 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][577]_i_1_n_0, inserted BUFG to drive 2108 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[19][577]_i_1_n_0, inserted BUFG to drive 2108 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[18][577]_i_1_n_0, inserted BUFG to drive 2108 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[19][577]_i_1_n_0, inserted BUFG to drive 2044 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[18][577]_i_1_n_0, inserted BUFG to drive 2044 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data1[26][577]_i_1_n_0, inserted BUFG to drive 2044 loads.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[317]_i_1_n_0, inserted BUFG to drive 1756 loads.
INFO: [Place 46-33] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[22][577]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_rx_buff/sr_data0[22][577]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk, inserted BUFG to drive 1085 loads.
INFO: [Place 46-45] Replicated bufg driver inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_rep
INFO: [Place 46-34] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage5_inst/ea1o0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage5_inst/ea1o0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage5_inst/ea1o0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage5_inst/ea1o0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage5_inst/ea1o0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage5_inst/ea1o0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-46] BUFG insertion identified 27 candidate nets, 19 success, 1 bufg driver replicated, 2 skipped for placement/routing, 6 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e0c7e018

Time (s): cpu = 01:21:58 ; elapsed = 00:36:25 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 97493 ; free virtual = 114048

Phase 4.1.1.2 BUFG Replication
INFO: [Physopt 32-716] Net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P has constraints that cannot be copied, and hence, it cannot be cloned. The constraint blocking the replication is  @ /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:138
INFO: [Physopt 32-716] Net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/USER_RESET_P has constraints that cannot be copied, and hence, it cannot be cloned. The constraint blocking the replication is  @ /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:135
INFO: [Place 46-47] Replicated 0 BUFGs out of 3 candidates
Phase 4.1.1.2 BUFG Replication | Checksum: 1e0c7e018

Time (s): cpu = 01:23:46 ; elapsed = 00:36:50 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 97190 ; free virtual = 113745
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.767. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-3.767. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1d368e94c

Time (s): cpu = 01:34:02 ; elapsed = 00:44:23 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 96849 ; free virtual = 113404
Phase 4.1.1 Post Placement Optimization | Checksum: 1d368e94c

Time (s): cpu = 01:34:07 ; elapsed = 00:44:29 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 96875 ; free virtual = 113431
Phase 4.1 Post Commit Optimization | Checksum: 1d368e94c

Time (s): cpu = 01:34:13 ; elapsed = 00:44:35 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 96875 ; free virtual = 113430

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d368e94c

Time (s): cpu = 01:34:37 ; elapsed = 00:44:46 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 96959 ; free virtual = 113514
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.89 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 96988 ; free virtual = 113543

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a64bd608

Time (s): cpu = 01:38:34 ; elapsed = 00:48:43 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 97026 ; free virtual = 113581

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 97084 ; free virtual = 113639
Phase 4.4 Final Placement Cleanup | Checksum: 12932ad06

Time (s): cpu = 01:38:40 ; elapsed = 00:48:49 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 97083 ; free virtual = 113639
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12932ad06

Time (s): cpu = 01:38:46 ; elapsed = 00:48:55 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 97083 ; free virtual = 113639
Ending Placer Task | Checksum: 6ce074ae

Time (s): cpu = 01:38:46 ; elapsed = 00:48:55 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 98985 ; free virtual = 115540
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:39:17 ; elapsed = 00:49:26 . Memory (MB): peak = 31190.441 ; gain = 17161.426 ; free physical = 98985 ; free virtual = 115540
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 98986 ; free virtual = 115541
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 97729 ; free virtual = 115037
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:17 ; elapsed = 00:00:49 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95488 ; free virtual = 114904
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:45 ; elapsed = 00:04:02 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 98161 ; free virtual = 115367
INFO: [runtcl-4] Executing : report_io -file VU440_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.45 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 98092 ; free virtual = 115299
INFO: [runtcl-4] Executing : report_utilization -file VU440_TOP_utilization_placed.rpt -pb VU440_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:05:04 ; elapsed = 00:04:21 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 98141 ; free virtual = 115348
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VU440_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 98121 ; free virtual = 115340
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 93343 ; free virtual = 110562

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.767 | TNS=-718888.419 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d25fed0

Time (s): cpu = 00:02:34 ; elapsed = 00:00:51 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95915 ; free virtual = 113133
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.767 | TNS=-718888.419 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 87 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1303 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1360 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1359 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_204. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_158 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_182. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.692 | TNS=-731821.405 |
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95837 ; free virtual = 113055
Phase 2 Fanout Optimization | Checksum: 1718f9f3a

Time (s): cpu = 00:07:47 ; elapsed = 00:02:16 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95837 ; free virtual = 113055

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_280.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/stage_forstat[1]_i_4__8_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_1/O_n_17.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_2/O_n_17.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_3/O_n_18.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_3_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_218.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__6
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/stage_forstat[1]_i_4__6_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_1/O_n_17.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_3/O_n_18.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_3_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_187.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/stage_forstat[1]_i_4__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_2/O_n_17.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_2/O_n_18.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_2_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___160_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___160_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_160.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__40
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[800]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i_0_LOPT_REMAP_55
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg_n_0_[544].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg[544]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/i___160_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/i___160_i_2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_172.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__43
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/bb[797]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/i_4/O_n_9.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/i_4_LOPT_REMAP_9
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/bb_reg_n_0_[541].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/bb_reg[541]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_3/O_n_18.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_3_LOPT_REMAP_18
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1055.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__33
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[319]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[319]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/stage_forstat[1]_i_4__33_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___57_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___57
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_3/O_n_18.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_3_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[293].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[293]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb0[63].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[63]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[38].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[38]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[944].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[944]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___83_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___83_i_2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[1017]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[1017]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg_n_0_[505].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg[505]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[959]_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[959]_i_2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg_n_0_[959].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg[959]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[63]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[63]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[45].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[45]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[53].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[53]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__12
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_216.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__236
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[33].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[33]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage2_l_ex1_d_csa_s[0].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[0]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[52].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[52]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[53].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[53]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[191]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[191]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___53_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___53
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[170].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[170]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[179].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[179]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[182].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[182]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___899_i_1__4_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___899_i_1__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_163.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[26]_i_1__4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[26]_i_1__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___925_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___925
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage2_ex4o[26].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o_reg[26]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[166].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[166]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[46].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[46]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[63].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[63]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__86
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1335.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ex5o[4]_i_3__42
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_4__42_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_4__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_1__85_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_1__85
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_2__42_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_2__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o_reg[4]_0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o_reg[0]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[8].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[12]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[55].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[55]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[2]_i_1__85_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[2]_i_1__85
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[2]_i_2__42_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[2]_i_2__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o_reg[4]_0[2].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o_reg[2]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/stage2_l_fadd_s1_frac[17].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___81_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___81_i_4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[799]_i_4_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[799]_i_4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[789]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i_0_LOPT_REMAP_34
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i_4/O_n_21.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i_4_LOPT_REMAP_21
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg_n_0_[789].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg[789]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1360.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__42
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]_bret__0_bret__0_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]_bret__0_bret__0
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1359.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__42
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]_1[19].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[50]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[50]_i_1__41
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___949_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___949
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_2/O_n_18.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_2_LOPT_REMAP_18
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[50].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[50]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg_n_0_[761].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg[761]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[51].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[51]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]_1[8].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[684].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[684]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage2_l_ex1_d_csa_s[8].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[8]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[3].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[5]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[7]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage2_l_ex1_d_csa_s[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[1]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[48].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[48]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb0[447].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[447]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___61_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___61
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[438].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[438]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[3]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___68_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___68
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[186].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[186]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[58].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[58]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[32]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[32]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___931_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___931
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[32]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[21]_i_1__4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[21]_i_1__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___920_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___920
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage2_ex4o[21].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o_reg[21]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[8]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[36].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[36]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[171].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[171]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[190].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[190]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_wlast.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i_0_LOPT_REMAP_3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[3]_rep_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[3]_rep
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_awaddr[31]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_awaddr[31]_i_2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/S_AXI_WREADY.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/i_2/O_n.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/i_2_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_mbusy_reg.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_mbusy_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i_1/O_n_3.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[62].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[62]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb0[31].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[31]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___48_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___48
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[8].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[8]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[42].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[42]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[32].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[32]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[37].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[37]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___172_i_3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___172_i_3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[191]_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[191]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[175].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[175]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[178].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[178]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[22]_i_1__4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[22]_i_1__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage2_ex4o[22].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o_reg[22]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[180].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[180]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i_4/O_n_27.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i_4_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[565].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[565]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[566].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[566]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[567].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[567]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[56].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[56]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[697].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[697]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[54].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[54]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[298].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[298]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___64_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___64
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[563].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[563]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[167].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[167]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/lmring_b_nemp_en.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn_reg[0]_rep_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][341]_0[238].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][311]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][341]_0[261].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][334]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[10]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[10]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[10].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[10]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[869].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[869]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[875].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[875]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[52].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[52]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[41]_i_1__4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o[41]_i_1__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage2_ex4o[41].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex4o_reg[41]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[310].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[310]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[317].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[317]
INFO: [Physopt 32-661] Optimized 151 nets.  Re-placed 151 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 151 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 151 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.637 | TNS=-728162.646 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95824 ; free virtual = 113043
Phase 3 Placement Based Optimization | Checksum: 25b10a7d0

Time (s): cpu = 00:10:37 ; elapsed = 00:04:08 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95824 ; free virtual = 113043

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[32]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[32]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___931_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___931/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_188.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ex5o[4]_i_3__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ex5o[2]_i_2__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ex5o[2]_i_2__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[50]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[50]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1335.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ex5o[4]_i_3__42/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_4__42_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_4__42/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_1__85_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_1__85/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_2__42_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[4]_i_2__42/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/stage_forstat[1]_i_4__43_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i_0_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i_1_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i_2_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i___953_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i___953/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_1__85_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_1__85/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_2__42_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/ex5o[0]_i_2__42/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___909_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___909/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb_reg_n_0_[822].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb_reg[822]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg_n_0_[168].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb_reg[168]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb_reg_n_0_[824].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb_reg[824]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913/O
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 51 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 51 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.637 | TNS=-728111.947 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95766 ; free virtual = 112985
Phase 4 MultiInst Placement Optimization | Checksum: 19a7b707f

Time (s): cpu = 00:20:50 ; elapsed = 00:06:27 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95766 ; free virtual = 112985

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 94 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1335. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/stage_forstat[1]_i_4__43_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_6/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_4/O_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_5/O_n_15. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_3/O_n_16. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[1023]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_6/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_4/O_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___100_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2/O_n_17. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___160_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1057. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1305. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i_1/O_n_3. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_awaddr[31]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_wlast. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/S_AXI_WREADY. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/s_wdat_fifo_wren. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___188_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_158. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_157. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_158 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1304. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1305 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_5/O_n_12. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_3/O_n_13. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___132_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1366. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_5/O_n_12. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_3/O_n_13. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_5/O_n_15. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_3/O_n_16. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___216_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___132_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_5/O_n_15. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_3/O_n_16. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[960]_i_2_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/unit_rstn to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___105_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 18 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.86 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95710 ; free virtual = 112929
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.637 | TNS=-727632.956 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95710 ; free virtual = 112929
Phase 5 Rewire | Checksum: c6ab5635

Time (s): cpu = 00:25:20 ; elapsed = 00:08:59 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95711 ; free virtual = 112930

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0. Replicated 7 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[811]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i_0_LOPT_REMAP_45 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___66_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___74_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___61_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb[887]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[805]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[788]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_0_LOPT_REMAP_48 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___72_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb[789]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i_0_LOPT_REMAP_34 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[789]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___47_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[786]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i_0_LOPT_REMAP_48 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[802]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[1003]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___59_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[814]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___46_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___64_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[826]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[811]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i___49_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i___49 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb[884]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb[809]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i_0_LOPT_REMAP_43 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[788]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___106_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___106 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/i___64_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/bb[794]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 17 nets. Created 18 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 18 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.634 | TNS=-720815.966 |
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.73 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95715 ; free virtual = 112934
Phase 6 Critical Cell Optimization | Checksum: 1c122fa8a

Time (s): cpu = 00:32:54 ; elapsed = 00:11:46 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95715 ; free virtual = 112934

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/Q[1]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_wlast. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1358 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1359 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1360 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1351 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1361 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.634 | TNS=-718368.450 |
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95694 ; free virtual = 112912
Phase 7 Fanout Optimization | Checksum: 1b70a77af

Time (s): cpu = 00:35:42 ; elapsed = 00:13:16 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95694 ; free virtual = 112912

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[32]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[32]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[32]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[36].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[36]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[51].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[51]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[42].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[42]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[54].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[54]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[50]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[50]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[50].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[50]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__86
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[48].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[48]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1359.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[14]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[9]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[9]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[5]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[5]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[8]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1360.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[41]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[41]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___940_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___940
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[41].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[41]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[45]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[45]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[31]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[31]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[31]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[35]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[35]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[35]_0[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[35]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[11]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[11]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[11]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[38].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[38]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[13]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[13]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[7]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[7]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___906_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___906
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[7].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[7]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1361.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__86
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[61]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[61]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[61].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[61]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[56]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[56]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[56].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[56]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[57]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[57]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___956_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___956
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[57].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[57]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[44]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[44]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[44].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[44]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[1]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[1]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[43]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[43]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___942_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___942
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ex4o[49]_i_1__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ex4o[49]_i_1__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[46].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[46]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[25]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[25]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[25].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[25]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[39].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[39]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[4]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[4]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[4].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[4]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___907_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___907
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[15]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[15]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[33]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[33]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___932_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___932
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[33].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[33]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[49]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[49]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[49].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[49]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[28]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[28]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[103].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[103]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_160.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[469].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[469]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[828].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[828]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[819].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[819]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___947_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___947
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_216.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__236
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_168.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[430].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[430]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[2]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[2]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[35]_0[2].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[2]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[6]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[6]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[12]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[12]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[24]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[24]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[24].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[24]
INFO: [Physopt 32-661] Optimized 146 nets.  Re-placed 146 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 146 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 146 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.577 | TNS=-712383.073 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95680 ; free virtual = 112899
Phase 8 Placement Based Optimization | Checksum: 148d957a1

Time (s): cpu = 00:38:26 ; elapsed = 00:15:03 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95680 ; free virtual = 112899

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[41]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[41]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___940_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___940/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[35]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[35]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1279.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__40/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i___952_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i___952/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[5]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[5]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_156.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage_forstat[1]_i_4__4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_0_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_1_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2/O_n_18.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2_LOPT_REMAP_18/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_0_LOPT_REMAP_18/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[13]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[13]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[7]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[7]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___906_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___906/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[57]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[57]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i_4/O_n_9.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i_4_LOPT_REMAP_9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[56]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[56]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___955_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___955/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[57]_i_1__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[57]_i_1__40/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[44]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[44]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___943_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___943/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[43]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[43]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___907_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___907/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914/O
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 42 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 42 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.567 | TNS=-719955.831 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95657 ; free virtual = 112876
Phase 9 MultiInst Placement Optimization | Checksum: 2078f5ab3

Time (s): cpu = 00:42:57 ; elapsed = 00:16:30 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95657 ; free virtual = 112876

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 70 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2/O_n_17. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___100_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/S_AXI_WREADY. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1057. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___188_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_158. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1319. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1305. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[799]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___108_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_6/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_4/O_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/i___160_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___83_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___216_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_188. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___132_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___81_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/stage_forstat[1]_i_4__44_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/i_1/O_n_17 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___105_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1026. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___105_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___160_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/i___188_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/p_106_in. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/i_1/O_n to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/axi_s_rvalid. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/s_rdat_fifo_wren. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[0]_42. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___132_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1398. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_5/O_n_12. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_3/O_n_13. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_5/O_n_12. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_3/O_n_13. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_6/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_4/O_n_9. Rewiring did not optimize the net.
INFO: [Common 17-14] Message 'Physopt 32-134' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/ea0d_reg[2]_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/cycle_reg[0]_3 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/i_3/O_n_1. Rewired (signal push) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/M_AXI_RLAST to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/s_rlast. Rewired (signal push) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/M_AXI_RLAST to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i_5/O_n_15. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ea0d_reg[14]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 20 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.91 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95634 ; free virtual = 112854
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.567 | TNS=-719555.945 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95634 ; free virtual = 112854
Phase 10 Rewire | Checksum: 1852b851a

Time (s): cpu = 00:47:11 ; elapsed = 00:18:55 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95634 ; free virtual = 112854

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage_forstat[1]_i_4__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[805]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___72_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[802]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[789]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy. Replicated 4 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___47_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___59_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___46_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___64_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[1002]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[1002]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[786]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[839]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___54_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[803]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_wlast_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmabuf/reg_ctrl_mcid_reg[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_m_awaddr[31]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_mbusy_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/S_AXI_WREADY. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb[788]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[994]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[794]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___72_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___59_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[810]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[812]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 15 nets. Created 18 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 18 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.536 | TNS=-721084.769 |
Netlist sorting complete. Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95592 ; free virtual = 112811
Phase 11 Critical Cell Optimization | Checksum: 23d910193

Time (s): cpu = 00:55:34 ; elapsed = 00:21:47 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95592 ; free virtual = 112811

Phase 12 Slr Crossing Optimization
INFO: [Physopt 32-913] Selecting 16 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Slr Crossing Optimization | Checksum: 23d910193

Time (s): cpu = 00:55:42 ; elapsed = 00:21:54 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95586 ; free virtual = 112805

Phase 13 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Fanout Optimization | Checksum: 23d910193

Time (s): cpu = 00:55:46 ; elapsed = 00:21:59 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95586 ; free virtual = 112805

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_156.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2/O_n_18.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_2_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___111_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_160.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___57_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___57
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[297].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[297]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[315].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[315]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[299].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[299]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_168.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[307].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[307]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[309].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[309]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[310].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[310]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[498].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[498]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[294].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[294]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___57_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___57
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[302].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[302]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[36].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[36]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb0[831].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[831]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[482].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[482]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[317].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[317]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__12
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[51].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[51]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[822].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[822]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[442].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[442]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[42].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[42]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[173].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[173]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___68_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___68
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[812].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[812]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[292].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[292]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[306].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[306]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[500].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[500]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[177].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[177]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[181].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[181]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[311].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[311]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[293].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[293]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i___899_i_1__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i___899_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1279.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[11]_i_1__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[11]_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage2_ex4o[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o_reg[11]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[50]_i_1__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[50]_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage2_ex4o[50].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o_reg[50]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[167].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[167]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[255]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[255]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[231].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[231]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[251].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[251]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[235].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[235]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb[237].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/fb_reg[237]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[34]_i_1__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o[34]_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o_reg[35]_0[4].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/ex4o_reg[34]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[294].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[294]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[302].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[302]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[319].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[319]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[505].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[505]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[511].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[511]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[575]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[575]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___64_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___64
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb[879].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/fb_reg[879]
INFO: [Physopt 32-661] Optimized 173 nets.  Re-placed 173 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 173 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 173 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.511 | TNS=-720626.442 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95577 ; free virtual = 112796
Phase 14 Placement Based Optimization | Checksum: 1adba1009

Time (s): cpu = 00:59:17 ; elapsed = 00:24:24 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95577 ; free virtual = 112796

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___57_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___57/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___212_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___212/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[42]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___941/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[36]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___935/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_189.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__12/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___264_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___264/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___64_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___64/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_156.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[48]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[14]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___913/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[41]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[41]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___940_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___940/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_4/O_n_9.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_4_LOPT_REMAP_9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[541].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg[541]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[35]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[35]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[56].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[56]/Q
INFO: [Physopt 32-661] Optimized 40 nets.  Re-placed 80 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 80 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.492 | TNS=-720633.543 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95550 ; free virtual = 112769
Phase 15 MultiInst Placement Optimization | Checksum: 1c6753118

Time (s): cpu = 01:05:40 ; elapsed = 00:26:14 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95550 ; free virtual = 112769

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 55 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/p_98_in. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/i_2/O_n_1 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/S_AXI_WREADY_repN. Rewired (signal push) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/i_1/O_n to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/i_1/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/i_3/O_n to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/ea0d_reg[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/cycle_reg[0]_3 to 7 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/i_2/O_n_17. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i_3/O_n_2. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/cmd_reg[1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95535 ; free virtual = 112754
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.492 | TNS=-718852.796 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95535 ; free virtual = 112754
Phase 16 Rewire | Checksum: 189741991

Time (s): cpu = 01:09:49 ; elapsed = 00:28:37 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95535 ; free virtual = 112754

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___64_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___70_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[802]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___47_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/stage_forstat[1]_i_4__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[798]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/bb[797]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i_0_LOPT_REMAP_17 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/bb[825]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___56_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[801]_i_1_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i_0_LOPT_REMAP_24 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[808]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[850]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___64_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/i___64 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[789]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_4/O_n_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[811]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___76_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[941]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage_forstat[1]_i_4__41_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[803]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___82_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/i___51_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb[789]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/i___68_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[947]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 10 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.492 | TNS=-717076.357 |
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.72 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741
Phase 17 Critical Cell Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:21 ; elapsed = 00:30:15 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:22 ; elapsed = 00:30:17 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:24 ; elapsed = 00:30:18 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:25 ; elapsed = 00:30:20 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:28 ; elapsed = 00:30:23 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:30 ; elapsed = 00:30:24 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:31 ; elapsed = 00:30:26 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:33 ; elapsed = 00:30:27 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:34 ; elapsed = 00:30:29 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95522 ; free virtual = 112741

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 71 nets.  Swapped 2814 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 71 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2814 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-716112.903 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95588 ; free virtual = 112807
Phase 26 Critical Pin Optimization | Checksum: 165b653b3

Time (s): cpu = 01:13:49 ; elapsed = 00:30:41 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95588 ; free virtual = 112807

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/ea1o0. Replicated 4 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/lmring/lmring_br/qn_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/ea1o0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage5_inst/ea1o0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/ea1o0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[3][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage5_inst/ea1o0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage5_inst/ea1o0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/lmring/lmring_br/qn_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[7][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[2][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[0][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[4][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[1][576]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[5][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[6][576]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage5_inst/ea1o0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[6][576]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[7][576]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/qn_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[4][576]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[2][576]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[5][576]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[1][576]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[0][576]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/ea1o0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/ea1o0. Replicated 3 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0[3][576]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 27 nets. Created 63 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 63 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-712495.705 |
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95513 ; free virtual = 112733
Phase 27 Very High Fanout Optimization | Checksum: 17acf3ceb

Time (s): cpu = 01:17:37 ; elapsed = 00:33:53 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95514 ; free virtual = 112733

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[39].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[39]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[935].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[935]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[51]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[51].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[51]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[46].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[46]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1367.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__88
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[33]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[33]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[33].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[33]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[49]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[49]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[49].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[49]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[54]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[54].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[54]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[945].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[945]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1072.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__418
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1336.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__86
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[38].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[38]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1272.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[447]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[447]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_1__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[616].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[616]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[620].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[620]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[8]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[15]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[15]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[191]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[191]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___81_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[56].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[56]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[61]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[61]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[61].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[61]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[25].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[25]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[25]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[25]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___61_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___61
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[1]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[1]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[35]_0[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1361.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__86
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1360.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1319.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cxd[1]_i_3__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1359.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__42
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[11]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[11]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[11]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1078.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__33
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_158.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___116_i_1__10
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[28]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[28]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[28].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[28]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[944].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[944]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[703]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[58]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[58]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[58].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[58]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[9]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[9]_i_1__41
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[9].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o_reg[9]
INFO: [Physopt 32-661] Optimized 166 nets.  Re-placed 166 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 166 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 166 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-709670.712 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95506 ; free virtual = 112726
Phase 28 Placement Based Optimization | Checksum: 12fb74793

Time (s): cpu = 01:20:48 ; elapsed = 00:35:48 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95506 ; free virtual = 112726

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[39]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[935].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[935]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___950/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[46]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[38]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1272.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__40/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_0_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2_LOPT_REMAP_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[8]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[15]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[15]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[61]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[61]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___264_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___264/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[951].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[951]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[25]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[25]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[11]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[11]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[931].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[931]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[28]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[28]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[58]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[58]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[9]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[9]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___276_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___276/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[954].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[954]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[20]_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[20]_i_1__41/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___919_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___919/O
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 46 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 46 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-709669.315 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95490 ; free virtual = 112709
Phase 29 MultiInst Placement Optimization | Checksum: 11512b301

Time (s): cpu = 01:27:09 ; elapsed = 00:37:36 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95489 ; free virtual = 112709

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-709669.315 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___938_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.425 | TNS=-709669.257 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[935]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.421 | TNS=-709669.199 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___945_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.418 | TNS=-709669.199 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[935].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[935]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[935].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[935]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[935]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[959]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.415 | TNS=-709646.847 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___948_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.412 | TNS=-709646.731 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___937_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.412 | TNS=-709646.672 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]_1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.411 | TNS=-709645.974 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___953_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.409 | TNS=-709645.974 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]_1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.408 | TNS=-709645.275 |
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_3__41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709644.810 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]_1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709644.111 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/stage2_l_fadd_s1_frac[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709643.471 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[25]_1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709642.773 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709643.122 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709642.190 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709641.201 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]_bret__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709640.211 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709639.280 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709639.164 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]_bret__0_bret__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709639.862 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/p_1_in22_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709639.920 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[0].sr_clr_flg_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709640.153 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/p_1_in27_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709640.386 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/p_1_in30_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-709640.502 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/p_1_in27_in.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg_reg[5]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/p_1_in27_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset. Replicated 24 times.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.148 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[416]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.322 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[416]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.555 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[416].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][416]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[416].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][416]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[416]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.973 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__874_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.973 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.090 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.275 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.333 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][32]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.333 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.915 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.148 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.730 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.555 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][0]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.322 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.788 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/data0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.730 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703109.428 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703109.894 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][0]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][0]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703109.778 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__3_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.904 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][32]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.846 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__446_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[89]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.613 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][32]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][32]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__163_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.624 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[89].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][89]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[89]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703106.751 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[96]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[352]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703107.042 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[352].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][352]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[352]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703106.343 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__673_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[96]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703106.809 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[96].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][96]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[96]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703106.227 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[320]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-703108.206 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/p_1_in27_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[106]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702976.482 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702947.378 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[485]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[6]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702947.029 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702913.094 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702875.317 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702872.407 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[5]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702871.766 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702864.956 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702862.570 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702862.570 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[107]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702786.318 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702778.227 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden was not replicated.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702775.666 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[367]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[6]__0[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702775.607 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702775.200 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702774.734 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][101]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702774.269 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702773.512 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[4]__0[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702773.337 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[5]__0[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702773.279 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702772.406 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702772.406 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[1]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702772.348 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702772.231 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[2]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702772.173 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[6]__0[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.407 | TNS=-702771.707 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/p_1_in39_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_1__4
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[19]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[16]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__0_3. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][101]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][101]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[101]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[1].sr_rd_flg_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__0_9. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__0_13. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3/O
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[428]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[110]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[413]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[2]__0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_47. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[454]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_tx_data_sel_reg[1]_rep__0_4. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[411]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3/O
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep. Replicated 2 times.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[239]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[430]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[429]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[463]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[422]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[415]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[109].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][109]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[109].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][109]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_49.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_49
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_49.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_49/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_5_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][29]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][29]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[351]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[329]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[109].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][109]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[109].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][109]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[109]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[495]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[495]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[495]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[495]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[495]_i_2/O
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3/O
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_40/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[0].sr_clr_flg_reg_n_0_[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[0].sr_clr_flg_reg[0]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[0].sr_clr_flg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_repN_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[225]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[398]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[421]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[396]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_0_LOPT_REMAP_17/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/stage_forstat[1]_i_4__40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1_LOPT_REMAP_17/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_1/O_n_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2_LOPT_REMAP_17/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/i_2/O_n_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1272.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1272.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_1__40/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1272. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___914/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___960/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___924/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___910/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___927/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___957/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___908/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[320].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][320]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[320].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][320]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[320]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[384]_bret_bret__1_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[384]_bret_bret__1_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[160]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[288].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][288]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__446_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[89].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][89]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[89]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__673_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][32]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][32]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__419_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__419_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__419_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__419_i_1/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[384]_bret_bret__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[330]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[485]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][101]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][101]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[396]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[390]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[238]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[239]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[406]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[415]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[225]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[422]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_45.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_45
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_45.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_45/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[367]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[411]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[404]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[485]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[405]. Optimizations did not improve timing on the net.
Phase 30 Critical Path Optimization | Checksum: 1f7ef4df4

Time (s): cpu = 01:40:24 ; elapsed = 00:43:00 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95449 ; free virtual = 112669

Phase 31 Critical Path Optimization
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___919_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___919
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___919_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___919/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[45].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[45]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[53].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[53]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[53].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[53]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49/O
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___69_i_1__41
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/FSM_onehot_cmd[2]_i_5__61
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[63]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[384]_bret_bret__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][0]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][0]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__856_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[89].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][89]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[89]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__673_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[480]_bret_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[341]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[411]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[225]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[97].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][97]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[365]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[394]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[457]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_61.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_61
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_61.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_61/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[456]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[413]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][29]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][29]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_40/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[430]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_49.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_49
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_49.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_49/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[415]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[468]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_1stage[39].  Did not re-place instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_1stage_reg[39]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/wdth_conv_1stage[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/wdth_conv_1stage[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/raw_data_srl_out[32].  Did not re-place instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/srlc32e[32].SRLC32E_inst_1
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/raw_data_srl_out[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/raw_data_srl_out[33].  Did not re-place instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/srlc32e[33].SRLC32E_inst_1
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/raw_data_srl_out[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/CB_detect_dlyd0p5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/CC_detect_pulse_r.  Did not re-place instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/CC_detect_pulse_r_reg
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/CC_detect_pulse_r. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/wdth_conv_1stage[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect.  Did not re-place instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_reg
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_replica/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/ex4o[63]_i_2__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___899_i_1__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___963_i_2__41
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_1310. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ea0o[17]_bret__0_i_2__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[58].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[58]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/stage2_ex4o[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___930_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___930
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___930_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/i___930/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/unit1_arbrk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[480]_bret_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[160].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][160]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[160].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][160]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[160].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[160].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[160]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[96]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__446_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[89].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][89]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[89]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__446_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[352].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][352]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[320].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][320]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[320].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][320]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[320]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[384]_bret_bret__1_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[384]_bret_bret__1_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__673_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[134]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[134]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[1].sr_rd_flg_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_1__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_1__4/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wdat_fifo_rden. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[510]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[510]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[510]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[510]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[496]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[396]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][12]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[420]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[334]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[412]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[225]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[415]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][31]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[415]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[479]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[410]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[411]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0_reg[2]__0[112].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0_reg[2][112]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0_reg[2]__0[112].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0_reg[2][112]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/sr_wdata0_reg[2]__0[112]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7]__0[27].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_wdata0_reg[7][27]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[494]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[398]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[493]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[97].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][97]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[276]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[355]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[326]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][14]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][14]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_34.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_34
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_34.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_34/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[296]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[367]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][111]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[431]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep_7.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_tx_tdata[111]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep_7.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_tx_tdata[111]_i_3/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[413]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][29]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3][29]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_40/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_40.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_40/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[107].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[107]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[421]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][101]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][101]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[101]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_14.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_14.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1_LOPT_REMAP_14/O
Phase 31 Critical Path Optimization | Checksum: 21df75df6

Time (s): cpu = 01:50:50 ; elapsed = 00:46:51 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95434 ; free virtual = 112654

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: 21df75df6

Time (s): cpu = 01:50:55 ; elapsed = 00:46:56 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 95433 ; free virtual = 112653

Phase 33 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-3.376 | TNS=-701931.072 | WHS=-0.253 | THS=-102.592 |
INFO: [Physopt 32-45] Identified 1263 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 684 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 684 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-3.376 | TNS=-701932.877 | WHS=-0.051 | THS=-45.692 |
Phase 33 Hold Fix Optimization | Checksum: 1d9d04ea7

Time (s): cpu = 01:58:25 ; elapsed = 00:48:58 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91566 ; free virtual = 108786
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91628 ; free virtual = 108848
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91834 ; free virtual = 109054
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.376 | TNS=-701932.877 | WHS=-0.051 | THS=-45.692 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.075  |      -8037.954  |           19  |              0  |                     5  |           0  |           3  |  00:02:50  |
|  Placement Based       |          0.137  |      12927.456  |            0  |              0  |                   636  |           0  |           4  |  00:07:54  |
|  MultiInst Placement   |          0.029  |      -7527.764  |            0  |              0  |                   107  |           0  |           4  |  00:07:17  |
|  Rewire                |          0.000  |       2659.625  |            9  |              0  |                    44  |           0  |           3  |  00:07:12  |
|  Critical Cell         |          0.034  |       7064.605  |           45  |              0  |                    42  |           0  |           3  |  00:07:11  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:06  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:02  |
|  Critical Pin          |          0.066  |        963.453  |            0  |              0  |                    71  |           0  |           1  |  00:00:10  |
|  Very High Fanout      |          0.000  |       3617.199  |           63  |              0  |                    27  |           0  |           1  |  00:03:10  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path         |          0.050  |       7738.243  |           31  |              0  |                   408  |           0  |           2  |  00:09:13  |
|  Total                 |          0.391  |      19404.863  |          167  |              0  |                  1340  |           0  |          31  |  00:45:10  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.202  |         56.900  |         684  |          0  |             684  |           0  |           1  |  00:01:19  |
|  Total                      |          0.202  |         56.900  |         684  |          0  |             684  |           0  |           1  |  00:01:19  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91699 ; free virtual = 108919
Ending Physical Synthesis Task | Checksum: 1f1a6aec0

Time (s): cpu = 01:59:55 ; elapsed = 00:49:58 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91701 ; free virtual = 108921
INFO: [Common 17-83] Releasing license: Implementation
1807 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 02:09:22 ; elapsed = 00:51:51 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 93344 ; free virtual = 110564
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 93345 ; free virtual = 110565
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 92185 ; free virtual = 110148
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:17 ; elapsed = 00:00:49 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 89858 ; free virtual = 109928
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:45 ; elapsed = 00:04:02 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 92511 ; free virtual = 110382
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3a001196 ConstDB: 0 ShapeSum: 7294553a RouteDB: df9ee796

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113422b27

Time (s): cpu = 00:03:48 ; elapsed = 00:02:30 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 89590 ; free virtual = 107461
Post Restoration Checksum: NetGraph: c09ce810 NumContArr: 8d854f45 Constraints: 4d84062f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19ba63d84

Time (s): cpu = 00:04:03 ; elapsed = 00:02:46 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 94237 ; free virtual = 112108

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19ba63d84

Time (s): cpu = 00:04:07 ; elapsed = 00:02:50 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 94003 ; free virtual = 111874

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19ba63d84

Time (s): cpu = 00:04:09 ; elapsed = 00:02:51 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 94003 ; free virtual = 111874

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: f700125c

Time (s): cpu = 00:07:20 ; elapsed = 00:06:14 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 94020 ; free virtual = 111891

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1d3d2d786

Time (s): cpu = 00:17:17 ; elapsed = 00:09:17 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91825 ; free virtual = 109697
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.151 | TNS=-508246.812| WHS=-0.159 | THS=-140.729|

Phase 2 Router Initialization | Checksum: 144ae357a

Time (s): cpu = 00:27:13 ; elapsed = 00:11:54 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91671 ; free virtual = 109542

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 Build GR Node Graph
Phase 3.1.1 Build GR Node Graph | Checksum: 657649de

Time (s): cpu = 00:32:17 ; elapsed = 00:13:37 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 89070 ; free virtual = 106941

Phase 3.1.2 Run Global Routing
INFO: [Route 35-21] Average Estimated Local Routing Congestion:
INFO: [Route 35-21] Average Estimated Local Routing Congestion:
INFO: [Route 35-21] Average Estimated Local Routing Congestion:
Phase 3.1.2 Run Global Routing | Checksum: 19e5e6f07

Time (s): cpu = 00:36:08 ; elapsed = 00:16:14 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 88178 ; free virtual = 106049
Phase 3.1 Global Routing | Checksum: 21a289551

Time (s): cpu = 00:36:10 ; elapsed = 00:16:16 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91244 ; free virtual = 109115
Phase 3 Initial Routing | Checksum: 2925ad048

Time (s): cpu = 00:53:33 ; elapsed = 00:23:39 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 90558 ; free virtual = 108429

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      1.82|     8x8|      1.74|   32x32|      6.06|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      1.46|   16x16|      2.09|   32x32|      4.65|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      1.81|   16x16|      2.18|   32x32|      5.81|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      2.47|   16x16|      1.82|   32x32|      7.99|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X160Y84->INT_X175Y115 (BRAM_X160Y80->CLEL_R_X175Y115)
	INT_X160Y100->INT_X175Y115 (BRAM_X160Y100->CLEL_R_X175Y115)
	INT_X160Y84->INT_X175Y99 (BRAM_X160Y80->CLEL_R_X175Y99)
SOUTH
	INT_X160Y740->INT_X175Y771 (BRAM_X160Y740->CLEL_R_X175Y771)
	INT_X160Y756->INT_X175Y771 (BRAM_X160Y755->CLEL_R_X175Y771)
	INT_X160Y740->INT_X175Y755 (BRAM_X160Y740->CLEL_R_X175Y755)
EAST
	INT_X144Y692->INT_X159Y707 (CLE_M_X144Y692->CLEL_R_X159Y707)
	INT_X192Y772->INT_X192Y787 (CLE_M_R_X192Y772->GTH_R_X192Y780)
	INT_X192Y756->INT_X192Y771 (CLE_M_R_X192Y756->GTH_R_X192Y720)
	INT_X192Y596->INT_X192Y611 (CLE_M_R_X192Y596->GTH_R_X192Y600)
WEST
	INT_X32Y52->INT_X63Y67 (CLEL_L_X32Y52->CLEL_R_X63Y67)
	INT_X32Y52->INT_X47Y67 (CLEL_L_X32Y52->CLEL_R_X47Y67)
	INT_X48Y52->INT_X63Y67 (LAGUNA_TILE_X48Y52->CLEL_R_X63Y67)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X148Y736->INT_X171Y767 (CLEL_L_X148Y736->CLEL_R_X171Y767)
	INT_X160Y828->INT_X167Y835 (BRAM_X160Y825->CLEL_R_X167Y835)
	INT_X160Y796->INT_X167Y803 (BRAM_X160Y795->CLEL_R_X167Y803)
	INT_X152Y780->INT_X159Y787 (CLEL_L_X152Y780->CLEL_R_X159Y787)
	INT_X152Y772->INT_X159Y779 (CLEL_L_X152Y772->CLEL_R_X159Y779)
EAST
	INT_X144Y692->INT_X159Y707 (CLE_M_X144Y692->CLEL_R_X159Y707)
WEST
	INT_X88Y828->INT_X103Y835 (CLEL_L_X88Y828->CLEL_R_X103Y835)
	INT_X88Y844->INT_X95Y851 (CLEL_L_X88Y844->CLEL_R_X95Y851)
	INT_X96Y828->INT_X103Y835 (CLEL_L_X96Y828->CLEL_R_X103Y835)
	INT_X96Y812->INT_X103Y819 (CLEL_L_X96Y812->CLEL_R_X103Y819)
	INT_X32Y92->INT_X39Y99 (CLEL_L_X32Y92->CLEL_R_X39Y99)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X160Y84->INT_X175Y115 (BRAM_X160Y80->CLEL_R_X175Y115)
	INT_X144Y180->INT_X159Y195 (CLE_M_X144Y180->CLEL_R_X159Y195)
	INT_X160Y100->INT_X175Y115 (BRAM_X160Y100->CLEL_R_X175Y115)
	INT_X160Y84->INT_X175Y99 (BRAM_X160Y80->CLEL_R_X175Y99)
	INT_X48Y52->INT_X63Y67 (LAGUNA_TILE_X48Y52->CLEL_R_X63Y67)
SOUTH
	INT_X32Y44->INT_X55Y75 (CLEL_L_X32Y44->CLEL_R_X55Y75)
	INT_X160Y756->INT_X175Y771 (BRAM_X160Y755->CLEL_R_X175Y771)
	INT_X64Y740->INT_X79Y755 (CLEL_L_X64Y740->CLEL_R_X79Y755)
	INT_X160Y740->INT_X175Y755 (BRAM_X160Y740->CLEL_R_X175Y755)
	INT_X32Y52->INT_X47Y67 (CLEL_L_X32Y52->CLEL_R_X47Y67)
EAST
	INT_X48Y332->INT_X63Y379 (LAGUNA_TILE_X48Y332->CLEL_R_X63Y379)
	INT_X192Y772->INT_X192Y787 (CLE_M_R_X192Y772->GTH_R_X192Y780)
	INT_X192Y756->INT_X192Y771 (CLE_M_R_X192Y756->GTH_R_X192Y720)
	INT_X192Y596->INT_X192Y611 (CLE_M_R_X192Y596->GTH_R_X192Y600)
	INT_X192Y580->INT_X192Y595 (CLE_M_R_X192Y580->GTH_R_X192Y540)
WEST
	INT_X64Y68->INT_X95Y115 (CLEL_L_X64Y68->CLEL_R_X95Y115)
	INT_X32Y36->INT_X63Y67 (CLEL_L_X32Y36->CLEL_R_X63Y67)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 954799
 Number of Nodes with overlaps = 69760
 Number of Nodes with overlaps = 9967
 Number of Nodes with overlaps = 4173
 Number of Nodes with overlaps = 2360
 Number of Nodes with overlaps = 1646
 Number of Nodes with overlaps = 1246
 Number of Nodes with overlaps = 1068
 Number of Nodes with overlaps = 909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.644 | TNS=-1011872.438| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 2a57f3772

Time (s): cpu = 03:45:09 ; elapsed = 01:14:58 . Memory (MB): peak = 31190.441 ; gain = 0.000 ; free physical = 91349 ; free virtual = 109220

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1609
 Number of Nodes with overlaps = 3613
 Number of Nodes with overlaps = 2631
 Number of Nodes with overlaps = 1803
 Number of Nodes with overlaps = 1532
 Number of Nodes with overlaps = 476
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X154Y95 CLEL_R_X154Y95 CLE_M_X138Y441 CLEL_R_X138Y441 
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.002 | TNS=-999123.812| WHS=-0.048 | THS=-0.393 |

Phase 4.2 Global Iteration 1 | Checksum: 22295c5c5

Time (s): cpu = 05:16:12 ; elapsed = 01:49:55 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89944 ; free virtual = 107815

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1788
 Number of Nodes with overlaps = 532
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.540 | TNS=-996850.750| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19f8e68c8

Time (s): cpu = 05:34:01 ; elapsed = 02:02:15 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89857 ; free virtual = 107728

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.456 | TNS=-996649.062| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: e6a7e30c

Time (s): cpu = 05:43:48 ; elapsed = 02:11:30 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89841 ; free virtual = 107713

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.428 | TNS=-996532.375| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1bf02c829

Time (s): cpu = 05:51:35 ; elapsed = 02:18:30 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89837 ; free virtual = 107708

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.408 | TNS=-995692.812| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: b5db5230

Time (s): cpu = 05:57:50 ; elapsed = 02:24:19 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89826 ; free virtual = 107697

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-995690.688| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 27858a07d

Time (s): cpu = 06:08:29 ; elapsed = 02:34:37 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89822 ; free virtual = 107694

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-995632.750| WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 23f25ffb6

Time (s): cpu = 06:12:35 ; elapsed = 02:38:35 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89816 ; free virtual = 107687
Phase 4 Rip-up And Reroute | Checksum: 23f25ffb6

Time (s): cpu = 06:12:39 ; elapsed = 02:38:39 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89816 ; free virtual = 107687

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1fbe57ca1

Time (s): cpu = 06:17:47 ; elapsed = 02:40:21 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89029 ; free virtual = 106900
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-995632.750| WHS=0.025  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 21eefb42e

Time (s): cpu = 06:24:06 ; elapsed = 02:42:15 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89212 ; free virtual = 107084
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-988907.062| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 188381904

Time (s): cpu = 06:30:05 ; elapsed = 02:44:03 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89120 ; free virtual = 106991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-985856.312| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1e0078cba

Time (s): cpu = 06:35:51 ; elapsed = 02:45:57 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89028 ; free virtual = 106899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-977178.312| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 16b7fa5f1

Time (s): cpu = 06:41:07 ; elapsed = 02:47:43 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88932 ; free virtual = 106804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-974472.062| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 1cfcf8628

Time (s): cpu = 06:46:14 ; elapsed = 02:49:25 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88822 ; free virtual = 106694
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-967391.812| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 223d33353

Time (s): cpu = 06:51:23 ; elapsed = 02:51:08 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88724 ; free virtual = 106595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-961217.250| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 1ab140178

Time (s): cpu = 06:56:24 ; elapsed = 02:52:46 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88619 ; free virtual = 106490
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-960995.812| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: cab899f3

Time (s): cpu = 07:01:30 ; elapsed = 02:54:26 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88529 ; free virtual = 106401
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-954850.688| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 1cd560398

Time (s): cpu = 07:06:32 ; elapsed = 02:56:04 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88430 ; free virtual = 106301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-950051.812| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 1b80563cd

Time (s): cpu = 07:07:07 ; elapsed = 02:56:28 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88806 ; free virtual = 106678
Phase 5.1 TNS Cleanup | Checksum: 1b80563cd

Time (s): cpu = 07:07:11 ; elapsed = 02:56:32 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88806 ; free virtual = 106678

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b80563cd

Time (s): cpu = 07:07:16 ; elapsed = 02:56:37 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88806 ; free virtual = 106678
Phase 5 Delay and Skew Optimization | Checksum: 1b80563cd

Time (s): cpu = 07:07:20 ; elapsed = 02:56:42 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88806 ; free virtual = 106678

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f77a4eb

Time (s): cpu = 07:12:25 ; elapsed = 02:58:23 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88456 ; free virtual = 106327
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-946511.938| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f768b9c

Time (s): cpu = 07:12:31 ; elapsed = 02:58:30 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88455 ; free virtual = 106326
Phase 6 Post Hold Fix | Checksum: 15f768b9c

Time (s): cpu = 07:12:36 ; elapsed = 02:58:34 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88453 ; free virtual = 106325

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 163d626d9

Time (s): cpu = 07:21:07 ; elapsed = 03:00:55 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 88315 ; free virtual = 106186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-946511.938| WHS=0.025  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 163d626d9

Time (s): cpu = 07:21:15 ; elapsed = 03:01:03 . Memory (MB): peak = 31553.633 ; gain = 363.191 ; free physical = 89600 ; free virtual = 107471

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.4681 %
  Global Horizontal Routing Utilization  = 25.3738 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 95.339%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X104Y818 -> INT_X104Y818
   INT_X107Y808 -> INT_X107Y808
   INT_X106Y806 -> INT_X106Y806
   INT_X190Y725 -> INT_X190Y725
   INT_X106Y540 -> INT_X106Y540
South Dir 4x4 Area, Max Cong = 87.7901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X168Y748 -> INT_X171Y751
East Dir 4x4 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X164Y756 -> INT_X167Y759
West Dir 2x2 Area, Max Cong = 91.1058%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X172Y94 -> INT_X173Y95
   INT_X172Y92 -> INT_X173Y93
   INT_X172Y88 -> INT_X173Y89
   INT_X40Y52 -> INT_X41Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.1875
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 1.6875

Phase 8 Route finalize | Checksum: 20b0e7b0c

Time (s): cpu = 07:25:02 ; elapsed = 03:03:44 . Memory (MB): peak = 31561.633 ; gain = 371.191 ; free physical = 89564 ; free virtual = 107435

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20b0e7b0c

Time (s): cpu = 07:25:07 ; elapsed = 03:03:50 . Memory (MB): peak = 31561.633 ; gain = 371.191 ; free physical = 89542 ; free virtual = 107414

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y43/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y42/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y41/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y40/SOUTHREFCLK1
Phase 10 Depositing Routes | Checksum: 20b0e7b0c

Time (s): cpu = 07:26:22 ; elapsed = 03:05:05 . Memory (MB): peak = 31561.633 ; gain = 371.191 ; free physical = 89526 ; free virtual = 107397

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31561.633 ; gain = 0.000 ; free physical = 87988 ; free virtual = 105859
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y2 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y3 }.
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y11 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y10 }.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.236. For the most accurate timing information please run report_timing.
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y11 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y10 }.
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y2 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y3 }.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 36148.719 ; gain = 0.000 ; free physical = 85158 ; free virtual = 103030
Ending IncrPlace Task | Checksum: 8ca516b3

Time (s): cpu = 00:10:29 ; elapsed = 00:05:56 . Memory (MB): peak = 36148.719 ; gain = 4587.086 ; free physical = 89144 ; free virtual = 107015
Phase 11 Incr Placement Change | Checksum: 20b0e7b0c

Time (s): cpu = 07:37:09 ; elapsed = 03:11:19 . Memory (MB): peak = 36148.719 ; gain = 4958.277 ; free physical = 89144 ; free virtual = 107015

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 12bc60014

Time (s): cpu = 07:43:26 ; elapsed = 03:13:45 . Memory (MB): peak = 36148.719 ; gain = 4958.277 ; free physical = 87024 ; free virtual = 104896
Post Restoration Checksum: NetGraph: a69e0064 NumContArr: 836ab4b9 Constraints: 70bbbccd Timing: 0

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 19ac471ea

Time (s): cpu = 07:44:11 ; elapsed = 03:14:30 . Memory (MB): peak = 36148.719 ; gain = 4958.277 ; free physical = 86437 ; free virtual = 104309

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1524fac7d

Time (s): cpu = 07:44:17 ; elapsed = 03:14:37 . Memory (MB): peak = 36148.719 ; gain = 4958.277 ; free physical = 86438 ; free virtual = 104310

Phase 13.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.3 Global Clock Net Routing | Checksum: 15da17289

Time (s): cpu = 07:44:59 ; elapsed = 03:15:19 . Memory (MB): peak = 36148.719 ; gain = 4958.277 ; free physical = 86350 ; free virtual = 104222

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 2c2a808d4

Time (s): cpu = 07:52:53 ; elapsed = 03:18:17 . Memory (MB): peak = 36148.719 ; gain = 4958.277 ; free physical = 82704 ; free virtual = 100575
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.228 | TNS=-922118.562| WHS=-0.159 | THS=-126.387|

Phase 13 Router Initialization | Checksum: 2e0eec064

Time (s): cpu = 08:01:22 ; elapsed = 03:20:45 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 83116 ; free virtual = 100988

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 173e27be6

Time (s): cpu = 08:03:32 ; elapsed = 03:22:16 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 83112 ; free virtual = 100983

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|     4x4|      0.19|     4x4|      0.06|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.03|     8x8|      0.23|     8x8|      0.07|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.02|     4x4|      0.14|     8x8|      0.10|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.05|     4x4|      0.14|   16x16|      0.17|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
WEST
	INT_X32Y52->INT_X47Y67 (CLEL_L_X32Y52->CLEL_R_X47Y67)

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 10756
 Number of Nodes with overlaps = 2494
 Number of Nodes with overlaps = 829
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933500.625| WHS=0.000  | THS=0.000  |

Phase 15.1 Global Iteration 0 | Checksum: 2c700e6fb

Time (s): cpu = 08:24:58 ; elapsed = 03:33:34 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82445 ; free virtual = 100317

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.435 | TNS=-933107.875| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 29dced246

Time (s): cpu = 08:29:29 ; elapsed = 03:35:54 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82361 ; free virtual = 100232

Phase 15.3 Additional Iteration for Hold
Phase 15.3 Additional Iteration for Hold | Checksum: 2da2a2f86

Time (s): cpu = 08:29:38 ; elapsed = 03:36:04 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82379 ; free virtual = 100250
Phase 15 Rip-up And Reroute | Checksum: 2da2a2f86

Time (s): cpu = 08:29:42 ; elapsed = 03:36:08 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82379 ; free virtual = 100250

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 2581a6ad0

Time (s): cpu = 08:35:17 ; elapsed = 03:38:11 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81511 ; free virtual = 99383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933500.625| WHS=0.000  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 2aeb35a3d

Time (s): cpu = 08:40:34 ; elapsed = 03:40:04 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81767 ; free virtual = 99638
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933498.750| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 3bb04882a

Time (s): cpu = 08:46:06 ; elapsed = 03:41:58 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81651 ; free virtual = 99523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933382.688| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 2e35e4a25

Time (s): cpu = 08:51:24 ; elapsed = 03:43:49 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81538 ; free virtual = 99409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933382.625| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 25f580208

Time (s): cpu = 08:56:42 ; elapsed = 03:45:41 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81433 ; free virtual = 99305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933382.625| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 373b4a16d

Time (s): cpu = 09:01:54 ; elapsed = 03:47:30 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81335 ; free virtual = 99206
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933381.250| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 2957f216c

Time (s): cpu = 09:07:15 ; elapsed = 03:49:24 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81241 ; free virtual = 99112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933380.875| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 1b2fc73eb

Time (s): cpu = 09:12:48 ; elapsed = 03:51:23 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81146 ; free virtual = 99017
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933380.812| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 2db7877ec

Time (s): cpu = 09:18:06 ; elapsed = 03:53:15 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81047 ; free virtual = 98919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933380.250| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 1ec360093

Time (s): cpu = 09:23:24 ; elapsed = 03:55:10 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 80960 ; free virtual = 98831
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933380.062| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 341c82e41

Time (s): cpu = 09:23:51 ; elapsed = 03:55:27 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81383 ; free virtual = 99255
Phase 16.1 TNS Cleanup | Checksum: 341c82e41

Time (s): cpu = 09:23:55 ; elapsed = 03:55:32 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81382 ; free virtual = 99253

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 341c82e41

Time (s): cpu = 09:24:00 ; elapsed = 03:55:36 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81382 ; free virtual = 99254
Phase 16 Delay and Skew Optimization | Checksum: 341c82e41

Time (s): cpu = 09:24:05 ; elapsed = 03:55:41 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 81382 ; free virtual = 99254

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 36ccacecb

Time (s): cpu = 09:29:25 ; elapsed = 03:57:36 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 80967 ; free virtual = 98838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933380.125| WHS=0.000  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2e23473ee

Time (s): cpu = 09:29:32 ; elapsed = 03:57:43 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 80971 ; free virtual = 98843
Phase 17 Post Hold Fix | Checksum: 2e23473ee

Time (s): cpu = 09:29:37 ; elapsed = 03:57:48 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 80971 ; free virtual = 98843

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 23bb47198

Time (s): cpu = 09:39:18 ; elapsed = 04:00:30 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 80765 ; free virtual = 98637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.388 | TNS=-933380.125| WHS=0.030  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 23bb47198

Time (s): cpu = 09:39:25 ; elapsed = 04:00:37 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82452 ; free virtual = 100324

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.4702 %
  Global Horizontal Routing Utilization  = 25.3776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.0678%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X104Y818 -> INT_X104Y818
   INT_X107Y808 -> INT_X107Y808
   INT_X106Y806 -> INT_X106Y806
   INT_X190Y725 -> INT_X190Y725
   INT_X106Y540 -> INT_X106Y540
South Dir 4x4 Area, Max Cong = 87.7901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X168Y748 -> INT_X171Y751
East Dir 4x4 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X164Y756 -> INT_X167Y759
West Dir 2x2 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X170Y96 -> INT_X171Y97
   INT_X172Y94 -> INT_X173Y95
   INT_X172Y92 -> INT_X173Y93
   INT_X40Y54 -> INT_X41Y55

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.1875
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 0.5625

Phase 19 Route finalize | Checksum: 2d230cee1

Time (s): cpu = 09:42:59 ; elapsed = 04:03:05 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82516 ; free virtual = 100387

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 2d230cee1

Time (s): cpu = 09:43:03 ; elapsed = 04:03:09 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82494 ; free virtual = 100366

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 2d230cee1

Time (s): cpu = 09:44:11 ; elapsed = 04:04:18 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82619 ; free virtual = 100490

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.378 | TNS=-928662.688| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 3342ad5d6

Time (s): cpu = 09:53:54 ; elapsed = 04:06:39 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 82820 ; free virtual = 100691
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 09:53:56 ; elapsed = 04:06:41 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 87444 ; free virtual = 105316

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1875 Infos, 2 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 09:55:21 ; elapsed = 04:07:43 . Memory (MB): peak = 38582.973 ; gain = 7392.531 ; free physical = 87444 ; free virtual = 105316
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 38582.973 ; gain = 0.000 ; free physical = 87447 ; free virtual = 105319
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 38973.613 ; gain = 0.000 ; free physical = 86375 ; free virtual = 104993
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:39 ; elapsed = 00:01:00 . Memory (MB): peak = 38973.613 ; gain = 0.004 ; free physical = 83040 ; free virtual = 104860
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:04 ; elapsed = 00:04:11 . Memory (MB): peak = 38973.613 ; gain = 390.641 ; free physical = 86362 ; free virtual = 105195
INFO: [runtcl-4] Executing : report_drc -file VU440_TOP_drc_routed.rpt -pb VU440_TOP_drc_routed.pb -rpx VU440_TOP_drc_routed.rpx
Command: report_drc -file VU440_TOP_drc_routed.rpt -pb VU440_TOP_drc_routed.pb -rpx VU440_TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:30 ; elapsed = 00:01:28 . Memory (MB): peak = 39364.254 ; gain = 390.641 ; free physical = 86298 ; free virtual = 105132
INFO: [runtcl-4] Executing : report_methodology -file VU440_TOP_methodology_drc_routed.rpt -pb VU440_TOP_methodology_drc_routed.pb -rpx VU440_TOP_methodology_drc_routed.rpx
Command: report_methodology -file VU440_TOP_methodology_drc_routed.rpt -pb VU440_TOP_methodology_drc_routed.pb -rpx VU440_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:11:08 ; elapsed = 00:03:09 . Memory (MB): peak = 39364.254 ; gain = 0.000 ; free physical = 78625 ; free virtual = 97469
INFO: [runtcl-4] Executing : report_power -file VU440_TOP_power_routed.rpt -pb VU440_TOP_power_summary_routed.pb -rpx VU440_TOP_power_routed.rpx
Command: report_power -file VU440_TOP_power_routed.rpt -pb VU440_TOP_power_summary_routed.pb -rpx VU440_TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1887 Infos, 3 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:11:33 ; elapsed = 00:04:54 . Memory (MB): peak = 41697.285 ; gain = 2333.031 ; free physical = 77391 ; free virtual = 96251
INFO: [runtcl-4] Executing : report_route_status -file VU440_TOP_route_status.rpt -pb VU440_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VU440_TOP_timing_summary_routed.rpt -pb VU440_TOP_timing_summary_routed.pb -rpx VU440_TOP_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 41697.285 ; gain = 0.000 ; free physical = 76938 ; free virtual = 95802
INFO: [runtcl-4] Executing : report_incremental_reuse -file VU440_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file VU440_TOP_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 41697.285 ; gain = 0.000 ; free physical = 76929 ; free virtual = 95794
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VU440_TOP_bus_skew_routed.rpt -pb VU440_TOP_bus_skew_routed.pb -rpx VU440_TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 41861.309 ; gain = 0.000 ; free physical = 76857 ; free virtual = 95722

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.378 | TNS=-928662.717 | WHS=0.029 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd653674

Time (s): cpu = 00:04:42 ; elapsed = 00:01:16 . Memory (MB): peak = 42052.094 ; gain = 190.785 ; free physical = 75419 ; free virtual = 94284
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.378 | TNS=-928662.717 | WHS=0.029 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 42061.898 ; gain = 0.000 ; free physical = 75056 ; free virtual = 93921
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[418].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_n_0_repN.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[930]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[930]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.329. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___160_i_2_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 46804.535 ; gain = 0.000 ; free physical = 71659 ; free virtual = 90525
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[748].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[748]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[748]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.287. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___216_i_2_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 50660.492 ; gain = 0.000 ; free physical = 71786 ; free virtual = 90651
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[290].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___160_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___160_i_2_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___160_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.270. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_164.
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 50660.492 ; gain = 0.000 ; free physical = 71493 ; free virtual = 90358
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[633].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb0[639]. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[639]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.267. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___66_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 50908.492 ; gain = 0.000 ; free physical = 71435 ; free virtual = 90300
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[873].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[873]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[873]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.263. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___188_i_2_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 50908.492 ; gain = 0.000 ; free physical = 71397 ; free virtual = 90262
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[337].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[849]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_0_LOPT_REMAP_26_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.257. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___108_i_3_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 50995.492 ; gain = 0.000 ; free physical = 71592 ; free virtual = 90458
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[21].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[789]_i_1_n_0_repN. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_0_LOPT_REMAP_34_replica_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.253. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i_4/O_n_21.
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 50995.492 ; gain = 0.000 ; free physical = 71306 ; free virtual = 90172
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[1017].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[1017]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[1017]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.250. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___83_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[873]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[873]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -3.249. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[895]_i_5_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 50995.492 ; gain = 0.000 ; free physical = 71268 ; free virtual = 90133
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[449].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___62_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___62
INFO: [Physopt 32-952] Improved path group WNS = -3.242. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___62_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/unit1_arbrk.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i___111_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_0_LOPT_REMAP_18_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.242. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/i_3/O_n_18.
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.58 . Memory (MB): peak = 50995.492 ; gain = 0.000 ; free physical = 71225 ; free virtual = 90090
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[498].
INFO: [Physopt 32-952] Improved path group WNS = -3.242. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___47_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[930]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb[930]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -3.241. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___172_i_3_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 50995.492 ; gain = 0.000 ; free physical = 71175 ; free virtual = 90040
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/bb_reg_n_0_[646].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___103_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___103_comp.
INFO: [Physopt 32-952] Improved path group WNS = -3.239. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___100_i_3_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 71362 ; free virtual = 90227
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[391].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___60_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___60
INFO: [Physopt 32-952] Improved path group WNS = -3.238. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/i___60_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 71096 ; free virtual = 89961
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 71072 ; free virtual = 89937
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[63].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb_reg[63]
INFO: [Physopt 32-952] Improved path group WNS = -3.238. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage5_inst/fb[63].
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70930 ; free virtual = 89795
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70998 ; free virtual = 89864
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[20].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[20]
INFO: [Physopt 32-952] Improved path group WNS = -3.043. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[20].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70970 ; free virtual = 89835
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70958 ; free virtual = 89823
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[28].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[28]
INFO: [Physopt 32-952] Improved path group WNS = -3.043. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[28].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70931 ; free virtual = 89796
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70910 ; free virtual = 89776
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[57].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[57]
INFO: [Physopt 32-952] Improved path group WNS = -3.035. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[57].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70880 ; free virtual = 89746
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70876 ; free virtual = 89742
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[27].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[27]
INFO: [Physopt 32-952] Improved path group WNS = -3.035. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[27].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70841 ; free virtual = 89707
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70831 ; free virtual = 89696
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[42].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[42]
INFO: [Physopt 32-952] Improved path group WNS = -3.035. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[42].
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70803 ; free virtual = 89668
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70789 ; free virtual = 89654
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[44].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[44]
INFO: [Physopt 32-952] Improved path group WNS = -3.035. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[44].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70766 ; free virtual = 89631
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[62].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[62]
INFO: [Physopt 32-952] Improved path group WNS = -3.030. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[62].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70725 ; free virtual = 89590
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg_n_0_[56].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[56]
INFO: [Physopt 32-952] Improved path group WNS = -3.022. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg_n_0_[56].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70678 ; free virtual = 89543
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[25].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[25]
INFO: [Physopt 32-952] Improved path group WNS = -3.022. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[25].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70642 ; free virtual = 89508
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[54].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[54]
INFO: [Physopt 32-952] Improved path group WNS = -3.017. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[54].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70591 ; free virtual = 89457
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[59].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[59]
INFO: [Physopt 32-952] Improved path group WNS = -3.017. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[59].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70561 ; free virtual = 89426
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/p_0_in[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[5]
INFO: [Physopt 32-952] Improved path group WNS = -3.011. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/p_0_in[1].
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70513 ; free virtual = 89379
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg_n_0_[15].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg[15]
INFO: [Physopt 32-952] Improved path group WNS = -3.011. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur3_reg_n_0_[15].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70468 ; free virtual = 89333
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[40].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[40]
INFO: [Physopt 32-952] Improved path group WNS = -3.011. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[40].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70430 ; free virtual = 89296
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[43].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[43]
INFO: [Physopt 32-952] Improved path group WNS = -3.011. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[43].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70391 ; free virtual = 89256
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[45].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[45]
INFO: [Physopt 32-952] Improved path group WNS = -3.011. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[45].
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70352 ; free virtual = 89217
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[55].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[55]
INFO: [Physopt 32-952] Improved path group WNS = -3.010. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg_n_0_[55].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[96].
INFO: [Physopt 32-952] Improved path group WNS = -1.889. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[160].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.843. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__6_29.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 51093.152 ; gain = 0.000 ; free physical = 70304 ; free virtual = 89170
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__0_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__0
INFO: [Physopt 32-952] Improved path group WNS = -1.792. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[64].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[448].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]
INFO: [Physopt 32-952] Improved path group WNS = -1.787. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[448].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[448].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]
INFO: [Physopt 32-952] Improved path group WNS = -1.756. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[448].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[352].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][352]
INFO: [Physopt 32-952] Improved path group WNS = -1.751. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[352].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__673_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__673_i_3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__673_i_3
INFO: [Physopt 32-952] Improved path group WNS = -1.741. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__673_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[0]_bret__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[64].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[0]_bret__1_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[0]_bret__1_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.732. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__3_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[0]_bret__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[384].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_36. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[0]_bret__3_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.704. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_37.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[480]_bret_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[480]_bret_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[480]_bret_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.701. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[32].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__673_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__673_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.698. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__419_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[160].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/data0[288].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[160]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[160]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.696. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__5_30.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[128].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[128]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[128]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.684. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_37.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[416].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_6.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[288]_bret__0_i_1
INFO: [Physopt 32-952] Improved path group WNS = -1.675. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[224].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[160]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[160]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.673. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__5_30.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[384]_bret_bret__3_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__259_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__259_i_1
INFO: [Physopt 32-952] Improved path group WNS = -1.667. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__259_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[448].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__1_22.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__1_22. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[320]_bret__0_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.666. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__1_23.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[128].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__5_55.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__5_55. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[64]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.657. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[116].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__796_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[0].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][0]
INFO: [Physopt 32-952] Improved path group WNS = -1.656. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[0].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.646. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__3_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__421_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_87. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__421_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.645. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[145].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret_bret_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_23. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[416]_bret_bret_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.642. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[145].
INFO: [Physopt 32-952] Improved path group WNS = -1.629. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__5_20.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__794_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__794_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__794_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.617. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__3_i_1_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.609. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[320].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[320].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.605. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__796_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__794_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__794_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.594. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[116].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_42.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_42. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[448]_bret_bret__1_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.591. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[301].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__321_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.589. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[256].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][256]
INFO: [Physopt 32-952] Improved path group WNS = -1.589. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[256].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__675_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_68. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__675_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.588. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/s_m_rdat_fifo_rdata[288].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__366_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[73].
INFO: [Physopt 32-952] Improved path group WNS = -1.586. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__1046_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.570. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__3_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__738_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[240].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__738_i_3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__738_i_3
INFO: [Physopt 32-952] Improved path group WNS = -1.563. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__738_i_3_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[480]_bret_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[480]_bret_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.560. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__163_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[48].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -1.555. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 52146.492 ; gain = 0.000 ; free physical = 70052 ; free virtual = 88917
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret__1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret__1
INFO: [Physopt 32-952] Improved path group WNS = -1.550. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret__1_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[128]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[128]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.548. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__4_46.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[384]_bret_bret__3_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[384]_bret_bret__3_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.539. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__259_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[112].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -1.533. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70056 ; free virtual = 88921
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[256].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__4_46.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[128]_i_4_comp_1
INFO: [Physopt 32-952] Improved path group WNS = -1.533. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__4_46.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[48]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.532. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__181_i_1_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_42. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[448]_bret_bret__1_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.529. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[244].
INFO: [Physopt 32-952] Improved path group WNS = -1.519. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__6_29.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[0]_bret__1_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[0]_bret__1_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.510. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[116].
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70354 ; free virtual = 89220
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__2
INFO: [Physopt 32-952] Improved path group WNS = -1.507. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__501_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[100].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]
INFO: [Physopt 32-952] Improved path group WNS = -1.506. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[100].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70060 ; free virtual = 88926
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret_bret__3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret_bret__3
INFO: [Physopt 32-952] Improved path group WNS = -1.499. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret_bret__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__6_29.
INFO: [Physopt 32-952] Improved path group WNS = -1.497. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[145].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[416]_bret__1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[416]_bret__1
INFO: [Physopt 32-952] Improved path group WNS = -1.486. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[416]_bret__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__3_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[352].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][352]
INFO: [Physopt 32-952] Improved path group WNS = -1.483. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[352].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[145].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret_bret__421_i_2
INFO: [Physopt 32-952] Improved path group WNS = -1.483. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[145].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70054 ; free virtual = 88919
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__99_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__99
INFO: [Physopt 32-952] Improved path group WNS = -1.481. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__99_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[386]_bret__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[2].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[386]_bret__0_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[386]_bret__0_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.478. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__269_i_1_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_37.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[128]_i_3_comp_2
INFO: [Physopt 32-952] Improved path group WNS = -1.478. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_rep__6_37.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[176].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[432].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[176]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[176]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.473. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_5.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__956_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[107].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__956_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__956_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.472. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__474_i_1_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70042 ; free virtual = 88907
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[480].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__2_37[343]. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[416]_bret__1_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.472. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_tmp[416]_bret__1_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__618_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_rcnt_reg[2]_rep__1_59. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[229]_bret__1_bret__618_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.470. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/s_m_rdat_fifo_rdata[256].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[176]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[176]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.462. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[1]_rep__5_14.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__636_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[16].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__339_i_1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__339_i_1
INFO: [Physopt 32-952] Improved path group WNS = -1.461. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__339_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[100].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__501_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__501_i_2_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret__1_bret__501_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.460. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__121_i_1_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70001 ; free virtual = 88866
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[192].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__794_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__794_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.458. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_16.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[96].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][96]
INFO: [Physopt 32-952] Improved path group WNS = -1.454. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[96].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4]__0__0[96].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3_n_0_repN.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3_comp
INFO: [Physopt 32-952] Improved path group WNS = -1.450. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[229]_bret_bret__874_i_3_n_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[487]_bret_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.447. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1]__0__0[103].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[352].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][352]
INFO: [Physopt 32-952] Improved path group WNS = -1.439. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5]__0__0[352].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[448]_bret_bret__0_i_1_comp_1.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/data0[352].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][352]
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[505]_bret__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[121].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[505]_bret__0_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[505]_bret__0_i_1_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[384]_bret_bret__1_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_data_sel_reg[0]_10. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_tx_tdata[384]_bret_bret__1_i_1_comp.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[344]_bret__3_bret__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[344]_bret__3_bret__2
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[66].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7]__0__0[322].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[66]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[66]_i_1_comp.
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 69982 ; free virtual = 88847
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[352].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][352]
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[116].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2]__0__0[372].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[116]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[116]_i_1_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_1_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3]__0__0[160].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[0].sr_clr_flg_reg_n_0_[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[262].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[367].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[4]__0[111].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[367]_i_1_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/p_1_in36_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_repN_11.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___22_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___22
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[359].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[359]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[359]_i_1_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/p_1_in24_in.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___18_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___18
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[344].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[344]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[344]_i_1_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[302].
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 70239 ; free virtual = 89104
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[110].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][110]
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/p_1_in30_in.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___20_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___20
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52244.152 ; gain = 0.000 ; free physical = 69887 ; free virtual = 88753
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[6]__0[110].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[302]_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[302]_i_2
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[497].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/data0[113].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[293].
INFO: [Common 17-14] Message 'Physopt 32-953' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[293]_i_2_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[293]_i_2_comp.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 52673.492 ; gain = 0.000 ; free physical = 69849 ; free virtual = 88715
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep_7. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_tx_tdata[111]_i_3_comp.
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 69841 ; free virtual = 88707
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[287]_i_2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[287]_i_2
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.238 | TNS=-928408.757 | WHS=0.029 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1cd653674

Time (s): cpu = 05:10:51 ; elapsed = 03:57:55 . Memory (MB): peak = 52685.492 ; gain = 10824.184 ; free physical = 69838 ; free virtual = 88703

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.238 | TNS=-928408.757 | WHS=0.029 | THS=0.000 |
INFO: [Physopt 32-45] Identified 1 candidate net for hold slack optimization.
INFO: [Physopt 32-234] Optimized 1 net. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 1 buffer.

INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.238 | TNS=-928408.757 | WHS=0.029 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 1cd653674

Time (s): cpu = 05:11:33 ; elapsed = 03:58:26 . Memory (MB): peak = 52685.492 ; gain = 10824.184 ; free physical = 70114 ; free virtual = 88979
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 70105 ; free virtual = 88971
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.238 | TNS=-928410.096 | WHS=0.029 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.140  |        253.960  |            0  |              0  |                   129  |           0  |           1  |  03:56:32  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           1  |          0  |               1  |           0  |           1  |  00:00:31  |
|  Total                      |          0.000  |          0.000  |           1  |          0  |               1  |           0  |           1  |  00:00:31  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 70105 ; free virtual = 88971
Ending Physical Synthesis Task | Checksum: 1cd653674

Time (s): cpu = 05:15:03 ; elapsed = 04:00:53 . Memory (MB): peak = 52685.492 ; gain = 10824.184 ; free physical = 70399 ; free virtual = 89265
INFO: [Common 17-83] Releasing license: Implementation
2228 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 05:16:47 ; elapsed = 04:02:07 . Memory (MB): peak = 52685.492 ; gain = 10988.207 ; free physical = 74807 ; free virtual = 93673
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 74809 ; free virtual = 93676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 73652 ; free virtual = 93263
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:37 ; elapsed = 00:01:00 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 70343 ; free virtual = 93158
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/VU440_TOP_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:02 ; elapsed = 00:04:11 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 73694 ; free virtual = 93521
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file VU440_TOP_timing_summary_postroute_physopted.rpt -pb VU440_TOP_timing_summary_postroute_physopted.pb -rpx VU440_TOP_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:04:32 ; elapsed = 00:00:53 . Memory (MB): peak = 52685.492 ; gain = 0.000 ; free physical = 73890 ; free virtual = 93720
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VU440_TOP_bus_skew_postroute_physopted.rpt -pb VU440_TOP_bus_skew_postroute_physopted.pb -rpx VU440_TOP_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force VU440_TOP.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1025 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./VU440_TOP.bit...
Writing bitstream ./VU440_TOP.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
2249 Infos, 305 Warnings, 13 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:11:03 ; elapsed = 00:05:10 . Memory (MB): peak = 54353.715 ; gain = 0.000 ; free physical = 73462 ; free virtual = 93542
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 22:27:03 2023...
