# aclk {FREQ_HZ 95454536 CLK_DOMAIN codesign_vivado_bd_zynq_ultra_ps_e_0_0_pl_clk0 PHASE 0.0}
# Clock Domain: codesign_vivado_bd_zynq_ultra_ps_e_0_0_pl_clk0
create_clock -name aclk -period 10.476 [get_ports aclk]
# Generated clocks
