// Seed: 3155884847
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd40,
    parameter id_3  = 32'd26
) (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   _id_3,
    output uwire id_4,
    output wor   id_5,
    output logic id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  always @(-1) begin : LABEL_0
    @(posedge 1'd0);
  end
  logic [1 : 1 'b0] id_9;
  ;
  always @(posedge -1 or posedge -1 == 1) id_6 = #1 -1;
  wire [id_3 : ""] _id_10;
  wire [id_10 : 1] id_11;
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
endmodule
