{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559753344481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559753344482 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "my-cpu EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design my-cpu" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1559753345346 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1559753345347 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1559753345441 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1559753345441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559753345858 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559753345917 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559753346793 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559753346793 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559753346818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559753346818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559753346818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559753346818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559753346818 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559753346818 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559753346827 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559753347456 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1559753348115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my-cpu.sdc " "Synopsys Design Constraints File file not found: 'my-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559753348117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559753348119 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux11~0  from: datab  to: combout " "Cell: inst1\|Mux11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux11~0  from: datac  to: combout " "Cell: inst1\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|action~1  from: datac  to: combout " "Cell: inst1\|action~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|action~1  from: datad  to: combout " "Cell: inst1\|action~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|action~2  from: datac  to: combout " "Cell: inst1\|action~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|action~2  from: datad  to: combout " "Cell: inst1\|action~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|action~3  from: datac  to: combout " "Cell: inst1\|action~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|action~3  from: datad  to: combout " "Cell: inst1\|action~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|Mux228~0  from: dataa  to: combout " "Cell: inst3\|Mux228~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|Mux228~0  from: datab  to: combout " "Cell: inst3\|Mux228~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|Mux245~0  from: dataa  to: combout " "Cell: inst3\|Mux245~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|Mux245~0  from: datab  to: combout " "Cell: inst3\|Mux245~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559753348125 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559753348125 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559753348133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559753348134 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559753348138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[10\] " "Destination node registers:inst3\|instruction_register\[10\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[11\] " "Destination node registers:inst3\|instruction_register\[11\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[12\] " "Destination node registers:inst3\|instruction_register\[12\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[7\] " "Destination node registers:inst3\|instruction_register\[7\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[6\] " "Destination node registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[5\] " "Destination node registers:inst3\|instruction_register\[5\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[8\] " "Destination node registers:inst3\|instruction_register\[8\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[3\] " "Destination node registers:inst3\|instruction_register\[3\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[2\] " "Destination node registers:inst3\|instruction_register\[2\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:inst3\|instruction_register\[0\] " "Destination node registers:inst3\|instruction_register\[0\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559753348250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559753348250 ""}  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 296 -248 -72 312 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559753348250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registers:inst3\|Mux228~0  " "Automatically promoted node registers:inst3\|Mux228~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559753348252 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559753348252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registers:inst3\|Mux245~0  " "Automatically promoted node registers:inst3\|Mux245~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559753348252 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559753348252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:inst1\|Mux10~2  " "Automatically promoted node control_unit:inst1\|Mux10~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559753348252 ""}  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559753348252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RESET~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559753348253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:inst1\|state.fetch " "Destination node control_unit:inst1\|state.fetch" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:inst1\|state.handle_arg_as_register " "Destination node control_unit:inst1\|state.handle_arg_as_register" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:inst1\|state.handle_args_as_registers~1 " "Destination node control_unit:inst1\|state.handle_args_as_registers~1" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:inst1\|state.save_to_register " "Destination node control_unit:inst1\|state.save_to_register" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559753348253 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559753348253 ""}  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 312 -248 -72 328 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559753348253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559753348831 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559753348832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559753348832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559753348835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559753348837 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559753348839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559753348839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559753348840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559753348841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559753348842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559753348842 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 0 37 32 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 0 input, 37 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559753348848 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559753348848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559753348848 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559753348849 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559753348849 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559753348849 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559753348973 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559753348996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559753351018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559753351415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559753351451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559753358465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559753358465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559753359401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 1.0% " "6e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1559753362231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X26_Y0 X38_Y9 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X26_Y0 to location X38_Y9" {  } { { "loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X26_Y0 to location X38_Y9"} { { 12 { 0 ""} 26 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559753362894 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559753362894 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1559753374008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559753380682 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559753380682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559753380689 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.02 " "Total time spent on timing analysis during the Fitter is 3.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559753380988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559753381009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559753381524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559753381525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559753381943 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559753382818 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V M10 " "Pin CLK uses I/O standard 2.5 V at M10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 296 -248 -72 312 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 2.5 V M9 " "Pin RESET uses I/O standard 2.5 V at M9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 312 -248 -72 328 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559753383405 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559753383405 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[15\] a permanently enabled " "Pin DATA_BUS_OUT\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[15] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[14\] a permanently enabled " "Pin DATA_BUS_OUT\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[14] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[13\] a permanently enabled " "Pin DATA_BUS_OUT\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[13] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[12\] a permanently enabled " "Pin DATA_BUS_OUT\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[12] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[11\] a permanently enabled " "Pin DATA_BUS_OUT\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[11] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[10\] a permanently enabled " "Pin DATA_BUS_OUT\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[10] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[9\] a permanently enabled " "Pin DATA_BUS_OUT\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[9] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[8\] a permanently enabled " "Pin DATA_BUS_OUT\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[8] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[7\] a permanently enabled " "Pin DATA_BUS_OUT\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[7] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[6\] a permanently enabled " "Pin DATA_BUS_OUT\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[6] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[5\] a permanently enabled " "Pin DATA_BUS_OUT\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[5] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[4\] a permanently enabled " "Pin DATA_BUS_OUT\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[4] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[3\] a permanently enabled " "Pin DATA_BUS_OUT\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[3] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[2\] a permanently enabled " "Pin DATA_BUS_OUT\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[2] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[1\] a permanently enabled " "Pin DATA_BUS_OUT\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[1] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_OUT\[0\] a permanently enabled " "Pin DATA_BUS_OUT\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_OUT[0] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[15\] a permanently disabled " "Pin DATA_BUS_IN\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[15] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[14\] a permanently disabled " "Pin DATA_BUS_IN\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[14] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[13\] a permanently disabled " "Pin DATA_BUS_IN\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[13] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[12\] a permanently disabled " "Pin DATA_BUS_IN\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[12] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[11\] a permanently disabled " "Pin DATA_BUS_IN\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[11] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[10\] a permanently disabled " "Pin DATA_BUS_IN\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[10] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[9\] a permanently disabled " "Pin DATA_BUS_IN\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[9] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[8\] a permanently disabled " "Pin DATA_BUS_IN\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[8] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[7\] a permanently disabled " "Pin DATA_BUS_IN\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[7] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[6\] a permanently disabled " "Pin DATA_BUS_IN\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[6] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[5\] a permanently disabled " "Pin DATA_BUS_IN\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[5] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[4\] a permanently disabled " "Pin DATA_BUS_IN\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[4] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[3\] a permanently disabled " "Pin DATA_BUS_IN\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[3] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[2\] a permanently disabled " "Pin DATA_BUS_IN\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[2] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[1\] a permanently disabled " "Pin DATA_BUS_IN\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[1] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS_IN\[0\] a permanently disabled " "Pin DATA_BUS_IN\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DATA_BUS_IN[0] } } } { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559753383405 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559753383405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arkad/Projects/EDA/my-cpu/quartus/output_files/my-cpu.fit.smsg " "Generated suppressed messages file C:/Users/arkad/Projects/EDA/my-cpu/quartus/output_files/my-cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559753383551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5446 " "Peak virtual memory: 5446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559753384365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 18:49:44 2019 " "Processing ended: Wed Jun 05 18:49:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559753384365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559753384365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559753384365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559753384365 ""}
