{"sha": "6ca30df6060ac9b106bea61a2605db116cfe3ae5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmNhMzBkZjYwNjBhYzliMTA2YmVhNjFhMjYwNWRiMTE2Y2ZlM2FlNQ==", "commit": {"author": {"name": "Michael Hayes", "email": "m.hayes@elec.canterbury.ac.nz", "date": "1999-12-21T10:45:28Z"}, "committer": {"name": "Michael Hayes", "email": "m.hayes@gcc.gnu.org", "date": "1999-12-21T10:45:28Z"}, "message": "* md.texi: Add c4x constraints documentation.\n\nFrom-SVN: r31049", "tree": {"sha": "b53a4ac6c03e74ff4eff8b4aa29defb1be5e1ee8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b53a4ac6c03e74ff4eff8b4aa29defb1be5e1ee8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6ca30df6060ac9b106bea61a2605db116cfe3ae5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6ca30df6060ac9b106bea61a2605db116cfe3ae5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6ca30df6060ac9b106bea61a2605db116cfe3ae5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6ca30df6060ac9b106bea61a2605db116cfe3ae5/comments", "author": null, "committer": null, "parents": [{"sha": "eda190c54117bdd0ff2fdec02dd71275c51631b3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eda190c54117bdd0ff2fdec02dd71275c51631b3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/eda190c54117bdd0ff2fdec02dd71275c51631b3"}], "stats": {"total": 87, "additions": 87, "deletions": 0}, "files": [{"sha": "8bb1587be7232724a54f5cb49826ff742f0b6d30", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6ca30df6060ac9b106bea61a2605db116cfe3ae5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6ca30df6060ac9b106bea61a2605db116cfe3ae5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6ca30df6060ac9b106bea61a2605db116cfe3ae5", "patch": "@@ -1,3 +1,7 @@\n+1999-12-21  Michael Hayes  <m.hayes@elec.canterbury.ac.nz>\n+\n+ \t* md.texi: Add c4x constraints documentation.\n+\n 1999-12-21  Martin v. L\ufffdwis  <loewis@informatik.hu-berlin.de>\n \n \t* config/i386/dgux.c (struct option): Rename to"}, {"sha": "58d59191c92731708ad3786584fa9570d2b278d2", "filename": "gcc/md.texi", "status": "modified", "additions": 83, "deletions": 0, "changes": 83, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6ca30df6060ac9b106bea61a2605db116cfe3ae5/gcc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6ca30df6060ac9b106bea61a2605db116cfe3ae5/gcc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fmd.texi?ref=6ca30df6060ac9b106bea61a2605db116cfe3ae5", "patch": "@@ -1640,6 +1640,89 @@ Memory address aligned to an 8-byte boundary\n \n @item U\n Even register\n+\n+@end table\n+\n+@item TMS320C3x/C4x---@file{c4x.h}\n+@table @code\n+@item a\n+Auxiliary (address) register (ar0-ar7)\n+\n+@item b\n+Stack pointer register (sp)\n+\n+@item c\n+Standard (32 bit) precision integer register\n+\n+@item f\n+Extended (40 bit) precision register (r0-r11)\n+\n+@item k\n+Block count register (bk)\n+\n+@item q\n+Extended (40 bit) precision low register (r0-r7)\n+\n+@item t\n+Extended (40 bit) precision register (r0-r1)\n+\n+@item u\n+Extended (40 bit) precision register (r2-r3)\n+\n+@item v\n+Repeat count register (rc)\n+\n+@item x\n+Index register (ir0-ir1)\n+\n+@item y\n+Status (condition code) register (st)\n+\n+@item z\n+Data page register (dp)\n+\n+@item G\n+Floating-point zero\n+\n+@item H\n+Immediate 16 bit floating-point constant\n+\n+@item I\n+Signed 16 bit constant\n+\n+@item J\n+Signed 8 bit constant\n+\n+@item K\n+Signed 5 bit constant\n+\n+@item L\n+Unsigned 16 bit constant\n+\n+@item M\n+Unsigned 8 bit constant\n+\n+@item N\n+Ones complement of unsigned 16 bit constant\n+\n+@item O\n+High 16 bit constant (32 bit constant with 16 LSBs zero)\n+\n+@item Q\n+Indirect memory reference with signed 8 bit or index register displacement \n+\n+@item R\n+Indirect memory reference with unsigned 5 bit displacement\n+\n+@item S\n+Indirect memory reference with 1 bit or index register displacement \n+\n+@item T\n+Direct memory reference\n+\n+@item U\n+Symbolic address\n+\n @end table\n @end table\n "}]}