
21. Printing statistics.

=== wishbone_master ===

   Number of wires:                275
   Number of wire bits:            501
   Number of public wires:          32
   Number of public wire bits:     258
   Number of ports:                 26
   Number of port bits:            252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                350
     gf180mcu_fd_sc_mcu9t5v0__addh_1      7
     gf180mcu_fd_sc_mcu9t5v0__and2_2      6
     gf180mcu_fd_sc_mcu9t5v0__and2_4      3
     gf180mcu_fd_sc_mcu9t5v0__and3_2      1
     gf180mcu_fd_sc_mcu9t5v0__and4_2      3
     gf180mcu_fd_sc_mcu9t5v0__aoi211_2      2
     gf180mcu_fd_sc_mcu9t5v0__aoi21_2     12
     gf180mcu_fd_sc_mcu9t5v0__aoi221_2      1
     gf180mcu_fd_sc_mcu9t5v0__aoi22_2      2
     gf180mcu_fd_sc_mcu9t5v0__buf_12      4
     gf180mcu_fd_sc_mcu9t5v0__buf_3      1
     gf180mcu_fd_sc_mcu9t5v0__buf_4      3
     gf180mcu_fd_sc_mcu9t5v0__buf_8      6
     gf180mcu_fd_sc_mcu9t5v0__clkbuf_8      1
     gf180mcu_fd_sc_mcu9t5v0__clkinv_2     13
     gf180mcu_fd_sc_mcu9t5v0__dffrnq_2    112
     gf180mcu_fd_sc_mcu9t5v0__dlya_4      2
     gf180mcu_fd_sc_mcu9t5v0__inv_2      4
     gf180mcu_fd_sc_mcu9t5v0__inv_4      1
     gf180mcu_fd_sc_mcu9t5v0__mux2_2    139
     gf180mcu_fd_sc_mcu9t5v0__nand2_2      6
     gf180mcu_fd_sc_mcu9t5v0__nor2_2      5
     gf180mcu_fd_sc_mcu9t5v0__nor2_4      1
     gf180mcu_fd_sc_mcu9t5v0__oai211_2      1
     gf180mcu_fd_sc_mcu9t5v0__oai21_2      2
     gf180mcu_fd_sc_mcu9t5v0__oai21_4      1
     gf180mcu_fd_sc_mcu9t5v0__oai22_2      1
     gf180mcu_fd_sc_mcu9t5v0__oai31_2      1
     gf180mcu_fd_sc_mcu9t5v0__or2_2      2
     gf180mcu_fd_sc_mcu9t5v0__or3_2      5
     gf180mcu_fd_sc_mcu9t5v0__or4_4      1
     gf180mcu_fd_sc_mcu9t5v0__tiel      1

   Chip area for module '\wishbone_master': 20549.894400
     of which used for sequential elements: 10747.699200 (52.30%)

