<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="prova_gr_ov7670_grayscale_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/prova_gr_ov7670_grayscale_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prova_gr_LF_valid_to_AXIS_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/prova_gr_LF_valid_to_AXIS_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prova_gr_ov7670_interface_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/prova_gr_ov7670_interface_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="prova_gr_axis_data_fifo_pipeline_to_writer_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/prova_gr_axis_data_fifo_pipeline_to_writer_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="prova_gr_ov7670_grayscale_0_0_synth_1"/>
		<Parent Id="prova_gr_LF_valid_to_AXIS_0_synth_1"/>
		<Parent Id="prova_gr_ov7670_interface_0_0_synth_1"/>
		<Parent Id="prova_gr_axis_data_fifo_pipeline_to_writer_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="prova_gr_ov7670_grayscale_0_0_synth_1"/>
		<Parent Id="prova_gr_LF_valid_to_AXIS_0_synth_1"/>
		<Parent Id="prova_gr_ov7670_interface_0_0_synth_1"/>
		<Parent Id="prova_gr_axis_data_fifo_pipeline_to_writer_0_synth_1"/>
	</Run>
</Runs>

