INFO-FLOW: Workspace C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol opened at Wed Sep 10 15:20:41 +0530 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.578 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.337 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.963 sec.
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc_config.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -I c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 6.734 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 6.734 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 6.734 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.734ns.
Execute     config_rtl -module_prefix bd_19ea_csc_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_19ea_csc_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 174.469 MB.
Execute         set_directive_top v_csc -name=v_csc 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp -foptimization-record-file=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/all.directive.json -E -Ic:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -Ic:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.734 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 6.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/clang.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.414 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.887 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 12.992 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:438:9)
WARNING: [HLS 214-169] There are a total of 15 such instances of non-canonical statements in the dataflow region (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:438:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/v_csc.cpp
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.132 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -Ic:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls -Ic:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.734 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 42.52 seconds; current allocated memory: 192.941 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.g.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.138 sec.
Execute         run_link_or_opt -opt -out C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.179 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.841 sec.
Execute         run_link_or_opt -opt -out C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_csc -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_csc -reflow-float-conversion -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.952 sec.
Execute         run_link_or_opt -out C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_csc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_csc -mllvm -hls-db-dir -mllvm C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=bd_19ea_csc_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=6.734 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.818 -x ir C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,985 Compile/Link C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,985 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 876 Unroll/Inline (step 1) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 876 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 631 Unroll/Inline (step 2) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 631 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 644 Unroll/Inline (step 3) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 644 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 643 Unroll/Inline (step 4) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 643 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 499 Array/Struct (step 1) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 499 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 499 Array/Struct (step 2) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 499 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 505 Array/Struct (step 3) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 505 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 579 Array/Struct (step 4) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 579 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 635 Array/Struct (step 5) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 635 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 649 Performance (step 1) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 649 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 628 Performance (step 2) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 628 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 550 Performance (step 3) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 550 Performance (step 4) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 519 HW Transforms (step 1) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 519 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 531 HW Transforms (step 2) C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 531 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' (c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:517:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:573:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:572:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:571:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:127:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:128:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:615:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'dstPix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'srcPix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:517:18)
INFO: [HLS 214-210] Disaggregating variable 'dstPix' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:128:18)
INFO: [HLS 214-210] Disaggregating variable 'srcPix' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:127:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:615:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_688_3' is marked as complete unroll implied by the pipeline pragma (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:688:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_690_4' is marked as complete unroll implied by the pipeline pragma (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_3' is marked as complete unroll implied by the pipeline pragma (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:142:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_563_1' is marked as complete unroll implied by the pipeline pragma (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:563:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_565_2' is marked as complete unroll implied by the pipeline pragma (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:565:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_688_3' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:688:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:613:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_690_4' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:613:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_3' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:142:22) in function 'v_csc_core' completely with a factor of 1 (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:104:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_563_1' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:563:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:514:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_565_2' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:565:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:514:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_csc' with compact=bit mode in 24-bits (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:434:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 24-bits (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:431:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.731 seconds; current allocated memory: 194.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 194.270 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_csc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.0.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.121 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 200.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.1.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 203.004 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.g.1.bc to C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.1.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1920 for loop 'VITIS_LOOP_664_2' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_664_2' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 32767)) for loop 'VITIS_LOOP_664_2' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1080 for loop 'VITIS_LOOP_662_1' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_662_1' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1080) < AVE (= 32767)) for loop 'VITIS_LOOP_662_1' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:661:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1920 for loop 'loop_width' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_width' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 32767)) for loop 'loop_width' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1080 for loop 'loop_height' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_height' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1080) < AVE (= 32767)) for loop 'loop_height' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516:32) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_csc' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:220:1), detected/extracted 4 process function(s): 
	 'Block_entry.split_proc'
	 'AXIvideo2MultiPixStream'
	 'v_csc_core'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.442 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_136_2' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:105:9) in function 'v_csc_core'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2047) < AVE (= 16383)) for loop 'VITIS_LOOP_136_2' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:105:9) in function 'v_csc_core'.
Command           transform done; 0.144 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 226.996 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.2.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.232 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.3.bc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command           transform done; 0.153 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 308.465 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.305 sec.
Command       elaborate done; 54.979 sec.
Execute       ap_eval exec zip -j C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.205 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_csc' ...
Execute         ap_set_top_model v_csc 
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
Command         ap_set_top_model done; 0.457 sec.
Execute         get_model_list v_csc -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_csc 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         preproc_iomode -model v_csc_core 
Execute         preproc_iomode -model v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         preproc_iomode -model Block_entry.split_proc 
Execute         get_model_list v_csc -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_csc_core_Pipeline_VITIS_LOOP_136_2 v_csc_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Configuring Module : Block_entry.split_proc ...
Execute         set_default_model Block_entry.split_proc 
Execute         apply_spec_resource_limit Block_entry.split_proc 
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : v_csc_core_Pipeline_VITIS_LOOP_136_2 ...
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         apply_spec_resource_limit v_csc_core_Pipeline_VITIS_LOOP_136_2 
INFO-FLOW: Configuring Module : v_csc_core ...
Execute         set_default_model v_csc_core 
Execute         apply_spec_resource_limit v_csc_core 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_csc ...
Execute         set_default_model v_csc 
Execute         apply_spec_resource_limit v_csc 
INFO-FLOW: Model list for preprocess: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_csc_core_Pipeline_VITIS_LOOP_136_2 v_csc_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Preprocessing Module: Block_entry.split_proc ...
Execute         set_default_model Block_entry.split_proc 
Execute         cdfg_preprocess -model Block_entry.split_proc 
Execute         rtl_gen_preprocess Block_entry.split_proc 
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: v_csc_core_Pipeline_VITIS_LOOP_136_2 ...
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         cdfg_preprocess -model v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         rtl_gen_preprocess v_csc_core_Pipeline_VITIS_LOOP_136_2 
INFO-FLOW: Preprocessing Module: v_csc_core ...
Execute         set_default_model v_csc_core 
Execute         cdfg_preprocess -model v_csc_core 
Execute         rtl_gen_preprocess v_csc_core 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_csc ...
Execute         set_default_model v_csc 
Execute         cdfg_preprocess -model v_csc 
Execute         rtl_gen_preprocess v_csc 
INFO-FLOW: Model list for synthesis: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_csc_core_Pipeline_VITIS_LOOP_136_2 v_csc_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 MultiPixStream2AXIvideo v_csc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry.split_proc 
Execute         schedule -model Block_entry.split_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 311.555 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry.split_proc.
Execute         set_default_model Block_entry.split_proc 
Execute         bind -model Block_entry.split_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 313.062 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry.split_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 314.008 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 314.035 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 314.336 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 314.512 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (5.302 ns) exceeds the target (target clock period: 6.734 ns, clock uncertainty: 1.818 ns, effective delay budget: 4.916 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:
	'store' operation 0 bit ('j_write_ln545', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545) of constant 0 on local variable 'j', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545 [35]  (1.588 ns)
	'load' operation 11 bit ('j', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545) on local variable 'j', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln545', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545) [41]  (1.639 ns)
	axis read operation ('empty', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:556) on port 's_axis_video_V_data_V' (C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:556) [51]  (0.487 ns)
	'store' operation 0 bit ('axi_last_write_ln516', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516) of variable 'axi.last', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:556 on local variable 'axi.last', C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:516 [54]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 314.906 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 315.137 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 315.598 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 315.895 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 316.082 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core_Pipeline_VITIS_LOOP_136_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         schedule -model v_csc_core_Pipeline_VITIS_LOOP_136_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.207 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 316.914 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc_core_Pipeline_VITIS_LOOP_136_2.
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         bind -model v_csc_core_Pipeline_VITIS_LOOP_136_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 317.355 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.bind.adb -f 
INFO-FLOW: Finish binding v_csc_core_Pipeline_VITIS_LOOP_136_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc_core 
Execute         schedule -model v_csc_core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 317.527 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc_core.
Execute         set_default_model v_csc_core 
Execute         bind -model v_csc_core 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 317.594 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.bind.adb -f 
INFO-FLOW: Finish binding v_csc_core.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_664_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 318.023 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 318.039 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 318.301 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 318.422 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc 
Execute         schedule -model v_csc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_OutVideoFormat_channel (from Block_entry_split_proc_U0 to MultiPixStream2AXIvideo_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_channel (from Block_entry_split_proc_U0 to v_csc_core_U0) to 3 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.349 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 319.410 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc.
Execute         set_default_model v_csc 
Execute         bind -model v_csc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 320.176 MB.
Execute         syn_report -verbosereport -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.bind.adb -f 
INFO-FLOW: Finish binding v_csc.
Execute         get_model_list v_csc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_entry.split_proc 
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         rtl_gen_preprocess v_csc_core 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_csc 
INFO-FLOW: Model list for RTL generation: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_csc_core_Pipeline_VITIS_LOOP_136_2 v_csc_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 MultiPixStream2AXIvideo v_csc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry.split_proc -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 322.703 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry.split_proc -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_Block_entry_split_proc 
Execute         gen_rtl Block_entry.split_proc -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_Block_entry_split_proc 
Execute         syn_report -csynth -model Block_entry.split_proc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/Block_entry_split_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Block_entry.split_proc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/Block_entry_split_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Block_entry.split_proc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Block_entry.split_proc -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.adb 
Execute         db_write -model Block_entry.split_proc -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry.split_proc -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_s' pipeline 'reg<unsigned short>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 324.383 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model reg<unsigned short> -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 324.680 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 325.395 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 326.430 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.258 seconds; current allocated memory: 327.918 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AXIvideo2MultiPixStream -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core_Pipeline_VITIS_LOOP_136_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_csc_core_Pipeline_VITIS_LOOP_136_2 -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_csc_core_Pipeline_VITIS_LOOP_136_2' pipeline 'VITIS_LOOP_136_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16s_24_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core_Pipeline_VITIS_LOOP_136_2'.
Command         create_rtl_model done; 0.187 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 330.180 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc_core_Pipeline_VITIS_LOOP_136_2 -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         gen_rtl v_csc_core_Pipeline_VITIS_LOOP_136_2 -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 
Execute         syn_report -csynth -model v_csc_core_Pipeline_VITIS_LOOP_136_2 -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/v_csc_core_Pipeline_VITIS_LOOP_136_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model v_csc_core_Pipeline_VITIS_LOOP_136_2 -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/v_csc_core_Pipeline_VITIS_LOOP_136_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model v_csc_core_Pipeline_VITIS_LOOP_136_2 -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model v_csc_core_Pipeline_VITIS_LOOP_136_2 -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.adb 
Execute         db_write -model v_csc_core_Pipeline_VITIS_LOOP_136_2 -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc_core_Pipeline_VITIS_LOOP_136_2 -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_csc_core -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 332.496 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc_core -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_v_csc_core 
Execute         gen_rtl v_csc_core -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_v_csc_core 
Execute         syn_report -csynth -model v_csc_core -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/v_csc_core_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model v_csc_core -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/v_csc_core_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model v_csc_core -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model v_csc_core -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.adb 
Execute         db_write -model v_csc_core -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc_core -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2' pipeline 'VITIS_LOOP_664_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 333.699 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 335.230 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_csc -top_prefix bd_19ea_csc_0_ -sub_prefix bd_19ea_csc_0_ -mg_file C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/InVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/OutVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_csc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'InVideoFormat', 'OutVideoFormat', 'width', 'height', 'K11', 'K12', 'K13', 'K21', 'K22', 'K23', 'K31', 'K32', 'K33', 'ROffset', 'GOffset', 'BOffset', 'ClampMin', 'ClipMax' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_InVideoFormat_channel_U(bd_19ea_csc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_OutVideoFormat_channel_U(bd_19ea_csc_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_channel_U(bd_19ea_csc_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_channel_U(bd_19ea_csc_0_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_channel_U(bd_19ea_csc_0_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_channel_U(bd_19ea_csc_0_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_channel_U(bd_19ea_csc_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_channel_U(bd_19ea_csc_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c4_channel_U(bd_19ea_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c6_channel_U(bd_19ea_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_19ea_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c3_U(bd_19ea_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c5_U(bd_19ea_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_csc_U(bd_19ea_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(bd_19ea_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(bd_19ea_csc_0_fifo_w11_d2_S)' using Shift Registers.
Command         create_rtl_model done; 1.455 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.665 seconds; current allocated memory: 338.406 MB.
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc -istop -style xilinx -f -lang vhdl -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/vhdl/bd_19ea_csc_0_v_csc 
Execute         gen_rtl v_csc -istop -style xilinx -f -lang vlog -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/verilog/bd_19ea_csc_0_v_csc 
Execute         syn_report -csynth -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/v_csc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/v_csc_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model v_csc -f -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.adb 
Execute         db_write -model v_csc -bindview -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc -p C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc 
Execute         export_constraint_db -f -tool general -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute         syn_report -designview -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.design.xml 
Execute         syn_report -csynthDesign -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth.rpt -MHOut C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_csc -o C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.protoinst 
Execute         sc_get_clocks v_csc 
Execute         sc_get_portdomain v_csc 
INFO-FLOW: Model list for RTL component generation: Block_entry.split_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_csc_core_Pipeline_VITIS_LOOP_136_2 v_csc_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Handling components in module [Block_entry_split_proc] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Handling components in module [v_csc_core_Pipeline_VITIS_LOOP_136_2] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_mul_8ns_16s_24_2_1.
INFO-FLOW: Append model bd_19ea_csc_0_mul_8ns_16s_24_2_1
INFO-FLOW: Found component bd_19ea_csc_0_mul_16s_8ns_24_2_1.
INFO-FLOW: Append model bd_19ea_csc_0_mul_16s_8ns_24_2_1
INFO-FLOW: Found component bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1.
INFO-FLOW: Append model bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
INFO-FLOW: Found component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_csc_core] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Found component bd_19ea_csc_0_regslice_both.
INFO-FLOW: Append model bd_19ea_csc_0_regslice_both
INFO-FLOW: Handling components in module [v_csc] ... 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w8_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w8_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w8_d4_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w8_d4_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w16_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w10_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w10_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w10_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w10_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w10_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w10_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w8_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w8_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w8_d3_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w8_d3_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_19ea_csc_0_CTRL_s_axi.
INFO-FLOW: Append model bd_19ea_csc_0_CTRL_s_axi
INFO-FLOW: Append model Block_entry_split_proc
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model v_csc_core_Pipeline_VITIS_LOOP_136_2
INFO-FLOW: Append model v_csc_core
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_csc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bd_19ea_csc_0_flow_control_loop_pipe_sequential_init bd_19ea_csc_0_flow_control_loop_pipe_sequential_init bd_19ea_csc_0_flow_control_loop_pipe_sequential_init bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_mul_8ns_16s_24_2_1 bd_19ea_csc_0_mul_16s_8ns_24_2_1 bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1 bd_19ea_csc_0_flow_control_loop_pipe_sequential_init bd_19ea_csc_0_flow_control_loop_pipe_sequential_init bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_regslice_both bd_19ea_csc_0_fifo_w8_d2_S bd_19ea_csc_0_fifo_w8_d4_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w16_d3_S bd_19ea_csc_0_fifo_w10_d3_S bd_19ea_csc_0_fifo_w10_d3_S bd_19ea_csc_0_fifo_w10_d3_S bd_19ea_csc_0_fifo_w8_d3_S bd_19ea_csc_0_fifo_w8_d3_S bd_19ea_csc_0_fifo_w11_d2_S bd_19ea_csc_0_fifo_w11_d2_S bd_19ea_csc_0_fifo_w24_d16_S bd_19ea_csc_0_fifo_w11_d2_S bd_19ea_csc_0_fifo_w11_d2_S bd_19ea_csc_0_fifo_w24_d16_S bd_19ea_csc_0_fifo_w11_d2_S bd_19ea_csc_0_fifo_w11_d2_S bd_19ea_csc_0_CTRL_s_axi Block_entry_split_proc reg_unsigned_short_s AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_csc_core_Pipeline_VITIS_LOOP_136_2 v_csc_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Generating C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_mul_8ns_16s_24_2_1
INFO-FLOW: To file: write model bd_19ea_csc_0_mul_16s_8ns_24_2_1
INFO-FLOW: To file: write model bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
INFO-FLOW: To file: write model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_regslice_both
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w8_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w8_d4_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w16_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w10_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w10_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w10_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w8_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w8_d3_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_19ea_csc_0_CTRL_s_axi
INFO-FLOW: To file: write model Block_entry_split_proc
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model v_csc_core_Pipeline_VITIS_LOOP_136_2
INFO-FLOW: To file: write model v_csc_core
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_csc
INFO-FLOW: Generating C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.106 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.734 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/vlog' tclDir='C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db' modelList='bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_mul_8ns_16s_24_2_1
bd_19ea_csc_0_mul_16s_8ns_24_2_1
bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_fifo_w8_d2_S
bd_19ea_csc_0_fifo_w8_d4_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w8_d3_S
bd_19ea_csc_0_fifo_w8_d3_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w24_d16_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w24_d16_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_CTRL_s_axi
Block_entry_split_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_csc_core_Pipeline_VITIS_LOOP_136_2
v_csc_core
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
MultiPixStream2AXIvideo
v_csc
' expOnly='0'
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
Execute           source ./bd_19ea_csc_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.54 seconds; current allocated memory: 341.797 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='bd_19ea_csc_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Block_entry_split_proc
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_mul_8ns_16s_24_2_1
bd_19ea_csc_0_mul_16s_8ns_24_2_1
bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_fifo_w8_d2_S
bd_19ea_csc_0_fifo_w8_d4_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w8_d3_S
bd_19ea_csc_0_fifo_w8_d3_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w24_d16_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w24_d16_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_CTRL_s_axi
Block_entry_split_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_csc_core_Pipeline_VITIS_LOOP_136_2
v_csc_core
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
MultiPixStream2AXIvideo
v_csc
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute         sc_get_clocks v_csc 
Execute         source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST v_csc MODULE2INSTS {v_csc v_csc Block_entry_split_proc Block_entry_split_proc_U0 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_257 grp_reg_unsigned_short_s_fu_262 grp_reg_unsigned_short_s_fu_145 grp_reg_unsigned_short_s_fu_151} AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225 v_csc_core v_csc_core_U0 v_csc_core_Pipeline_VITIS_LOOP_136_2 grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120} INST2MODULE {v_csc v_csc Block_entry_split_proc_U0 Block_entry_split_proc AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_reg_unsigned_short_s_fu_257 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_262 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol v_csc_core_U0 v_csc_core grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208 v_csc_core_Pipeline_VITIS_LOOP_136_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_reg_unsigned_short_s_fu_145 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_151 reg_unsigned_short_s grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2} INSTDATA {v_csc {DEPTH 1 CHILDREN {Block_entry_split_proc_U0 AXIvideo2MultiPixStream_U0 v_csc_core_U0 MultiPixStream2AXIvideo_U0}} Block_entry_split_proc_U0 {DEPTH 2 CHILDREN {}} AXIvideo2MultiPixStream_U0 {DEPTH 2 CHILDREN {grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 grp_reg_unsigned_short_s_fu_257 grp_reg_unsigned_short_s_fu_262 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_257 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_262 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225 {DEPTH 3 CHILDREN {}} v_csc_core_U0 {DEPTH 2 CHILDREN grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208} grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_208 {DEPTH 3 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 2 CHILDREN {grp_reg_unsigned_short_s_fu_145 grp_reg_unsigned_short_s_fu_151 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120}} grp_reg_unsigned_short_s_fu_145 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_151 {DEPTH 3 CHILDREN {}} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120 {DEPTH 3 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln545_fu_217_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545 VARIABLE icmp_ln545 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_223_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:545 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln549_fu_229_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:549 VARIABLE or_ln549 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln574_fu_278_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:574 VARIABLE select_ln574 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln574_1_fu_295_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:574 VARIABLE select_ln574_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln574_2_fu_302_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:574 VARIABLE select_ln574_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cond_fu_246_p2 SOURCE {} VARIABLE cond LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln541_fu_273_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:541 VARIABLE icmp_ln541 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_278_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:541 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_csc_core_Pipeline_VITIS_LOOP_136_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln136_fu_281_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U80 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U80 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE sext_ln192 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16s_24_2_1_U74 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE mul_ln192_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_2_1_U75 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE mul_ln192_2 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U80 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_4_fu_374_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE add_ln192_4 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_378_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_3_fu_500_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE add_ln192_3 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_392_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:192 VARIABLE add_ln192_2 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U81 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE mul_ln194 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U81 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE sext_ln194 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16s_24_2_1_U76 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE mul_ln194_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_2_1_U77 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE mul_ln194_2 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U81 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_4_fu_420_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE add_ln194_4 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_424_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_3_fu_504_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE add_ln194_3 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_2_fu_438_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U82 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE mul_ln196 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U82 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE sext_ln196 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16s_24_2_1_U78 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE mul_ln196_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_2_1_U79 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE mul_ln196_2 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_22s_25_4_1_U82 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE add_ln196 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_4_fu_466_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE add_ln196_4 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_470_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE add_ln196_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_3_fu_508_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE add_ln196_3 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_2_fu_484_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:196 VARIABLE add_ln196_2 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln198_fu_512_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:198 VARIABLE icmp_ln198 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln198_1_fu_516_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:198 VARIABLE icmp_ln198_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln198_fu_530_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:198 VARIABLE select_ln198 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln198_1_fu_537_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:198 VARIABLE select_ln198_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln199_fu_544_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:199 VARIABLE icmp_ln199 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln199_1_fu_548_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:199 VARIABLE icmp_ln199_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln200_fu_562_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:200 VARIABLE icmp_ln200 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln200_1_fu_566_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:200 VARIABLE icmp_ln200_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln200_fu_580_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:200 VARIABLE select_ln200 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln200_1_fu_587_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:200 VARIABLE select_ln200_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_fu_594_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:199 VARIABLE select_ln199 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_1_fu_601_p3 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:199 VARIABLE select_ln199_1 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_287_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:136 VARIABLE x_3 LOOP VITIS_LOOP_136_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 0}} v_csc_core {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_261_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:134 VARIABLE add_ln134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_271_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:134 VARIABLE add_ln134_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_285_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:134 VARIABLE icmp_ln134 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_3_fu_290_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:134 VARIABLE y_3 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln664_fu_217_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:664 VARIABLE icmp_ln664 LOOP VITIS_LOOP_664_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_223_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:664 VARIABLE j_2 LOOP VITIS_LOOP_664_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME axi_last_fu_229_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:677 VARIABLE axi_last LOOP VITIS_LOOP_664_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_162_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:623 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln662_fu_171_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:662 VARIABLE icmp_ln662 LOOP VITIS_LOOP_662_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_176_p2 SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:662 VARIABLE i_2 LOOP VITIS_LOOP_662_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_csc {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_InVideoFormat_channel_U SOURCE :0 VARIABLE HwReg_InVideoFormat_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_OutVideoFormat_channel_U SOURCE :0 VARIABLE HwReg_OutVideoFormat_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K11_channel_U SOURCE :0 VARIABLE HwReg_K11_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K12_channel_U SOURCE :0 VARIABLE HwReg_K12_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K13_channel_U SOURCE :0 VARIABLE HwReg_K13_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K21_channel_U SOURCE :0 VARIABLE HwReg_K21_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K22_channel_U SOURCE :0 VARIABLE HwReg_K22_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K23_channel_U SOURCE :0 VARIABLE HwReg_K23_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K31_channel_U SOURCE :0 VARIABLE HwReg_K31_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K32_channel_U SOURCE :0 VARIABLE HwReg_K32_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K33_channel_U SOURCE :0 VARIABLE HwReg_K33_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ROffset_channel_U SOURCE :0 VARIABLE HwReg_ROffset_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {10 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_GOffset_channel_U SOURCE :0 VARIABLE HwReg_GOffset_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {10 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_BOffset_channel_U SOURCE :0 VARIABLE HwReg_BOffset_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {10 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClampMin_channel_U SOURCE :0 VARIABLE HwReg_ClampMin_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClipMax_channel_U SOURCE :0 VARIABLE HwReg_ClipMax_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c4_channel_U SOURCE :0 VARIABLE HwReg_width_c4_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c6_channel_U SOURCE :0 VARIABLE HwReg_height_c6_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_in_U SOURCE :0 VARIABLE stream_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c3_U SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:438 VARIABLE HwReg_width_c3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c5_U SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:438 VARIABLE HwReg_height_c5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_csc_U SOURCE :0 VARIABLE stream_csc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c_U SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:438 VARIABLE HwReg_width_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c_U SOURCE C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.cpp:438 VARIABLE HwReg_height_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 0}} Block_entry_split_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 1.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.388 seconds; current allocated memory: 351.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_csc with prefix bd_19ea_csc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_csc with prefix bd_19ea_csc_0_.
Execute         syn_report -model v_csc -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 188.61 MHz
Command       autosyn done; 16.101 sec.
Command     csynth_design done; 71.458 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:11; Allocated memory: 177.438 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 1.1
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_csc xml_exists=0
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to bd_19ea_csc_0_v_csc
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=32
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=58 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_mul_8ns_16s_24_2_1
bd_19ea_csc_0_mul_16s_8ns_24_2_1
bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_flow_control_loop_pipe_sequential_init
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_regslice_both
bd_19ea_csc_0_fifo_w8_d2_S
bd_19ea_csc_0_fifo_w8_d4_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w16_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w10_d3_S
bd_19ea_csc_0_fifo_w8_d3_S
bd_19ea_csc_0_fifo_w8_d3_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w24_d16_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w24_d16_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_fifo_w11_d2_S
bd_19ea_csc_0_CTRL_s_axi
Block_entry_split_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_csc_core_Pipeline_VITIS_LOOP_136_2
v_csc_core
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
MultiPixStream2AXIvideo
v_csc
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/Block_entry_split_proc.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_136_2.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc_core.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute       sc_get_clocks v_csc 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Vivado_Projects/zed_hdmi/zed_hdmi.runs/synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 31.142 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:31; Allocated memory: 6.105 MB.
Execute     cleanup_all 
