# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TopLevel_tb_func_impl.v" \
"../../../../../lab6.srcs/sim_1/imports/sim_1/new/TopLevel_tb.v" \

# Do not sort compile order
nosort
