
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 754
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2200.465 ; gain = 418.043 ; free physical = 3128 ; free virtual = 7337
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [/home/user/CIS4900/8-bit-RISC-Processor/testbench.v:1]
WARNING: [Synth 8-85] always block has no event control specified [/home/user/CIS4900/8-bit-RISC-Processor/testbench.v:11]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/CIS4900/8-bit-RISC-Processor/testbench.v:13]
INFO: [Synth 8-6157] synthesizing module 'processor_top' [/home/user/CIS4900/8-bit-RISC-Processor/processor_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'instr_and_data_mem' [/home/user/CIS4900/8-bit-RISC-Processor/instr_and_data_mem.v:1]
INFO: [Synth 8-3876] $readmem data file 'program2.txt' is read successfully [/home/user/CIS4900/8-bit-RISC-Processor/instr_and_data_mem.v:24]
INFO: [Synth 8-3876] $readmem data file 'data2.txt' is read successfully [/home/user/CIS4900/8-bit-RISC-Processor/instr_and_data_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'instr_and_data_mem' (0#1) [/home/user/CIS4900/8-bit-RISC-Processor/instr_and_data_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'processor_core' [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor_core' (0#1) [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/user/CIS4900/8-bit-RISC-Processor/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/user/CIS4900/8-bit-RISC-Processor/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor_top' (0#1) [/home/user/CIS4900/8-bit-RISC-Processor/processor_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (0#1) [/home/user/CIS4900/8-bit-RISC-Processor/testbench.v:1]
WARNING: [Synth 8-6014] Unused sequential element not_bitwise_true_reg_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:306]
WARNING: [Synth 8-6014] Unused sequential element jump_true_reg_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:313]
WARNING: [Synth 8-6014] Unused sequential element set_invalidate_instruction_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:580]
WARNING: [Synth 8-6014] Unused sequential element data_out_reg_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:484]
WARNING: [Synth 8-6014] Unused sequential element en_op2_complement_reg_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:311]
WARNING: [Synth 8-6014] Unused sequential element invalidate_decode_instr_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:338]
WARNING: [Synth 8-6014] Unused sequential element invalidate_decode_instr_r1_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:487]
WARNING: [Synth 8-6014] Unused sequential element invalidate_execute_instr_reg was removed.  [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:505]
WARNING: [Synth 8-7129] Port reset in module register_file is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2280.438 ; gain = 498.016 ; free physical = 2596 ; free virtual = 7031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2298.414 ; gain = 515.992 ; free physical = 2602 ; free virtual = 7038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.516 ; gain = 524.094 ; free physical = 2602 ; free virtual = 7038
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'prog_ctr_reg' [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'or_bitwise_true_reg' [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:217]
WARNING: [Synth 8-327] inferring latch for variable 'and_bitwise_true_reg' [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'nxt_prog_ctr_reg' [/home/user/CIS4900/8-bit-RISC-Processor/processor_core.v:194]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2326.680 ; gain = 544.258 ; free physical = 2569 ; free virtual = 7006
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 35    
+---Muxes : 
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	  18 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6430] The Block RAM "testbench/proc_top1/mem1/data_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM proc_top1/mem1/data_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM proc_top1/mem1/data_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "testbench/proc_top1/mem1/data_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM proc_top1/mem1/data_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[15]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[14]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[13]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[12]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[11]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[10]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[9]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[8]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[7]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[6]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[5]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[4]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[3]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[2]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[1]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/instruction_reg[0]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[9]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[8]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[7]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[6]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[5]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[4]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[3]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[2]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[1]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/prog_ctr_reg[0]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/or_bitwise_true_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/and_bitwise_true_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (proc_top1/proc1/nxt_prog_ctr_reg[0]) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2493.445 ; gain = 711.023 ; free physical = 2315 ; free virtual = 6779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+----------------------------------+---------------+----------------+
|Module Name    | RTL Object                       | Depth x Width | Implemented As | 
+---------------+----------------------------------+---------------+----------------+
|processor_core | write_to_regfile                 | 32x1          | LUT            | 
|processor_core | lgcl_or_bitwse_T                 | 32x1          | LUT            | 
|processor_core | nxt_prog_ctr                     | 32x1          | LUT            | 
|testbench      | proc_top1/proc1/write_to_regfile | 32x1          | LUT            | 
|testbench      | proc_top1/proc1/lgcl_or_bitwse_T | 32x1          | LUT            | 
|testbench      | proc_top1/proc1/nxt_prog_ctr     | 32x1          | LUT            | 
+---------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2493.559 ; gain = 711.137 ; free physical = 2315 ; free virtual = 6779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2493.652 ; gain = 711.230 ; free physical = 2315 ; free virtual = 6779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.723 ; gain = 711.301 ; free physical = 2312 ; free virtual = 6776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.727 ; gain = 711.305 ; free physical = 2312 ; free virtual = 6776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.754 ; gain = 711.332 ; free physical = 2312 ; free virtual = 6776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.758 ; gain = 711.336 ; free physical = 2312 ; free virtual = 6776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.770 ; gain = 711.348 ; free physical = 2308 ; free virtual = 6772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.773 ; gain = 711.352 ; free physical = 2308 ; free virtual = 6772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.805 ; gain = 711.383 ; free physical = 2308 ; free virtual = 6772
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.836 ; gain = 711.410 ; free physical = 2308 ; free virtual = 6772
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.848 ; gain = 711.414 ; free physical = 2308 ; free virtual = 6772
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.539 ; gain = 0.023 ; free physical = 2662 ; free virtual = 7135
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.355 ; gain = 0.000 ; free physical = 2558 ; free virtual = 7044
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4b9f2ba5
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2581.586 ; gain = 803.809 ; free physical = 2546 ; free virtual = 7032
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2081.856; main = 1637.311; forked = 582.274
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4473.410; main = 2579.652; forked = 1979.719
INFO: [Common 17-1381] The checkpoint '/home/user/CIS4900/8-bit-RISC-Processor/8-Bit-Risc.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 21:32:51 2025...
