$date
	Mon Oct 28 13:19:21 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module jk $end
$var wire 1 % clearb $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
0"
x!
$end
#5
0!
0#
1"
#10
0"
#15
1"
0$
#20
0"
#25
1"
1$
#30
0"
#35
1!
1"
0$
1#
#40
0"
#45
0!
1"
1$
#48
0%
#50
0"
#53
1%
#55
1!
1"
#56
0%
#60
0"
#61
1%
#64
0$
#65
1"
#70
0"
#75
1"
#79
1$
#80
0"
#82
0%
#85
0!
1"
#87
1%
#90
0"
#94
0#
#95
1"
#97
0%
#100
0"
#103
0$
1#
#105
1"
#108
1%
