Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.21 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.21 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: StucSyn.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "StucSyn.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "StucSyn"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : StucSyn
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : StucSyn.lso
verilog2001                        : YES
safe_implementation                : No
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/DELL/Desktop/Akash/stucSyn/jff.vhd" in Library work.
Architecture behavioral of Entity jff is up to date.
Compiling vhdl file "C:/Users/DELL/Desktop/Akash/stucSyn/StucSyn.vhd" in Library work.
Architecture behavioral of Entity stucsyn is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <StucSyn> (Architecture <behavioral>).
Entity <StucSyn> analyzed. Unit <StucSyn> generated.

Analyzing Entity <jff> (Architecture <behavioral>).
Entity <jff> analyzed. Unit <jff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <jff>.
    Related source file is "C:/Users/DELL/Desktop/Akash/stucSyn/jff.vhd".
    Found 1-bit register for signal <t>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <jff> synthesized.


Synthesizing Unit <StucSyn>.
    Related source file is "C:/Users/DELL/Desktop/Akash/stucSyn/StucSyn.vhd".
Unit <StucSyn> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <StucSyn> ...

Optimizing unit <jff> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : StucSyn.ngr
Top Level Output File Name         : StucSyn
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 17
#      AND2                        : 7
#      INV                         : 6
#      OR2                         : 3
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      FDP                         : 3
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3
=========================================================================
CPU : 6.14 / 6.36 s | Elapsed : 7.00 / 7.00 s
 
--> 

Total memory usage is 167880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

