<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-standards/semi/semi-chapter-003">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">E10-0304 - E Â© SEMI 1986,... | åŠå¯¼ä½“çŸ¥è¯†æ–‡æ¡£åº“</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-003"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="E10-0304 - E Â© SEMI 1986,... | åŠå¯¼ä½“çŸ¥è¯†æ–‡æ¡£åº“"><meta data-rh="true" name="description" content="SEMIæ ‡å‡†æ–‡æ¡£"><meta data-rh="true" property="og:description" content="SEMIæ ‡å‡†æ–‡æ¡£"><link data-rh="true" rel="canonical" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-003"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-003" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-003" hreflang="x-default"><link rel="stylesheet" href="/semiconductor-docs/assets/css/styles.58e34f8c.css">
<link rel="preload" href="/semiconductor-docs/assets/js/runtime~main.876ff4c3.js" as="script">
<link rel="preload" href="/semiconductor-docs/assets/js/main.9c9bdf4d.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"dark")}()</script><div id="__docusaurus">
<div role="region" aria-label="è·³åˆ°ä¸»è¦å†…å®¹"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">è·³åˆ°ä¸»è¦å†…å®¹</a></div><nav aria-label="ä¸»å¯¼èˆª" class="navbar navbar--fixed-top navbar--dark"><div class="navbar__inner"><div class="navbar__items"><button aria-label="åˆ‡æ¢å¯¼èˆªæ " aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/semiconductor-docs/"><b class="navbar__title text--truncate">âš¡ åŠå¯¼ä½“çŸ¥è¯†åº“</b></a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/ic-design/intro">èŠ¯ç‰‡è®¾è®¡</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/process/intro">å·¥è‰ºåˆ¶é€ </a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/eda-tools/intro">EDAå·¥å…·</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/semiconductor-docs/docs/standards/intro">åè®®æ ‡å‡†</a><a class="navbar__item navbar__link" href="/semiconductor-docs/blog">æŠ€æœ¯åšå®¢</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="å›åˆ°é¡¶éƒ¨" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="æ–‡æ¡£ä¾§è¾¹æ " class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/semiconductor-docs/docs/standards/intro">åè®®ä¸æ ‡å‡†</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/intro">åè®®ä¸æ ‡å‡†æ¦‚è¿°</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/secs-e5">SECS-II æ ‡å‡†</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">SEMIæ ‡å‡†åˆé›†</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">Cç³»åˆ— - å…¶ä»– (Others)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-090">Dç³»åˆ— - æ–‡æ¡£ (Documentation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">Eç³»åˆ— - è®¾å¤‡è‡ªåŠ¨åŒ– (Equipment Automation)</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">E1-0697 - Â© SEMI 1979, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-022">E4-0699 - Â© SEMI 1980, 199913...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-023">E5-1104 - Â© SEMI 1982, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-024">E5-1104 - Â© SEMI 1982, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-025">E5-1104 - Â© SEMI 1982, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-026">E5-1104 - Â© SEMI 1982, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-027">E5-1104 - Â© SEMI 1982, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-002">E6-0303 - Â© SEMI 1982, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-003">E10-0304 - E Â© SEMI 1986,...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-004">E20-0697 - Â© SEMI 1991, 2002...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-005">E25-92 - Â© SEMI 1992, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-028">E30-1103 - Â© SEMI 1992, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-031">E32-0997 - Â© SEMI 1994, 19971...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-033">E38-1296 - Â© SEMI 1995, 19961...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-034">E38-1296 - Â© SEMI 1995, 199640...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-035">E40-0705 - Â© SEMI 1995, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-036">E42-0704 - Â© SEMI 1995, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-037">E42-0704 - Â© SEMI 1995, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-038">E42-0704 - Â© SEMI 1995, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-006">E43-0301 - Â© SEMI 1995, 20011...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-007">E48-1101 - Â© SEMI 1995, 20011...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-008">E51-0200 - Â© SEMI 1995, 20001...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-009">E52-0703 - Â© SEMI 1995, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-045">E58-0703 - Â© SEMI 1997, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-046">E58-0703 - Â© SEMI 1997, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-010">E64-0600 - Â© SEMI 1997, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-011">E72-0600 - Â© SEMI 1998, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-012">E78-1102 - Â© SEMI 1998, 2002...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-047">E81-0600 - Â© 1999, 200038 Table...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-048">E82-0705 - Â© SEMI 1999, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-013">E83-1000 - Â© SEMI 1999, 20003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-014">E85-0705 - Â© SEMI 1999, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-049">E86-0200 - Â© SEMI 1999, 20001...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-050">E87-0705 - Â© SEMI 1999, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-051">E88-1104 - ...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-052">E88-1104 - E Â© SEMI 1999,...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-053">E91-0600 - Â© SEMI 1999, 20006...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-015">E92-0302 - E Â© SEMI 1999,...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-054">E95-1101 - Â© SEMI 2000, 20016...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-055">E97-0200A - Â© SEMI 200021 const...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-056">E98-1102 - Â© SEMI 2000, 2002...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-016">E100-1104 - Â© SEMI 2000, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-057">E102-0600 - Â© SEMI 20009 #Current...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-059">E109-0305 - Â© SEMI 2001, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-017">E110-1102 - Â© SEMI 2001, 2002...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-018">E114-0302 - E Â© SEMI 2002...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-019">E117-1104 - Â© SEMI 2002, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-062">E123-0703 - Â© SEMI 2003 1...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-020">E124-1103 - Â© SEMI 2003 6...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-063">E125-0305 - Â© SEMI 2003, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-065">E127-0705 - Â© SEMI 2003, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-070">E134-0305 - Â© SEMI 2004, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-071">E134-0305 - Â© SEMI 2004, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-021">E135-0704 - Â© SEMI 2004 6...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-072">E138-0305 - Â© SEMI 2005 1...</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-076">Fç³»åˆ— - è®¾æ–½ (Facilities)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-122">Gç³»åˆ— - æ°”ä½“ (Gases)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">Mç³»åˆ— - ææ–™ (Materials)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-111">Pç³»åˆ— - å…‰æ©æ¨¡ (Photomask)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-137">Sç³»åˆ— - å®‰å…¨ (Safety)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-152">Tç³»åˆ— - è¿½æº¯æ€§ (Traceability)</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/bus/amba-axi">æ€»çº¿åè®®</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/memory/ddr4-ddr5">å­˜å‚¨åè®®</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="é¡µé¢è·¯å¾„"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="ä¸»é¡µé¢" class="breadcrumbs__link" href="/semiconductor-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">åè®®ä¸æ ‡å‡†</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">SEMIæ ‡å‡†åˆé›†</span><meta itemprop="position" content="2"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">Eç³»åˆ— - è®¾å¤‡è‡ªåŠ¨åŒ– (Equipment Automation)</span><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">E10-0304 - E Â© SEMI 1986,...</span><meta itemprop="position" content="4"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">æœ¬é¡µæ€»è§ˆ</button></div><div class="theme-doc-markdown markdown"><header><h1>E10-0304 - E Â© SEMI 1986,...</h1></header><div class="pdf-download-card"><div class="pdf-download-card__header"><div class="pdf-download-card__icon">ğŸ“¥</div><div class="pdf-download-card__title"><h3>ä¸‹è½½å®Œæ•´PDF</h3><p class="pdf-download-card__doc-title">E10-0304 - E Â© SEMI 1986,...</p></div></div><div class="pdf-download-card__info"><div class="pdf-download-card__meta"><span class="pdf-download-card__label">æ–‡ä»¶å¤§å°:</span><span class="pdf-download-card__value">N/A</span></div><div class="pdf-download-card__description">SEMIæ ‡å‡†æ–‡æ¡£ï¼Œå…±50é¡µ</div></div><div class="pdf-download-card__actions"><a href="/pdfs/semi/003.pdf" class="pdf-download-card__button pdf-download-card__button--primary" download="003.pdf"><span class="pdf-download-card__button-icon">â¬‡ï¸</span>ä¸‹è½½PDF</a></div></div><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="-å¹¶æ’æŸ¥çœ‹markdownæ–‡æœ¬--pdfåŸæ–‡æ¡£">ğŸ“– å¹¶æ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŸæ–‡æ¡£<a href="#-å¹¶æ’æŸ¥çœ‹markdownæ–‡æœ¬--pdfåŸæ–‡æ¡£" class="hash-link" aria-label="ğŸ“– å¹¶æ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŸæ–‡æ¡£çš„ç›´æ¥é“¾æ¥" title="ğŸ“– å¹¶æ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŸæ–‡æ¡£çš„ç›´æ¥é“¾æ¥">â€‹</a></h2><div class="splitViewContainer_iH6n"><div class="controlBar_iKDH"><div class="controlGroup_BBJh"><button class="controlButton_cxQo" aria-label="æŠ˜å å·¦ä¾§é¢æ¿" title="æŠ˜å Markdown">ğŸ“</button><button class="controlButton_cxQo" aria-label="æŠ˜å å³ä¾§é¢æ¿" title="æŠ˜å PDF">ğŸ“„</button><button class="controlButton_cxQo" aria-label="é‡ç½®å¸ƒå±€" title="é‡ç½®ä¸ºé»˜è®¤å¸ƒå±€">ğŸ”„</button></div><div class="hint_qO3d">ğŸ’¡ æ‹–æ‹½åˆ†éš”æ¡è°ƒæ•´å®½åº¦</div></div><div class="panesContainer_qYAM"><div id="split-pane-left" class="splitPane_s_c3 leftPane_O8eB" aria-hidden="false"><p>&lt;<!-- -->!-- Page 1 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200415 APPENDIX 2RELIABILITY GROWTH OR DEGRADATION MODELS NOTICE: This appendix was approved as an official part of SEMI E10 by full letter ballot procedure. It offers detailedinformation related to Section 8. A2-1 IntroductionA2-1.1 E-MTBF p may be substituted for MTBFp in allcalculations in this section.A2-1.2 If the times between failures (known asinterarrival times) of a repairable system or piece ofequipment are independent random times sampled fromthe same exponential distribution, then the (theoretical)rate of occurrence of failures (ROCOF) is a constant and the MTBFp is just 1/. This situation is known inthe reliability literature as a homogeneous poissonprocess (HPP). An HPP assumption underlies thedefinition of MTBFp given in Section 6, and theconfidence limit factors described in Section 7 andAppendix 1. These concepts are described in detail inAscher and Feingold <!-- -->[<!-- -->1<!-- -->]<!-- --> and Tobias and Trindade <!-- -->[<!-- -->2<!-- -->]<!-- -->.A2-1.3 If reliability is either improving or degradingwith time, then the ROCOF is no longer a constant anda MTBF p calculation will be misleading.A2-1.4 This appendix contains a simple test for trendthat may be applied if a time-varying ROCOF issuspected, as well as a description of a well known andpowerful model that may be used when reliabilityimprovement trends are evident in the equipmentfailure time data. A2-2 Testing for TrendsA2-2.1 A non-parametric reverse arrangement test(RAT) devised by Kendall <!-- -->[<!-- -->3<!-- -->]<!-- --> and further developed into a table by Mann <!-- -->[<!-- -->4<!-- -->]<!-- --> will be described. Begin bywriting the interarrival times in the order they occurred.For a period with r failures, these might be X 1, X 2, ,Xr. Starting from left to right, define a reversal as anyinstance in which a lesser value occurs before anysubsequent greater value in the sequence. In otherwords, any time we have Xi <!-- -->&lt;<!-- --> X j and i <!-- -->&lt;<!-- --> j, we count itas a reversal. For example, suppose a piece ofequipment has r = 4 failures at 30, 160, 220, and 360hours of productive time. The interarrival times are 30,130, 60, and 140. The total number of reversals is 3 + 1+ 1 = 5.A2-2.2 A larger than expected number of reversalsindicates an improving trend; a smaller number ofreversals than expected indicates a degradation trend.A2-2.3 For r up to 12, use Table A2-1 below (adaptedfrom <!-- -->[<!-- -->2<!-- -->]<!-- -->) to determine whether a given number ofreversals, R, is statistically significant at the 100  (1 ) confidence level.A2-2.4 For r greater than 12, approximate criticalvalues for the number of reversals (based on Kendallsnormal approximation) can be calculated from: R(r; 1-) = zcritical(2r + 5)(r  1)r72 + r(r  1)4  12 Table A2-1 Critical Values Rr;1- the Number of Reversals for the Reverse Arrangement Test at a GivenConfidence LevelSample Size Single-Sided Lower Critical Value (Too FewReversals Provide Evidence of Degradation)Single-Sided Upper Critical Value (Too ManyReversals Provide Evidence of Improvement)r 99% 95% 90% 90% 95% 99%4 0 0 6 65 0 1 1 9 9 106 1 2 3 12 13 147 2 4 5 16 17 198 4 6 8 20 22 249 6 9 11 25 27 3010 9 12 14 31 33 3611 12 16 18 37 39 4312 16 20 23 43 46 50</p><p>&lt;<!-- -->!-- Page 2 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 2004 16 A2-2.5 In this equation zcritical comes from the criticalvalues of the standard normal distribution (for 90%significance, zcritical = 1.282, for 95% significance, zcritical= 1.645, and for 99% significance, zcritical = 2.33). Theformula calculates the critical value for detecting animprovement trend. For degradation trends (a smallnumber of reversals) use (r)(r  1)/2 minus Rr;1- as thecritical value. Note that (r)(r  1)/2 just the totalpossible number of reversals when there are r failures.A2-2.6 For example, with 17 failures, the formula forRr;1-, using 95% significance, gives a critical number ofreversals of R17,95 = 88. The maximum number ofreversals is 17  16/2 = 136. That means that observing88 or more reversals signals a likely improvementtrend, while observing 136  88 = 48 or less reversalssignals a likely degradation trend.A2-2.7 The example given in the next section shows anapplication for the reverse arrangement test using TableA2-1.A2-2.8 The AMSAA Reliability Growth Model:Assume the sequence of interarrival time indicates animprovement trend. This will typically be the caseduring reliability improvement testing, where failuresare analyzed down to root causes and actions are takento improve the equipments reliability. Duane <!-- -->[<!-- -->5<!-- -->]<!-- -->observed that a plot of tk/k versus tk, where tk is thesystem age at the time of kth failure, typically appearslinear on log versus log graph paper. The slope  ofthis line measures the rate of reliability growth. Typicalempirical values of  lie between 0.3 and 0.6. Crow <!-- -->[<!-- -->6<!-- -->]<!-- -->developed this empirical observation into the powerrelationship model used by the U.S. Army MaterialsSystems Analysis Activity (AMSAA model). Thismodel has proved successful in a wide range ofapplications.A2-2.9 The AMSAA model assumes that duringreliability improvement testing the MTBFp is improvingwith time and has an instantaneous value denoted byMTBF I (t). When the test ends at time T, the MTBF pbecomes a constant with the value MTBFI (T). Anestimate of the MTBF p after a test of T hours with rfailures is given by: MTBF I (T ) = Tr (1- ) (1)A2-2.10 In this equation,  is the reliabilityimprovement (Duane) slope,  is estimated by  = 1 - r  1i=1r 1n Tti (2) using the modified maximum likelihood estimates givenby Crow <!-- -->[<!-- -->6<!-- -->]<!-- -->. Crow developed confidence limits forMTBF I (T ) that are described in <!-- -->[<!-- -->2<!-- -->]<!-- --> and <!-- -->[<!-- -->6<!-- -->]<!-- -->. A2-2.11 Example: During a calendar quarter a tool has550 hours of productive time. Eleven failures wererecorded at the following points of productive time: 18,20, 35, 41, 67, 180, 252, 287, 390, 410, and 511 hours.Determine whether there appears to be an improvementtrend and use the AMSAA model to estimate theachieved MTBFI at the end of the quarter. A2-2.12 Solution: The interarrival times are: 18, 2, 15,6, 26, 113, 72, 35, 103, 20, and 101. The number ofreversals is 7 + 9 + 7 + 7 + 5 + 0 + 2 + 2 + 0 + 1 = 40.Using Table A2-1, this is significant at greater than the95% confidence level, indicating an improvement trendis likely. Figure A2-1 shows the Duane plot, whichappears to show a linear improvement trend on log-logpaper. The AMSAA model equations give animprovement slope estimate of 0.43 and aninstantaneous MTBFP estimate at 550 hours of 87.2.Note that a standard calculation ignoring theimprovement trend would yield an MTBF P estimate of550/11 = 50, which is a 43% underestimate.A2-2.13 Figure A2-2 summarizes the recommendedprocedure to follow when analyzing system orequipment reliability data, with appropriate referencesto SEMI E10 sections or appendices. A2-3 References1. Ascher, H. and H. Feingold, Repairable SystemsReliability, Marcel Dekkar, Inc., New York, 19842. Tobias, P.A. and D.C. Trindade, AppliedReliability, Second Edition, Van NostrandReinhold, Inc., New York, 19953. Kendall, M.G., A New Measure of RankCorrelation, Biometrika, 1938, volume 30, pages81-934. Mann, H.B., Nonparametric Test Against TrendEconometrica, 1945, volume 13, pages 245-255. Duane, J.T., Learning Curve Approach toReliability Monitoring, IEEE Transactions onAerospace, 1964, volume 2, pages 563-5666. Crow, L.H., Reliability Analysis for ComplexRepairable Systems, Reliability and Biometry, F.Proschan and R.J., Serfling, eds., SIAM,Philadelphia, 1974; pp. 126-134</p><p>&lt;<!-- -->!-- Page 3 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200417 p Figure A2-1Duane Plot of CUM MTBF p vs. Time TrendNo Trend Sections 8.1-8.3/Appendix 2 Estimate the achievedMTBFp at the end ofthe period Sections 6.2.1-6.2.2 Use standard MTBFpdefinition Section 7.6/Appendix 1 Compute confidencebounds for MTBFp Analyze the data for trendsDuane PlotsTrend Test Section 8.3/Appendix 2 Fit AMSAA model Figure A2-2Flow Chart for Reliability Data Analysis NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility.</p><p>&lt;<!-- -->!-- Page 4 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 2004 18 RELATED INFORMATION 1MULTI-PATH CLUSTER TOOL RAM METRICS NOTICE: This related information is not an official part of SEMI E10 and was derived from work done by theSEMI NA Cluster Tool RAM Metrics Task Force. This related information was approved for publication by fullletter ballot on October 15, 2003. R1-1 IntroductionR1-1.1 This related information presents trackingrequirements and standard metrics for evaluating multi-path cluster tool reliability, availability, andmaintainability (RAM) performance. The metrics inthe main body of SEMI E10 apply to non-cluster orsingle-path cluster tools and individual modules in astraightforward manner. While these entities are eitherentirely up (i.e., in one of the SEMI E10 uptimestates) or entirely down (i.e., in one of the SEMI E10downtime states), multi-path cluster tools may still becapable of processing with some modules in anunscheduled downtime state. Furthermore, the effect ofmodule unscheduled downtime on multi-path clustertool performance depends on the specific multi-pathcluster tool configuration and the combination ofmodules in an unscheduled downtime state at eachpoint in time.R1-1.2 Because module performance provides asufficient lowest common denominator for evaluatingmulti-path cluster tool performance, all metrics in thisrelated information are calculated as functions ofmodule-level data only. Specific module trackingrequirements are presented. The metrics, Total FailureRate (TFR) and Cluster-Tool Mean Time to Repair(MTTRCT ), provide simple evaluations of aggregatemodule reliability and maintainability.R1-1.3 Other metrics are based on the specificcombinations of modules and process paths, definedhere as process flows.R1-1.3.1 A process path is a specific set of modulesfor which each module is unique and has no alternativemodules.R1-1.3.2 A process flow is a defined set of modulesthat is used to achieve a process, where any multi-pathcluster tool may have one or more such process flows.A process flow may include alternative modules at oneor more steps of the process. A process flow maytherefore contain one or many process paths.R1-1.4 A method of temporal mapping, defined in thisrelated information, is used to generate a history ofprocess flow and multi-path cluster tool states fromindividual module states. Multi-path cluster toolavailability is then evaluated as the aggregate processflow availability. Multi-path cluster tool reliability is evaluated as the expected, or mean, productive timebetween all process flows being in unscheduleddowntime. R1-2 Module Tracking RequirementsR1-2.1 Multi-path cluster tool metrics require thetracking of SEMI E10 state data from all of the modulesthat impact the RAM or productivity of a multi-pathcluster tool or its process flows. This set of modulesincludes processing and non-processing modules.R1-2.1.1 processing module  an indivisibleproduction entity within an equipment system, e.g., aprocessing chamber or station within a cluster tool.(SEMI E79)R1-2.1.2 non-processing module  an equipmententity that supports the movement or conditioning ofunits through the system, such as, robotic handler,load/unload lock, pre-aligner.R1-2.2 Multi-path cluster tool metrics require trackingat the module level of at least productive states,unscheduled downtime states, scheduled downtimestates, and other neutral states that are not in the firstthree categories. Tracking of these states at the level ofthe multi-path cluster tool as a whole is insufficient foraccurate evaluation of performance. Specificrequirements for tracking these states at the modulelevel, as well as requirements for handling the otherSEMI E10 states, are presented here.R1-2.2.1 Productive state shall be tracked for eachmodule. For process modules, the productive time shallinclude time for active loading and unloading of theprocess module. Waiting times or inactive times,including waiting for load, waiting for unload, andprocess suspend times shall be specifically excludedfrom productive time. Times for heating, cooling,purging, cleaning, etc., that are specified as part ofprocess recipes shall be tracked as productive time.However, similar times that are not specified as part ofprocess recipes shall be specifically excluded fromproductive time.NOTE 1: Productive state events may be derived from SEMIE58 (ARAMS) state change data or the SEMI E116 (EPT)module BUSY state events where the module or whole multi-path cluster tool is known to be in a manufacturing stateand the SEMI E116 task type is either Process orSupport.</p><p>&lt;<!-- -->!-- Page 5 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200419 R1-2.2.2 Unscheduled downtime state shall be trackedfor each module. Tracking of unscheduled downtimestate for the multi-path cluster tool as a whole is notsufficient. A module cannot be in productive andunscheduled downtime states at the same time. Eachcontiguous instance of unscheduled downtime state fora module is a module failure. Subsequent substateevents within the same instance of unscheduleddowntime state shall not to be counted as additionalfailures.R1-2.2.3 Scheduled downtime state shall be tracked foreach module. Tracking of scheduled downtime statefor the multi-path cluster tool as a whole is notsufficient. A module cannot be in productive andscheduled downtime states at the same time. Instancesof scheduled downtime shall not to be counted asfailures.R1-2.2.4 Time in standby and engineering states shallnot be considered as either productive time, scheduleddowntime, or unscheduled downtime at the modulelevel. For the purpose of tracking multi-path clustertool states and calculating multi-path cluster tool andprocess flow metrics, modules in these states areconsidered as being in a neutral state.R1-2.2.5 Non-scheduled time that is tracked for themulti-path cluster tool as a whole is omitted fromoperations time in calculating multi-path cluster tooland process flow RAM metrics, as it is with the otherSEMI E10 metrics from the main body of thespecification. Non-scheduled time that is allocated tosome modules but not other modules, if any, shall behandled differently, as follows.R1-2.2.5.1 For new modules under installation thathave not yet been used for their intended function, thosemodules shall be considered as non-existent in thecluster-tool configuration.R1-2.2.5.2 For installed modules that have been used,non-scheduled time state shall be treated as a neutralstate.R1-2.3 To calculate these metrics, an observationperiod shall be defined and agreed upon by the userand/or the supplier. Section A1-1.3 provides someguidance on establishing the observation period timeneeded to demonstrate a desired MTBFp at a givenconfidence level.R1-2.3.1 observation period time  elapsed calendartime (e.g., weeks, months, quarters) observing andtracking tool performance. No allowance is made forthe number of modules in a cluster tool. R1-3 Total Failure Rate and Cluster-Tool MeanTime to RepairR1-3.1 Total Failure Rate (TFR)  total count ofmodule-level failure onsets, tracked according to therequirements in Section R1-2, divided by theobservation period time. This metric characterizes thefrequency of repairs where failures on separate modulesare presumed to require independent repair actions.TFR is an indicator of reliability and maintainability.TFR is defined as: TFR =all modules count of module failure onset eventsobservation period time NOTE 2: For different multi-path cluster tools withcomparable module failure rates, a multi-path cluster toolwith fewer modules is expected to have better performanceaccording to this metric than one with more modules.However, the multi-path cluster tool with more modules mayhave a better aggregate intended process flow uptime(Uptime CT-IPF), as defined in Section R1-7.3.R1-3.2 Cluster-Tool Mean Time to Repair (MTTRCT ) mean time to correct a module-level failure andreturn the module to a condition where it can performits intended function; the sum of all repair time on allmodules (elapsed module time, not necessarily totalwork-hours) incurred during a specified observationperiod time (including equipment and process test time,but not including maintenance delay downtime),divided by the total number of failure onset eventsduring that period. MTTR CT =all modules repair time all modules count of module failure onset events NOTE 3: This is the same equation as MTTR for non-clusterand single-path cluster tools. However, because a multi-pathcluster-tool may have repairs occurring simultaneously, thesum of repair time is not constrained to the duration of theobservation period.R1-3.3 For any module, a failure onset event is the firstchronological event of a contiguous instance ofunscheduled downtime. To ensure that over multipleobservation periods, neither failure onset events norrepair time is ever double-counted, the following rulesshall be followed.R1-3.3.1 Failure onset events that occur during theobservation period are counted in TFR and MTTRCTregardless of when those failures are resolved.R1-3.3.2 Failure onset events that occur before theobservation period are not counted in TFR andMTTRCT , even if those failures are not resolved untilduring or after the observation period.</p><p>&lt;<!-- -->!-- Page 6 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 2004 20 R1-3.3.3 For a failure whose onset occurs outside ofthe observation period, the portion of its repair time thatoccurs within the observation period is still counted inMTTRCT.NOTE 4: These metrics also may be calculated for any multi-module tool even if that tool is not a multi-path cluster tool.For a system failure that arises from multiple module failures,the additional severity of this case and the independence ofmodule repair efforts are reflected in this metric. For standardevaluation of a non-multi-path cluster tool, however, the toolis considered to be either entirely in the unscheduleddowntime state or not in the unscheduled downtime state.R1-3.4 These metrics are not compatible withapproaches based on renewal cycle models whereuptime and downtime are assumed to be mutuallyexclusive. As such, subsequent module failures mayoccur even while failures are already in progress onother modules. Other renewal cycle results (e.g., thelimiting probability of finding the system up (ordown) when approaching the system at random)similarly may not apply. R1-4 Temporal MappingR1-4.1 Temporal mapping provides an output statehistory as a function of constituent input state histories.For each event when at least one of the moduleschanges state, the states of the process flows and/orcluster tool may change. For the metrics in this relatedinformation, cluster-tool and process-flow statehistories are generated as functions of module statehistories on an event-by-event basis in temporal, orchronological, order. The metrics themselves arecalculated as functions of these output state histories.For reference, this technique may be regarded asgenerating a type of convolution of constituent statemodels. R1-4.2 Figure R1-1 presents an example of temporalmapping. The constituent input states for two modules,M1 and M2, are shown over the observation period t =0 to t = 10. An output state is mapped temporally as afunction of the module states, where if either module isdown or both modules are down, the output state isdown. Note that transition events for the output statehistory are the union set of the transition events for theconstituent input state histories.R1-4.3 In a near-real-time tracking system, temporalmapping may be performed as each event is generatedand received by the tracking system. Temporalmapping also may be performed afterwards as a batchprocess. Regardless, the logical process is the same.Depending on the mapping to be performed, a differentlogic function is applied at each input state transitionevent to derive an output state value as a function of theconstituent input state values. Two specific temporalmapping functions are used in metrics in this relatedinformation:R1-4.3.1 Process flow up/scheduled downtime/unscheduled downtime states from moduleup/scheduled downtime/unscheduled downtime statesas a function of supplier-defined and/or user-definedprocess flows.R1-4.3.2 Multi-path cluster tool productive/neutral/unscheduled downtime as a standard function,presented herein, of module productive/not-productive states and process-flow up/scheduleddowntime/unscheduled downtime states.NOTE 5: While it may be theoretically possible to model thedesired output states using Harel notation and modelingconcepts, output state complexity may be confounded by thecombinatorial nature of multi-path cluster tools and theirprocess flows. For this application, the temporal mappingapproach is much more straightforward. 5 100 M1 M2 time ConstituentInputStates OutputState = Down= UpFigure R1-1An Example Of Temporal Mapping</p><p>&lt;<!-- -->!-- Page 7 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200421 R1-5 Modeling Process FlowsR1-5.1 In order to evaluate multi-path cluster toolavailability and reliability, the set of process flows shallbe defined for the multi-path cluster tool. It isimportant to differentiate between all the process flowsthat are theoretically possible on a given multi-pathcluster tool configuration and those intended processflows (IPF) that are actually intended for operationaluse (i.e., performing its intended function). Formeaningful agreement between any two parties on themetrics presented in this related information, first thereshall be documented agreement on the set of IPFs usedfor evaluation, so that any analyst with the module statehistories can calculate the same values for the metrics.First, the general case of up/down states for an IPF ispresented, and then later the distinction betweenunscheduled downtime and total (i.e., scheduled andunscheduled) downtime for an IPF is presented.R1-5.2 An IPF up/down state is modeled as anetwork flow through the modules that make up thatIPF. If there is connectivity through the IPF network,then the IPF is up; otherwise it is down. Themodules in an IPF network have series and parallelrelationships that determine the connectivity throughthe network. Mathematically, each module and eachIPF has a state value equal to 1 when the state is upand 0 when the state is down. For example, Mi =1, if module i is up 0, if module i is down R1-5.3 The general process steps within an IPF have amutually serial relationship (i.e., if connectivity is notpossible through any single step, then connectivity isnot possible through the network). This is illustrated inFigure R1-2. The IPF state value for serial constituentsis calculated as the product of the constituent statevalues (e.g., IPF =  i=1 to 4 Si = S1  S2  S3  S4). S1 S2 S3 S4 Figure R1-2Serial Process Steps Within An IPF R1-5.4 At any general process step, Sx, the set ofalternative modules, Ai (if any are present), have amutually parallel relationship (i.e., if any one of thealternative modules is up, then connectivity throughthat step is still possible). This is illustrated in FigureR1-3. The state value through this step is calculated as: IPF = 1 -  i=1 to 3 (1  Ai)= 1  <!-- -->[<!-- -->(1  A1)  (1  A2)  (1  A3)<!-- -->]<!-- --> If any alternative module is up, the expression in thesquare brackets evaluates to zero, and the IPF statevalue evaluates to 1, or up. If all of the alternativemodules are down, the expression in the squarebrackets evaluates to 1, and the IPF state valueevaluates to 0, or down. A2 A3 A1 Sx Figure R1-3Parallel Alternative Modules At A Process Step NOTE 6: In general network modeling, it is possible to havecomplicated multi-constituent structures in parallel with othermulti-constituent structures. At the time of this writing, theneed for such structures in evaluating multi-path cluster toolRAM is not anticipated. Therefore, this exposition is limitedto serial relationships amongst the process steps and single-constituent parallel relationships for alternatives within anyone step. To model multi-path cluster tool systems thatexceed these limitations, the modeler is encouraged to consultany text on the modeling of coherent systems for reliability.R1-5.5 For almost all systems, there will be a subset ofmodules that will appear in every IPF regardless of anyprocess differentiation, called the key group. The keygroup includes support modules (e.g., transport, loadlocks), common process modules that are used by everyIPF, and the platform itself. A key group may includealternative modules such as multiple load locks ormultiple cooling stations. The key groups relationshipto all IPFs is such that if the key group is down, all IPFsare down. Therefore, the key group has a serialrelationship to each IPF. By modeling a key group andleveraging it in calculations, substantial redundantcalculations are avoided. Furthermore, understandingwhich modules belong to the key group also helps inunderstanding and improving overall system reliability.R1-5.6 Two examples are now presented to illustratehow to model IPFs, including modeling of the keygroup and of IPF state functions.</p><p>&lt;<!-- -->!-- Page 8 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 2004 22 R1-5.6.1 Example 1  This example, shown in FigureR1-4, is of a multi-path cluster tool with sevenmodules. L1 and L2 are load lock modules that are usedto load units into the tool. A single transport arm, T,performs all point-to-point transportation. The firstprocess module visited by any unit is either PM1 orPM2, after which every unit visits PM3. Lastly, L3 is aload lock that is used to unload units from the multi-path cluster tool. R1-5.6.1.1 The key group, K, as shown in Figure R1-5,is made up of the three load locks and the transport,which are the common support modules for this multi-path cluster tool used by any unit. Since all modulesvisit PM3 regardless of any IPF distinction, PM3 also isincluded in the key group in order to simplifycalculation. Any other system-level failure issues maybe allocated to the abstract platform module, P. Li = Load Lock i, i = 1, 2, 3PMj = Process Module j, j = 1, 2, 3T = Transport ModuleTL1 L2 PM1 PM2PM3 L3 Figure R1-4Multi-Path Cluster Tool Modules, Example 1 L1 L2T L3K = P PM3 Figure R1-5Key Group, Example 1 R1-5.6.1.2 The state value function for the key group isK = P  <!-- -->[<!-- -->1  (1  L1)  (1  L2)<!-- -->]<!-- -->  T  L3  PM3.For reference, the equivalent truth table for this logic isshown in Table R1-1:Table R1-1 Truth Table for Key Group, Example 1 P L1 L2 T L3 PM3 K1 1 1 1 1 1 11 1 0 1 1 1 11 0 1 1 1 1 1else 0 R1-5.6.1.3 IPF1 is a general IPF that uses the keygroup and either process module PM1 or PM2, asshown in Figure R1-6. PM1 PM2K Figure R1-6IPF1, Example 1 R1-5.6.1.4 The state value function for IPF1 = K  <!-- -->[<!-- -->1 (1  PM1)  (1  PM2)<!-- -->]<!-- -->. The equivalent truth tableis shown in Table R1-2:Table R1-2 Truth Table for the State Function,Example 1 K PM1 PM2 IPF11 1 1 11 1 0 11 0 1 1else 0 R1-5.6.1.5 IPF2 represents a process engineering issuewhere PM2 is not sufficiently matched in performanceto PM1. Therefore for certain processes, all units arerestricted to go through PM1 only as shown in FigureR1-7. PM1K Figure R1-7IPF2, Example 1</p><p>&lt;<!-- -->!-- Page 9 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200423 R1-5.6.1.6 The state value function for IPF1 = K PM1. The equivalent truth table is trivial and istherefore not shown.R1-5.6.2 Example 2  This example, as shown inFigure R1-8, is of a more complicated coat/developsystem that has 56 total modules, including four loadlocks (L1-L4), four common transport robots (R1-R4), four coat stations, four develop stations, and four arraysof heat/chill plates with ten modules in each array.R1-5.6.2.1 The key group, K, contains the platform,the four load locks, and the four transport robots, asshown in Figure R1-9. There are no process modulesthat are used in every IPF, therefore no process modulesappear in K. R1 R2 R3 R4 10X Heat /Chill10X Heat /Chill 10X Heat /Chill10X Heat /Chill Coat1,2Coat3,4 Develop1,2Develop3,4 L1, 2, 3, 4 ToExposure Figure R1-8Modules For A Coat/Develop System L1 L2 L3 L4 R1 R2 R3 R4K = P Figure R1-9Key Group Modules, Example 2</p><p>&lt;<!-- -->!-- Page 10 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 2004 24 R1-5.6.2.2 The state value function for the key group is K = P  <!-- -->[<!-- -->1   i = 1 to 4 (1  Li)<!-- -->]<!-- -->  j=1 to 4 Rj, which can beexpanded to:K = P  <!-- -->[<!-- -->1  (1  L1)  (1  L2)  (1  L3)  (1  L4)<!-- -->]<!-- -->  R1  R2  R3  R4 R1-5.6.2.3 The equivalent truth table is shown in Table R1-3:Table R1-3 Truth Table for State Function, Example 2 P L1 L2 L3 L4 R1 R2 R3 R4 K0 any any any any any any any any 01 0 0 0 0 any any any any 0any any any any any 0 any any any 0any any any any any any 0 any any 0any any any any any any any 0 any 0any any any any any any any any 0 0else 1 NOTE 7: This truth table emphasizes the subsets that bring the key group down, which are called minimum cut sets, ratherthan the subsets that keep the key group up, called minimum path sets.R1-5.6.2.4 IPF1 has 13 steps and each step has two alternative modules, as shown in Figure R1-10. K step 1step 2step 3step 4step 5step 6step 7step 8step 9step 10step 11step 12step 13Figure R1-10Module Configuration For IPF1, Example 2 R1-5.6.2.5 The state value function for IPF1 = K   i=1 to 13<!-- -->[<!-- -->1  (1  PMi,1)  (1  PMi,2)<!-- -->]<!-- -->. The equivalent truthtable is highly redundant and is therefore omitted.R1-5.6.2.6 IPF2 has the same 13 steps as IPF1. However due to process matching issues, all units are restricted to asingle process module at steps 1, 5, 9, and 13, as shown in Figure R1-11. K step 1step 2step 3step 4step 5step 6step 7step 8step 9step 10step 11step 12step 13 Figure R1-11Module Configuration For IPF2, Example 2 R1-5.6.2.7 The state value function for IPF2 = K  PM1,1  PM5,1  PM9,1  PM13,1   i=<!-- -->{<!-- -->2-4, 6-8, 10-12<!-- -->}<!-- --> <!-- -->[<!-- -->1  (1 PMi,1)  (1  PMi,2)<!-- -->]</p><p>&lt;<!-- -->!-- Page 11 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200425 R1-5.6.2.8 The coat/develop system is likely to haveseveral more IPFs defined essentially in the samemanner as IPF1 and IPF2, shown above.R1-5.7 Unscheduled Downtime versus Total Downtime In order to make a distinction between unscheduleddowntime and total downtime for an IPF, the IPFfunction discussed thus far shall be executed twice:once to determine an unscheduled downtime state and asecond time to determine a general downtime state.R1-5.7.1 The first time the function is executed, eachmodule variable is set to zero if the module is in anunscheduled downtime state and set to one otherwise.If the function evaluates to 0, the IPF is in anunscheduled downtime state. Each contiguous instanceof process-flow unscheduled downtime is a process-flow failure. If the function evaluates to 1, the IPF maybe in either a general downtime state or an up state. Mi-UD =0, if module i is in an unscheduled down state 1, otherwise R1-5.7.2 The second time the function is executed,each module variable is set to zero if the module is ineither a scheduled downtime state OR an unscheduleddowntime state and set to one otherwise. If the functionevaluates to 0, the IPF is in a general downtime state. Ifthe function evaluates to 1, the IPF is a neutral state. Mi-GD =0, if module i is in scheduled down stateOR an unscheduled down state 1, otherwise R1-5.7.3 To summarize, if IPF(M UD ) = 0, the process-flow state is unscheduled downtime (UD). Otherwise, ifIPF(MGD ) = 0 the process-flow state is generaldowntime (GD), and if IPF(MGD ) = 1, the IPF state isuptime.NOTE 8: The process-flow state for an IPF that has at leastone module in an unscheduled downtime state may be either (1) unscheduled downtime, (2) general downtime, or (3)neutral. Condition (1) occurs when the unscheduled downtimemodule is serial within the IPF. Condition (2) occurs when theunscheduled downtime module is not serial within the IPF,but a module (or set of modules) that is serial within the IPFis in a scheduled downtime state. Condition (3) occurs whennone of the downtime modules are serial within the IPFregardless of being in a scheduled or unscheduled state. R1-6 Determining Multi-Path Cluster ToolStatesR1-6.1 The temporal mapping rules for determiningmulti-path cluster tool productive/unscheduleddowntime/neutral states from module productive/not-productive states and IPF up/downtime/unscheduledstates is as follows:R1-6.1.1 If any module is in the productive state,then the cluster tool is in the productive state.R1-6.1.2 Otherwise, if all of the IPFs are in theunscheduled downtime state, then the multi-pathcluster tool is in the unscheduled downtime state.R1-6.1.3 Otherwise, the multi-path cluster tool is in theneutral state.R1-6.2 Each contiguous instance of a multi-pathcluster tool unscheduled downtime state is a multi-pathcluster tool failure.NOTE 9: This logic is similar to the relationship betweenmodule states and the equipment states in SEMI E116, wherethe SEMI E116 busy state is analogous to the multi-pathcluster tool productive state, the SEMI E116 blockedstate is analogous to the unscheduled downtime state, andthe SEMI E116 idle state is analogous to the neutral state.However, the actual relationship between these two sets ofstates is neither trivial, nor direct.NOTE 10: Productive time may not be easily allocated toIPFs in the general case. It is expected that some modules willbelong to more than one IPF and that it will be prohibitive toascertain the specific flow for each module from moment tomoment. Hence, metrics that depend on productive time maynot be calculated for IPFs.NOTE 11: For the metrics presented in this document, it isnot necessary to calculate downtime states other thanunscheduled downtime at the multi-path cluster tool level.The effect of states other than productive and unscheduleddowntime on the multi-path cluster tool is evaluated as theaggregate effect of such states on the IPFs.</p><p>&lt;<!-- -->!-- Page 12 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 2004 26 R1-6.3 Example 3  A simplified example with adiscrete timeline is shown in Figure R1-12. In thisexample there are three modules (i.e., M1, M2, M3) andthree IPFs (i.e., IPF1, IPF2, IPF3). IPF1 uses all threemodules, whereas IPF2 does not use M3, and IPF3 doesnot use M2. The state value functions for the IPFs areIPF1 = M1  M2  M3, IPF2 = M1  M2, and IPF3= M1  M3, respectively. Temporal mapping of theIPFs and the multi-path cluster tool is described inTable R1-4. NOTE 12: The condition between time t = 4 and t = 5, wherethe multi-path cluster tool is productive but all of its IPFs aredown, is expected only as a transient condition in actualpractice. Once the productive module finishes its task inprogress, the multi-path cluster tool would be expected to godown. However, while the module is productive, it also isaccruing theoretical processing time used in the SEMI E79metric, rate efficiency. The allocation of this transientcondition to productive time is necessary in order to guaranteethat rate efficiency evaluated over any interval is nevergreater than 100%. 5 100 M1 M2 M3 IPF2 IPF3 IPF1time Cluster Tool ModuleSEMI E10States ProcessFlowUp/DownStates = Productive = Unscheduled Down = Not-ProductiveFigure R1-12Mapping Cluster-Tool States, Example 3 Table R1-4 Temporal Mapping of Example 3Time Module Events IPF Events Cluster Tool Statet = 0 M1 is productive. All IPFs are up. Productivet = 2 M2 goes down.M1 is still productive.IPF1 and IPF2 go to unscheduleddowntime.Productive t = 4 M3 goes down.M1 is still productive.All IPFs are in unscheduled downtime. Productive t = 5 M1 exits productive state.No modules are productive.All IPFs are still in unscheduled downtime. Unscheduled Downtime t = 7 M2 come back up.M3 transitions into scheduleddowntime. IPF2 is up. At least one IPF is up.IPF1 and IPF3 are down, but not inunscheduled downtime Neutral t = 9 M3 comes back up.All modules are up.All IPFs are up. Neutral</p><p>&lt;<!-- -->!-- Page 13 --<!-- -->&gt;</p><p>SEMI E10-0304E Â© SEMI 1986, 200427 R1-7 Intended Process-Flow and Multi-PathCluster-Tool MetricsR1-7.1 Once the IPF and multi-path cluster tool statehistories have been prepared, evaluation of metrics maybe performed in a similar manner to that used forevaluating non-cluster or single-path cluster tools ormodules. The metrics are defined below with samplecalculations based on Example 3 from Section R1-6.NOTE 13: The multi-path cluster tool metrics presented herereflect the reliability of the multi-path cluster tool against totalfailure rather than partial failure. It is recognized that thesemetrics proposed here will reflect more favorably on systemswith higher levels of redundancy at each process step. Thecost or trade-off of this redundancy may be evaluated usingother metrics from SEMI E10, SEMI E79, SEMI E35, or fromnon-standard evaluations. It also is recognized that thesemetrics will not reflect the partial loss of throughput for anIPF that is up, but some of its alternative modules aredown. Once again the analyst is encouraged to consult othermetrics from SEMI E10, SEMI E79, or from non-standardevaluations.R1-7.2 Multi-Path Cluster Tool ReliabilityR1-7.2.1 Multi-Path Cluster Tool Mean ProductiveTime Between Failure (MTBFp-CT )  mean productivetime between failure where productive time occurswhen at least one module is in the productive state, anda failure occurs when there are no available IPFsthrough the multi-path cluster tool due to module-levelunscheduled downtime. MTBF p-CT = = = 5 hours Number of MultiPath Cluster Tool FailuresMultiPath Cluster Tool Productive Time 5 hours1 failure R1-7.2.2 Multi-Path Cluster Tool Failure Time(MFTCT )  mean time when there are no available IPFsthrough the multi-path cluster tool due to module-levelunscheduled downtime. MFT CT = = = 2 hours Number of MultiPath Cluster Tool FailuresMultiPath Cluster Tool Unscheduled Downtime 2 hours1 failure NOTE 14: Since multi-path cluster tool productive time andmulti-path cluster tool unscheduled downtime are mutuallyexclusive; they may be compatible with approaches based onrenewal cycle models. Other renewal cycle results (e.g., thelimiting probability of finding the cluster-tool productive orfailed when approaching it at random) similarly may apply, asdetermined by the analyst. R1-7.3 Multi-Path Cluster Tool AvailabilityR1-7.3.1 Multi-Path Cluster Tool Aggregate IPFUptime (UptimeCT-IPF )  availability of the multi-pathcluster tool as a function of moduleup/downtime/unscheduled downtime states and isevaluated as the aggregate uptimes of all IPFs. 43.3% 10 + 10 + 103 + 5 + 5 1330 100  100 all IPFs IPF UptimeUptime CT-IPF = = =  all IPFs IPF Operations Time 100 NOTE 15: For reference, the value of the aggregateavailability efficiency metric from SEMI E79 for the sameexample is 20/30 or 66.7%. This difference clearlydemonstrates that depending on which combination ofmodules is down, the effect on the multi-path cluster toolsavailability may be substantially different than the aggregatemodule availability. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 14 --<!-- -->&gt;</p><p>SEMI E12-0303 Â© SEMI 1986, 20031 SEMI E12-0303STANDARD FOR STANDARD PRESSURE, TEMPERATURE, DENSITY,AND FLOW UNITS USED IN MASS FLOW METERS AND MASS FLOWCONTROLLERS This standard was technically approved by the Global Gases Committee and is the direct responsibility of theNorth American Gases Committee. Current edition approved by the North American Regional StandardsCommittee on October 25, 2002. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> December 2002; to be published March2003. Originally published in 1986, previously published in 1996. 1 Purpose1.1 In the past, confusion has existed in the values ofstandard temperature and standard pressure when gasflow is expressed in standard volumetric units. Toeliminate this confusion, the Mass Flow ControllersCommittee has established this standard. 2 Scope2.1 This standard provides a common basis forcommunication between manufacturers and users.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standard3.1 ASTM Standard1 E 380-89a  Standard Practice for Use of theInternational System of Units (the Modernized MetricSystem)NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions.4 TerminologyNone. 5 Standard Temperature5.1 Standard temperature is defined as 273.15 K(0.0Â°C). 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, Pennsylvania 19428-2959, USA.Telephone: 610.832.9585, Fax: 610.832.9555 Website:<a href="http://www.astm.org" target="_blank" rel="noopener noreferrer">www.astm.org</a> 6 Standard Pressure6.1 Standard pressure is defined as 101,325 pascals (1atm, 760 Torr). 7 Standard Density7.1 The standard density is defined as Mw/22,413.6grams per standard cubic centimeter (g/scc), where Mwis the molecular weight of the gas in grams per mole(g/mol), and 22,413.6 is the standard molar volume incubic centimeters (scc/mol) (i.e., the volume of onemole of a perfect gas at standard temperature andstandard pressure). 8 Standard Flow Rate8.1 Standard flow rate is the volumetric flow rate of thegas at the standard density defined in Section 7.1. 9 Units9.1 Units for standard flow rate may be expressed asstandard cubic centimeters per minute (sccm), standardliters per minute (slm), standard cubic decimeters perminute (scdm), or as standard cubic meters per minute(scmm).1 sccm = 1  10 -3 <!-- -->*<!-- --> slm= 1  10 -3 <!-- -->*<!-- --> scdm= 1  10 -6 <!-- -->*<!-- --> scmmNOTE 1: Units in this document have been editoriallychanged to sccm, slm, scdm, and scmm in line withinternational standards which require all units to be expressedin SI terms. While neither minute nor liter is a primary SIunit, each is acceptable under the system, and eliminating theuse of these units in this standard would seriously diminish itsacceptability. 10 Background10.1 In the absence of this specification, there has beenconfusion in the definition of standard conditions.Standard temperature in particular has been variouslydefined as 59Â°F, 68Â°F, 70Â°F, 20Â°C, 22Â°C, etc. to reflectnormal test conditions. The scientific community has</p><p>&lt;<!-- -->!-- Page 15 --<!-- -->&gt;</p><p>SEMI E12-0303 Â© SEMI 1986, 2003 2 generally accepted 0Â°C, as has the semiconductorindustry, in its definition of sccm. Standard pressure hasalmost universally been accepted as one atmosphere,except for rounding errors in different units.10.2 Further confusion has existed in the definition ofstandard density when extended to vapors. For perfectgases (most light gases are nearly perfect), the standarddensity can be defined as the density of the gas atstandard temperature and pressure. Since one grammole of a perfect gas occupies 22,414 cubic centimetersat standard pressure and standard temperature, itfollows that a flow rate of 22,414 sccm of any perfectgas is one mole per minute.10.3 By defining standard density as in Section 7.1, thecorrelation between sccm and moles/minute is retained,even for vapors. If standard density were defined as theactual density of the vapor at standard temperature andpressure, then the correlation with moles per minutewould differ by the vapor&#x27;s compressibility factor (Z).This is not an acceptable alternative because thecompressibility of many vapors is not accuratelyknown, and, in fact, does not exist for those materialsthat are liquid at standard temperature and pressure. 11 Implications for Calibration11.1 Since the standard flow units are defined at astandard density, they represent units of mass flowrather than volumetric flow.11.2 Gravimetric calibration readings in grams perminute (g/min) can be converted to standard cubiccentimeters per minute (sccm) by dividing by thestandard density (g/scc) as defined in Section 7.1.11.3 Rate-of-rise (ROR) data will generally havenegligible compressibility error when operated over alow absolute pressure range. If compressibility errorsare significant, they will cause the rate of pressure riseto be reduced and become pressure-dependent as thepressure increases. In this case, the pressure range mustbe reduced, or correction made, for compressibility.11.4 Volumetric flow data must be corrected fromactual density of the real gas at the test conditions to thestandard density. The actual density can beapproximated for near-perfect gases by ratios ofabsolute pressure and temperature to the standarddensity. For vapors, the actual density at the testconditions must be known from other data. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 16 --<!-- -->&gt;</p><p>SEMI E15-0698E2 Â© SEMI 1990, 20031 SEMI E15-0698 E2 (Reapproved 0703)SPECIFICATION FOR TOOL LOAD PORT This standard was technically reapproved by the Global Physical Insterfaces &amp; Carriers Committee and is thedirect responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current editionapproved by the North American Regional Standards Committee on March 12, 2003. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> May 2003; to be published July 2003. Originally published in 1990; previously publishedMarch 2003.E This specification was editorially modified in November 2004 to correct an editorial error. Changes weremade to Table 1. 1 Purpose1.1 This standard is intended to unify the interfacebetween process/inspection tools and automated wafercarrier transport systems while maintainingcompatibility with human transport. 2 Scope2.1 This specification deals with the mechanicalinterface (load port) for wafer carrier transfer betweenwafer carrier material transport systems, includinghumans, and wafer fabrication/inspection equipment(tools). The concept defines the placement andorientation of a wafer carrier on a tool to allowreasonable interfacing with mechanized materialmovement systems without compromising humanaccess to perform the material exchange function.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Impact3.1 Compliance with this specification requires theplacement of load ports on tools to specific heights,orientations, and load depths. Restrictions are alsoplaced on clearances to obstructions which may beadjacent to such ports. 4 Referenced Standards4.1 SEMI StandardsSEMI E1  Specification for 3 inch, 100 mm, 125mm, and 150 mm Plastic and Metal Wafer CarriersSEMI E19  Standard Mechanical Interface (SMIF)NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 5 Terminology5.1 Definitions5.1.1 box  A protective portable carrier for a cassetteand/or substrate(s).5.1.2 cassette  An open structure that holds one ormore substrates.5.1.3 cassette centroid  A datum representing thetheoretical center of a stack of wafers in a cassetteformed by the pocket centerline and the center pocketas defined by the location associated with dividingdimension B3 by two (see SEMI E1, Figure 1).5.1.4 cassette envelope  A rectangular volume withvertical sides which completely contains a cassette,even if the cassette is tilted (see Figure 1).5.1.5 enclosed load port  A load port with overheadclearance obstructed by the tool.5.1.6 global orientation  The general orientation of awafer carrier in a tool; may be vertical or horizontal.5.1.7 load depth  The horizontal distance from theload face plane to cassette centroid or carrier centroid(see Figures 2 and 3 (D)).5.1.8 load face plane  The furthest physical verticalboundary plane from cassette centroid or carriercentroid on the side (or sides) of the tool where loadingof the tool is intended (see Figures 2 and 3).5.1.9 load height  The distance from the bottom ofthe cassette or carrier to the floor at the load face plane(see Figure 3 (H)).5.1.10 load port  The interface location on a toolwhere wafer carriers are delivered. It is possible thatwafers are not removed from, or inserted into, thecarrier at this location.5.1.11 open load port  A load port with overheadclearance unobstructed by the tool.5.1.12 pod  A box having a Standard MechanicalInterface (SMIF) per SEMI E19.</p><p>&lt;<!-- -->!-- Page 17 --<!-- -->&gt;</p><p>SEMI E15-0698E2 Â© SEMI 1990, 2003 2 5.1.13 spacing  The minimum spacing betweencentroids (see Figure 2, S).5.1.14 tool  Any piece of semiconductor fabricationor inspection equipment designed to process wafersdelivered in wafer carriers.5.1.15 tilt  A small angle of offset from the normalhorizontal or vertical orientation of a cassette or wafercarrier designed to preferentially align or keep wafers intheir intended place within the carrier/cassette (seeFigure 1, T).5.1.16 wafer carrier  Any cassette, box, pod, or boatthat contains wafers.5.1.17 wafer carrier centroid  A datum representingthe theoretical location of the center of a stack of wafersin the carrier.5.1.18 wafer carrier envelope  A rectangular volumewith vertical sides which completely contains a carrier,even if the carrier is tilted (see Figure 1).5.2 Description of Terms Specific to this Standard5.2.1 carrier  Wafer carrier. 6 Ordering Information6.1 The following items require communicationbetween the tool supplier and user and shall be includedin any request for quotation, quotation, or purchaseorder:6.1.1 If the tool has multiple load ports, provide thespacing, S, between carrier centroids (see Section 7.8).6.1.2 Specify what carrier (e.g., SEMI standardcassette, pod) is to be accommodated by the load port.6.1.3 Specify whether the load port is open orenclosed.6.1.4 Specify whether the wafer orientation ishorizontal (per Section 7.3.1) or vertical (per Section7.3.2). 7 Requirements7.1 The dimensions for the placement of a wafercarrier on the load port of a tool are given in Table 1.7.2 The standard is based upon the concept that anywafer carrier can be used. Dimensions are usually specified as clearances to wafer carrier envelopes (seeenvelope concept in Figure 1).7.3 The global orientation of the cassette or wafercarrier is constrained to be parallel or perpendicular tothe load face plane. Allowable cassette orientations are:7.3.1 For wafers horizontal, the opening of the cassettemust be opposite the load face plane, and the frontsurface of the wafer must face up (see Figure 4);7.3.2 For wafers vertical, the opening of the cassettemust face up, and the front surface of the wafer mustface the load face plane (see Figure 5).7.3.3 This requirement also applies to cassettes inpods.7.4 The maximum tilt is 10 degrees.7.5 The load height is specified as follows (see Figure3):7.5.1 Dimension H is 900 mm (~35.4 in.), fullyadjustable over Â± 10 mm (~0.4 in.).7.6 The maximum height above H of an obstructionbetween the load face plane and the carrier envelope(such as for an alignment device or identification tagreader) is 50 mm (~2 in.) (see Dimension H1 in Figure3).7.7 Clearances (C1, C2, and C3) are defined withrespect to the largest carrier envelope required. Forcassettes, envelopes are defined using cassettedimensions from SEMI E1. For pods or other wafercarriers, envelopes are defined using the carrierstandard (if any) or the carrier manufacturer&#x27;sspecifications (see Figure 1 for concept and Figures 2and 3 for use).7.8 Dimension S specifies the recommended minimumspacing between cassette/wafer carrier centroids. In anycase, if S violates clearance C1 in any application, thenC1 prevails (see Figure 2).7.9 Tools with enclosed load ports shall have aminimum vertical clearance, C3, above the cassette orcarrier at the load port. Open load ports shall have avertical clearance above the load port which isunrestricted by the tool. Table 1 Dimension Requirements, mm (inches) Dimension Application Value, mm (in.) NotesC1 minimum 75 (3)C2 minimum 30 (1.2)C3 minimum 225 (9) See Note 1D maximum 250 (9.8)</p><p>&lt;<!-- -->!-- Page 18 --<!-- -->&gt;</p><p>SEMI E15-0698E2 Â© SEMI 1990, 20033 Dimension Application Value, mm (in.) NotesH range 900 (35.4) Â± 10 (.4) See Note 2H1 maximum 50 (2.0)S â‰¤ 150 mm carriers200 mm carriers350 (13.8)400 (15.7)See Section 7.8. T maximum 10 degreesNOTE 1: Applies to tools with enclosed port; otherwise, clearance above the port must be unrestricted by the tool (see Section 5.8).NOTE 2: Fully adjustable over Â± 10 mm (~0.4 in.) range.Table 2 Dimension Definitions Dimension DescriptionC1 Minimum side clearance between one carrier envelope and another, or to vertical obstruction.C2 Minimum rear clearance from carrier envelope to vertical obstruction.C3 Minimum clearance above carrier envelope to horizontal obstruction on the tool.D Maximum load depth to carrier centroid.H Allowable load height to bottom of carrier envelope.H1 Maximum height of horizontal obstruction above load height between load face plane and carrier envelope.S Recommended minimum spacing between carrier centroids.T Maximum cassette or wafer carrier tilt. Figure 1Envelope Concept</p><p>&lt;<!-- -->!-- Page 19 --<!-- -->&gt;</p><p>SEMI E15-0698E2 Â© SEMI 1990, 2003 4 Figure 2Load Port Requirements, Plan View Figure 3Load Port Requirements, Elevation View</p><p>&lt;<!-- -->!-- Page 20 --<!-- -->&gt;</p><p>SEMI E15-0698E2 Â© SEMI 1990, 20035 Figure 4Wafer and Cassette Orientation, Wafers Horizontal Figure 5Wafer and Cassette Orientation, Wafers Vertical 8 Related Documents8.1 SEMI DocumentsSEMI E47  Specification for 150 mm/200 mm Pod HandlesSEMI E48  Specification for SMIF Indexer Volume RequirementSEMI S8  Safety Guidelines for Ergonomics Engineering of Semiconductor Manufacturing EquipmentSEMI T4  Specification for 150 mm and 200 mm Pod Identification DimensionsSEMI Compilation of Terms</p><p>&lt;<!-- -->!-- Page 21 --<!-- -->&gt;</p><p>SEMI E15-0698E2 Â© SEMI 1990, 2003 6 APPENDIX 1APPLICATION NOTES NOTICE: This appendix was approved as an official part of SEMI E15 by full letter ballot procedure.A1-1 Material transport automation can come in a number of forms, including AGVs (automated guidedvehicles) and tracks (conveyers), which operate anywhere from tool loading level to ceiling level. Wafers may betransported in cassettes or in carriers (such as cassettes in pods). Automation provides flexibility with regard to therange of interface coordinates it can accommodate. On the other hand, it is clear that humans will continue to loadcarriers on tools in many fabs. SEMI E15 is an attempt to satisfy all of these needs, including continued humancompatibility. In fact, compatibility of automation and human ergonomics has been considered of primaryimportance in the rewrite of this standard.A1-2 The increased value for C1, of 75 mm, over the previous value in this standard is determined by theergonomic requirement to accommodate a 95th percentile human male hand carrying a pod by its handles.Limitation of the load port height to 900 mm was, again, driven by ergonomic considerations, as the previouslyallowed value of up to 1300 mm was clearly user unfriendly.A1-3 Equipment suppliers must consider the dimension, S, in order to ensure that their tool will be compatiblewith automation systems and pods. This fact applies to tools with more than one load port per tool. In order toenable space for two pods on side-by-side load ports, the dimension, S, must be greater than or equal to 350 mm fortools processing 150 mm or smaller wafers, and 400 mm for 200 mm wafer tools. The dimension, S, is defined asthe distance between wafer carrier centroids. Driving factors for S are that the size of a pod is larger than a cassetteand that ergonomic guidelines suggest a clearance of at least 75 mm between the box and an adjacent object in orderto provide space for the human hands to grasp and pick up the box by its handles.A1-4 A global horizontal placement tolerance of 15 mm of the carrier centroid should be allowed by thealignment means of the load port. (That is, a misalignment by up to Â± 7.5 mm in both the x and y directions of thecarrier centroid will still allow the alignment means to guide the carrier to its correct final location on the load port).The misplacement dimension is made large to be consistent with the tactile/visual capabilities of humans and theplacement accuracy of AGVs. This requires that the load port provide some alignment aid to bring the carriercentroid to within the final registration tolerance (generally 0.5 mm) required by the automated wafer handling ofthe tool. Standards for this registration tolerance will generally be found in the SMIF documents.A1-5 The standard purposely does not address vacuum load locks. Since minimization of volume is usually adesign requirement for a vacuum load lock, the minimum clearances (C1  C3) of this standard are not compatiblewith optimum load lock design. It is not intended that vacuum load locks would be the load port of a tool in whichvacuum processing is performed. Simple solutions exist today for transportation of a cassette, or of individualwafers, from a SEMI E15-compatible load port to a vacuum load lock. Open load ports are intended to be specifiedfor use with overhead transport systems for automation.A1-6 It is not easy to formulate a standard which allows compatibility with such a wide range of requirements.Nor is it easy to design equipment compatible with a number of different standards affecting the same hardware.SEMI E15 covers a wide range of applications without causing undue compromise in any particular implementation,while remembering that most of our fabs will continue to use human transport in the immediate future. We hope thisshort discussion of key issues aids in your understanding of the intent and details of the standard.NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 22 --<!-- -->&gt;</p><p>SEMI E16-90 Â© SEMI 1990, 20041 SEMI E16-90 (Reapproved 1104)GUIDELINE FOR DETERMINING AND DESCRIBING MASS FLOWCONTROLLER LEAK RATES This guideline was technically approved by the Global Gases Committee and is the direct responsibility ofthe North American Gases Committee. Current edition approved by the North American Regional StandardsCommittee on July 11, 2004. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> September 2004; to be publishedNovember 2004. Originally published in 1990, last published June 1999. 1 Purpose1.1 The purpose of this guideline is to establish auniform, worldwide means for describing andmeasuring leak rates of mass flow controllers. The leakintegrity of a gas delivery system is important tomaintaining product quality and performance. Thisguideline is intended to prevent confusion andmisunderstanding between manufacturers and users. Inparticular, it distinguishes between mechanical anddiffusion leak rates. 2 Scope2.1 This guideline contains definitions of terms andprocedures for determining the Leak Rates of mass flowcontrollers as used in the semiconductor industry.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Terminology3.1 Definitions3.1.1 leak  a path or paths in a sealed system whichwill pass helium when a partial pressure differentialexists. A partial pressure differential can exist forhelium even though a total gas pressure differential maynot exist. There are two major leak mechanisms, amechanical passage or a material through which gas candiffuse or permeate. In a real system, a leak may haveboth mechanisms operating in parallel.3.1.1.1 A mechanical leak may be a physical crack, pit,scratch or other imperfection in a sealing surface, orcontamination or debris on the seals. A diffusion orpermeation leak is caused by the movement of heliumthrough gaskets, O-rings, polymers, or other materialsthrough which helium can diffuse.3.1.2 measured leak rate  the leak rate of a givensystem measured under specified conditions andemploying a specified test gas (helium). For thepurposes of comparison with rates determined by other methods of testing, measured leak rates must beconverted to equivalent standard leak rates.3.1.3 sensitivity (minimum detectable leak rate)  thesmallest standard leak rate that an instrument, methodor system is capable of measuring under specifiedconditions.3.1.3.1 For the purposes of this document, theMeasured Leak Rate shall be corrected to StandardLeak Rate by multiplying by the ratio of 101.32 kPa tothe absolute value of the pressurizing helium unlessotherwise called for by the MFC specifications. RateLeakStandardPressureActualHekPa32101RateLeakMeasure = . 3.1.4 standard leak rate  the quantity of helium at25Â°C and 101.3 kPa (760 Torr) flowing through a leakwhen the high pressure side is at 101.32 kPa and thelow pressure side is below 100 Pa (approximately 1Torr). Standard Leak Rate shall be expressed in thefollowing units:Pa-m3/s (He) = Pascal cubic meters per second,heliumor, alternatively,atm-cc/s (He) = atmospheric cubic centimeters persecond, helium3.1.4.1 The mass spectrometer helium leak detectoris generally used for leak rate testing of high andmedium level vacuum apparatus. Units of sccs, Torr-L/s, and m bar-L/s, have been used in the past but arenot encouraged. Reference materials include MILSTD-202E, C-1.NOTE 1: The Pascal (1Pa = 1 N/m2) is defined as thepressure unit of the international unit system SI. Therefore,the SI units above are preferred. Atm-cc/s is acceptable, as itis widely used in the semiconductor industry. 4 Testing4.1 General Requirements4.1.1 Leak Detector  The leak detector shall be ofthe helium mass spectrometer type. It shall havesensitivity at least equal to or smaller than the specifiedleak rating of the mass flow controller to be tested. If</p><p>&lt;<!-- -->!-- Page 23 --<!-- -->&gt;</p><p>SEMI E16-90 Â© SEMI 1990, 2004 2 the actual leak rate is to be reported, the sensitivity shallbe five times smaller than the leak to be measured. Ifthe sensitivity is not five times smaller, the actual leakrate may be reported if the sensitivity of the detector isalso reported.4.1.2 Helium must have access to all primary seals.4.1.3 Connections between the MFC and the leakdetector must be leak-tight.4.1.4 The ambient temperature of the MFC should be25Â° Â± 5Â°C unless otherwise specified. If another testtemperature is used, it must be recorded during the test.4.2 Test Procedures  There are two basic setupswhich may be used to measure the leak rate from theexternal environment to the internal gas passages of theMFC or from the internal passages to the externalenvironment. Results for either test method may bereported. The method used must be reported as well. Athird test, the through-the-valve setup, is intended tomeasure the quality of the valve seat shutoff.4.2.1 Internally-Pressurized Leak Test  The purposeof this test set-up is to simulate operation of the MFCunder conditions where the internal pressure is aboveambient. The recommended internal pressure is 300kPa absolute (30 psig) of helium (see Figure 1). RegulatorPressure Gauge Helium Temp MFC Leak Tight Enclosure PressureLeak RateMass Spec.Gauges andVacuum PumpsLeak Detector Figure 1Internally-Pressurized Leak Test 4.2.2 Externally-Pressurized Leak Test  The purposeof this test is to simulate operation of the MFC underconditions where the internal pressure is at vacuum.The external pressure should be equal to atmosphericpressure. The internal pressure should be less than 100kPa (see Figure 2). RegulatorPressure Gauge Helium Temp MFC Leak Tight Enclosure PressureLeak RateMass Spec.Gauges andVacuum PumpsLeak Detector Figure 2Externally-Pressurized Leak Test 4.2.3 Control Valve Seat Leak Test  The purpose ofthis test is to determine the leakage through the controlvalve under simulated operation in the closed controlmode. The MFC should be electrically energized fornormal operation and placed in the closed position asspecified for the operation of the MFC. The inputpressure to the MFC should be 100 kPa Â± 20%. Theoutlet should be connected directly to the helium leakdetector, and pressure should be as low as possibleusing good leak detector practice (see Figure 3). RegulatorPressure Gauge MFCPressureLeak RateMass Spec.Gauges andVacuum PumpsLeak DetectorHeliumFigure 3Control Valve Seat Leak Test 4.2.3.1 In the case of MFCs which are not designed forpositive shutoff at the control valve, alternativemethods may be employed if documented and reported.4.3 Reporting Results  The example shown in Figure4 is a plot of leak detector output value vs. time for arepresentative elastomer-sealed MFC. This curve is thesum of mechanical and permeation leak components.NOTE 2: All times are from application of helium, startingwith a leak detection system pumped down to base reading.</p><p>&lt;<!-- -->!-- Page 24 --<!-- -->&gt;</p><p>SEMI E16-90 Â© SEMI 1990, 20043 Interval Rate Examplet1 Initial System Response Less than 10 secondst2 Leak Prior to Onset ofPermeationw1 10 seconds to 1 minute t3 Increasing Permeation 1 minute to 30 minutest4 Total Saturation w2 Beyond 30 minutes Figure 4Leak Detector Output Value vs. Time 4.3.1 The actual shape of these curves and timeintervals is dependent on the design of the MFC undertest, the elastomer used, if any, and the characteristicsof the leak detection system. These time intervals mustbe determined using sound engineering judgmentfollowing qualification testing of the specific MFCmodel and test set-up. Once determined, it isrecommended that receiving inspection consist ofmeasuring for leak rate value w1 at the end of intervalt2.4.3.2 Following qualification testing, report typicalvalues for t1 through t4 and w1 and w2. w1 is primarilythe mechanical portion of the leak, and w2 is mechanical plus permeation. In the case where w2 issignificantly greater than w1, w2 is primarilypermeation. In the case of a gross mechanical leak, w1could greatly exceed, and thereby mask, w2.NOTE 3: This test must be performed with elastomers thatare devoid of helium. Such elastomers have either not beenpreviously exposed to helium or have been degassedfollowing exposure. Once this test has been performed, theelastomers must be purged of helium by the passage of timeand/or baking.4.3.3 In good leak testing practice, the backgroundlevel should be verified before the application of heliumto ensure that the elastomers are in a helium degassedstate and that the leak detecting system is in properoperation. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturer&#x27;s instructions, product labels,product data sheets, and other relevant literature,respecting any materials or equipment mentionedherein. These standards are subject to change withoutnotice.By publication of this standard, SemiconductorEquipment and Materials International (SEMI) takes noposition respecting the validity of any patent rights orcopyrights asserted in connection with any itemsmentioned in this standard. Users of this standard areexpressly advised that determination of any such patentrights or copyrights, and the risk of infringement ofsuch rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 25 --<!-- -->&gt;</p><p>SEMI E17-0600 Â© SEMI 1991, 20001 SEMI E17-0600GUIDELINE FOR MASS FLOW CONTROLLER TRANSIENTCHARACTERISTICS TESTS This guideline was technically approved by the Global Facilities Committee and is the direct responsibility ofthe North American Facilities Committee. Current edition approved by the North American RegionalStandards Committee on April 10, 2000. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> April 2000; to be publishedJune 2000. Originally published in 1991. 1 Scope1.1 This guideline is intended to e stablish a commonbasis for communication between users and suppliers ofsemiconductor equipment. It provides terminology andmethodology aimed at eliminating confusion regardingwhat previously has been referred to as MFC responsetime. The conditions and procedures are given fordetermining and expressing the transient characteristicsof a mass flow controller (MFC) to a step change in setpoint. This guideline applies to mass flow controllersfor gases used in semiconductor fabrication equipment.1.2 This guideline does not purpor t to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this guideline to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use. 2 Definitions (Figures 1 and 2)2.1 Actual Flow  For the purpos e of this standard,the output value of the master reference standard.2.2 Dead Time  The interval of time between the setpoint step change and the start of the resultingobservable response.2.3 Final Steady State Value  Th e average value ofthe actual flow, after the effects of the input transienthave expired to a value equal to or below the intrinsicdrift and noise.2.4 Settling Time  The time betw een the set pointstep change and when the actual flow remains withinthe specified band.2.5 Step Response Time  The tim e between thesetpoint step change and when the actual flow firstenters the specified band.2.6 Transient Overshoot  The m aximum change inactual flow minus the steady state change in actualflow, expressed as a percentage of the set point stepchange.2.7 Transient Undershoot  The maximum amountthat the actual flow passes the final steady state value,in the opposite direction of overshoot, expressed as apercentage of the set point step change. 2.8 Set Point  The electrical inp ut signal to the MFCwhich sets the desired value of the controlled flow.2.9 Specified Band  The region between Â± 2% of thefinal steady state value or Â± 0.5% of full scale,whichever is greater. 3 Test Setup3.1 The purpose of the flow system is to furnish themass flow controller under test with a constant pressuresupply of suitable gas. It must also provide a means ofdetermining the gas flow rate through the mass flowcontroller that responds to changes in gas flowsignificantly faster than the device under test. Therecommended flow system for testing the speed ofresponse of MFCs is shown in Figure 3a.3.2 The flow system shall have str aight tubing or pipeconnecting the MFC to the master reference standard.The inside diameter of the interconnecting tubing orpipe shall be of sufficient size to preclude any pressuredrop that would affect the performance of the MFC.3.3 The pneumatic time constant, T au, should beminimized. (See Section 3.7.) Tau = (V<!-- -->*<!-- -->DPm) / (Qm<!-- -->*<!-- -->Pa) Where: V = Internal volume of the flow system between theMFC under test and the master reference standard,including tubing, fittings and the side of the masterreference standard that is connected to the MFCunder test.Qm = Maximum volumetric flow expected during the test.DPm = Pressure drop of the master reference standard atflow Qm.Pa = The absolute pressure present at the outlet of themaster reference standard at final steady state value. 3.4 The source of the test gas shal l be capable ofdelivering an essentially constant upstream pressure tothe mass flow controller under test during the transientcharacterization. A maximum variation of Â± 2% from</p><p>&lt;<!-- -->!-- Page 26 --<!-- -->&gt;</p><p>SEMI E17-0600 Â© SEMI 1991, 2000 2 the median absolute pressure is considered adequate formost mass flow controllers.3.5 Nitrogen is the recommended gas for the standardtest shown in Figure 3a. The inlet pressure is 25 psig(1.75 kg/cm2G). Outlet pressure is the prevailingatmospheric pressure. The temperature of the gasentering the flow controller and the temperaturesurrounding the flow controller shall be the same.Neither shall vary during the test so as to have asignificant effect.3.5.1 The preceding conditions are r ecommendations.Deviations may be made to more accurately reproducethe conditions that the MFC will experience in use,such as the variation shown in Figure 3b. Any deviationfrom the above gas and pressure conditions and/or testsetup must be noted with the test results.3.6 The master reference standard is used to provide arepresentation of the instantaneous actual flow. It iscustomary to refer to the output of the master referencestandard as the actual flow. It shall have an accuracy ofÂ± 5% of reading (including linearity), or better, over theflow range for which results will be reported. Thepressure drop across the master reference standard atthe test flow shall be small enough to not effect theresponse of the MFC under test. 3.6.1 Typical master reference stand ards are Hot-Wireflow meters (or similar immersible thermal flowsensors), laminar flow elements with a differentialpressure transducer, and Rate of Rise (RoR) systems.3.7 The measuring system respons e time is the sum ofthe pneumatic time constant, master reference responsetime and the recording system response time. Themeasuring system response time shall be less than 1/5of any reported transient characteristic. If the measuringsystem response time is greater than 1/5 of a specifictransient characteristic, that characteristic may bereported if the measuring system response time is alsoreported.3.8 The test setup shall provide a s tep change in thesetpoint to the mass flow controller, along with a time-zero cue to the data acquisition system. The step changetransient time shall be less than 1% of the step responsetime of the MFC under test.3.9 The test setup is recommended for MFC full scaleflow rates above 10 sccm. In those cases where the flowrate is below 10 sccm and the pneumatic time constantis not less than 1/5 of the step response time of theMFC the pneumatic time constant shall be reported.3.10 The MFC shall be electrically energized for thesupplier recommended warm up time prior to the startof the test. Figure 1Definitions of MFC Transient Characteristics Terminology in the CaseWhere the Final Set Point Is Higher than the Initial Set Point</p><p>&lt;<!-- -->!-- Page 27 --<!-- -->&gt;</p><p>SEMI E17-0600 Â© SEMI 1991, 20003 Dead Time (seconds)Initial Set Point Transient Undershoot(% of Set Point Step Change) Transient Overshoot(% of Set Point Change)Step Response Time (seconds)Settling Time (seconds)<!-- -->*<!-- --> Â± 2% of the Final Steady State Value or0.5% of Full Scale, whichever is greater Final Steady State Flow Specified Band -5 t0 5 10Time (seconds) Mass Flow Rate(sccm or slsm) Figure 2Definitions of MFC Transient Characteristics Terminology in the CaseWhere the Final Set Point Is Lower than the Initial Set Point Set Point PressureGaugePressureRegulator Gas SupplyMass FlowControllerMaster ReferenceStandard Strip ChartRecorder, or otherdata acquisitionsystem MFC Output Signal Optional Figure 3aMFC Transient Characteristics Test Setup with Outlet at Atmospheric Pressure</p><p>&lt;<!-- -->!-- Page 28 --<!-- -->&gt;</p><p>SEMI E17-0600 Â© SEMI 1991, 2000 4 Figure 3bMFC Transient Characteristics Test Setup with Outlet at Vacuum Figure 3cVFC Transient Characteristics Test Setup with Rate of Rise (RoR) System 4 Test Procedure4.1 Evaluate the transient characte ristics from OFF to a flowing condition at final set point by a transition in setpoint voltage only.4.1.1 Apply a set point voltage suffi cient to close the control valve following the manufacturers recommendation.This may be a voltage other than zero, either positive or negative. Allow the output of the mass flow controller andthe actual flow, if any, to stabilize.4.1.2 Apply the final set point value as shown in Table 1.</p><p>&lt;<!-- -->!-- Page 29 --<!-- -->&gt;</p><p>SEMI E17-0600 Â© SEMI 1991, 20005 4.2 Evaluate the transient characte ristics from OFF to a flowing condition at final set point by using an auxiliaryinput to an MFC designed for the purpose.4.2.1 Establish an OFF condition following the manufacturers recommendation. The setpoint should be appliedas shown in Table 1. Allow the output of the mass flow controller and the actual flow, if any, to stabilize.4.2.2 Change the state of the auxilia ry input to achieve control.4.3 Evaluate the testing transient c haracteristics between two non-zero set point controlled flows.4.3.1 Adjust the command to the in itial set point in Table 1, and allow the actual flow (as measured by the masterreference standard) to stabilize.4.3.2 Apply final set point as shown in Table 1.4.4 Refer to Figures 3 and 4 to det ermine the dead time, step response time, settling time, overshoot, andundershoot. Record the results in Table 1. 5 Test Results5.1 Transient characteristics test re sults shall be presented as follows:(1) OFF means the MFC set point is zero or the lowest value permitted.(2) The control valve leak rate at shut-off shall be recorded.(3) Other initial and final set points may be tested and reported.(4) The transient characteristics of the MFC electrical output signal shall also be recorded during the above testingfor purposes such as comparison with the actual flow. Table 1Initial Set Point(% of Full Scale)OFF(1)OFF(1)25 75 OTHER(3)Final Set Point(% of Full Scale)100 25 75 25 OTHER(3) Dead Time(Seconds)Step Response Time(Seconds)Settling Time(Seconds)Transient Overshoot(Percent of set pointstep change)Transient Undershoot(Percent of set pointstep change) NOTICE: SEMI makes no warranties or representations as to the suitability of the guideline set forth herein for anyparticular application. The determination of the suitability of the guideline is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These guidelines are subject to change without notice.The users attention is called to the possibility that compliance with this guideline may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this guideline, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisguideline. Users of this guideline are expressly advised that determination of any such patent rights or copyrights,and the risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 30 --<!-- -->&gt;</p><p>SEMI E18-91 (Reapproved 1104)GUIDELINE FOR TEMPERATURE SPECIFICATIONS OF THE MASSFLOW CONTROLLER This guideline was technically approved by the Global Gases Committee and is the direct responsibility ofthe North American Gases Committee. Current edition approved by the North American Regional StandardsCommittee on July 11, 2004. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> September 2004; to be publishedNovember 2004. Originally published, in 1991; last published February 1999. 1 Purpose1.1 The purpose of this guideline is to establish auniform, worldwide means to describe the temperatureparameters which are characteristic of mass flowcontrollers. It is intended to prevent confusion andmisunderstanding between manufacturers and users. 2 Scope2.1 This guideline contains definitions of terms whichdescribe the effects of temperature upon mass flowcontrollers as used in the semiconductor industry.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardSEMI E12  Standard for Standard Pressure,Temperature, Density, and Flow Units Used in MassFlow Meters and Mass Flow ControllersNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Definitions (see Figure 1)4.1.1 ambient temperature  the temperature of themedium surrounding the device.NOTE 1: The ambient temperature assumes that theinstrument is not exposed to significant radiant energysources.4.1.2 calibration temperature  the ambienttemperature at which the mass flow controller wascalibrated.4.1.2.1 Description Form: <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°CCAUTION  Calibration Temperature is not to beconfused with Gas Temperature or StandardTemperature. 4.1.3 gas temperature  the actual temperature of theflowing gas at the primary flow standard.4.1.4 maximum baking temperature  the highesttemperature to which the Mass Flow Controller or itscomponents in contact with the gas can be heated inaccordance with a specified baking procedure. Thespecified baking process will not impair theperformance characteristics per the manufacturersspecifications. (Baking is a process whereby a deviceis heated to accelerate the removal of adsorbed gasesand/or other volatile material).4.1.4.1 Description Form: MAX. <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C4.1.5 normal operating temperature  the temperaturerange within which the influence of ambienttemperature on the performance is stated.4.1.5.1 Description Form: <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C  <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C4.1.6 operating temperature limits  operation ispermitted within this range but performance is notspecified beyond the Normal Operating Temperature.If the instrument is operated outside these limitsdamage may occur.4.1.6.1 Description Form: <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C  <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C4.1.7 reference operating temperature  the rangewithin which accuracy statements apply withoutrequiring correction for Temperature Effects (seeSection 4.1.10).4.1.7.1 Description Form: <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C  <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C4.1.8 standard temperature  the temperature towhich a volumetric flow rate (measured at the GasTemperature) is referenced through the ideal gas law(PV = nRT). SEMI E12 defines Standard Temperatureas 0.0Â°C.CAUTION  Standard Temperature is not the same asthe Gas Temperature or Calibration Temperature.4.1.9 storage temperature limits  the temperaturelimits to which the mass flow controller may besubjected in an unpowered condition. No permanentimpairment shall take place, however minoradjustments may be needed to restore performance tonormal. SEMI E18-91 Â© SEMI 1991, 20041</p><p>&lt;<!-- -->!-- Page 31 --<!-- -->&gt;</p><p>4.1.9.1 Description form: <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C  <!-- -->_<!-- -->_<!-- -->_<!-- -->Â°C Figure 1 4.1.10 temperature effects  See Figure 2.NOTE 2: This section requires that Gas Temperature be thesame as Ambient Temperature.4.1.10.1 span effect  the change in span due to achange in ambient temperature from one normaloperating temperature to a second normal operatingtemperature. All other conditions must be held withinthe limits of reference operating conditions.4.1.10.1.1 The effect of temperature change on spanmay be expressed as a coefficient calculated as the ratioof percent of reading change in output to thecorresponding change in temperature. The change inambient temperature should be specified. Thiscoefficient is defined as the temperature coefficient ofspan.Example: Temperature coefficient of span may beexpressed as: NOTE 3: If the relation between temperature and change inoutput is linear, one coefficient will suffice.4.1.10.1.2 If the temperature influence is non-linear adifferent method of expression may be used. Twoexamples:1. The percent of span change in output will notexceed a specified value for any value oftemperature within a specified temperature range. Example: Â± 1.0% of reading maximum error over10Â°C to 50Â°C 2. It may be desirable to state a series of coefficientsfor successive increments of temperature within aspecified temperature range. Figure 2Span and Zero Shift 4.1.10.2 total effect  the change in output, includingzero and span, due to a change in Ambient Temperaturefrom one normal operating temperature to a secondnormal operating temperature. All other conditionsmust be held within the limits of reference operatingconditions.4.1.10.3 zero effect  the change in zero due to achange in ambient temperature from one normaloperating temperature to a second normal operatingtemperature. All other conditions must be held withinthe limits of reference operating conditions.4.1.10.3.1 The effect of temperature change on zeromay be expressed as a coefficient calculated as the ratioof full scale percent change in output to thecorresponding change in temperature. The change inambient temperature should be specified. Thiscoefficient is defined as the temperature coefficient ofzero.Example: Temperature coefficient of zero may beexpressed as: NOTE 4: If the relation between temperature and change inoutput is linear, one coefficient will suffice.4.1.10.3.2 If the temperature influence is non-linear adifferent method of expression may be used. Twoexamples: SEMI E18-91 Â© SEMI 1991, 2004 2</p><p>&lt;<!-- -->!-- Page 32 --<!-- -->&gt;</p><p>1<!-- -->.<!-- --> The percent of full scale change in output will notexceed a specified value for any value oftemperature within a specified temperature range. Example: Â± 1.5% of full scale maximum error over10Â°C to 50Â°C2. It may be desirable to state a series of coefficientsfor successive increments of temperature within aspecified temperature range. 4.1.11 units  degrees Celsius (C) is used as thetemperature unit.NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturer&#x27;s instructions, product labels,product data sheets, and other relevant literature,respecting any materials or equipment mentionedherein. These standards are subject to change withoutnotice.By publication of this standard, SemiconductorEquipment and Materials International (SEMI) takes noposition respecting the validity of any patent rights orcopyrights asserted in connection with any itemsmentioned in this standard. Users of this standard areexpressly advised that determination of any such patentrights or copyrights, and the risk of infringement ofsuch rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI. SEMI E18-91 Â© SEMI 1991, 20043</p><p>&lt;<!-- -->!-- Page 33 --<!-- -->&gt;</p><p>SEMI E19-0697 Â© SEMI 1991, 20021 SEMI E19-0697 (Reapproved 0702)STANDARD MECHANICAL INTERFACE (SMIF) This standard was technically approved by the Global Physical Interfaces &amp; Carriers Committee and is thedirect responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current editionapproved by the North American Regional Standards Committee on March 17, 2002. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> June 2002, to be published July 2002. Originally published in 1991; previously published June1997.NOTE: This standard has been purposely restricted to 100mm (4 in.), 125 mm (5 in.), and 150 mm (6 in.) versions ofthe SMIF port. This has been done to establish a base forSMIF port standardization. Aspects of the 200 mm (8 in.)version have been negotiated by interested parties andpublished as SEMI E19.4.1 Purpose1.1 A standard interface is required for containersintended to control the transport environment ofcassettes containing wafers or disks. The interface mustaddress the proper container orientation for materialtransfer and maintain continuity between the containerand equipment environment in order to controlparticulate matter. 2 Scope2.1 This specification describes one approach tointerfacing a clean cassette transport box to a cleanenvironmental housing on a piece of semiconductorprocessing equipment or to other clean environments.The system concept involves mating a door on acassette container to a door on an equipment canopyand transferring the cassette into, and out of, theequipment without exposing the cassette and wafers tooutside contamination.2.2 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety health practices and determine theapplicability or regulatory limitations prior to use. 3 Impact3.1 The incorporation of this standard requiresequipment designers to include the features of theinterface into the tool design. Spacing between opencassette ports is inadequate for incorporation of thisinterface. Designers are directed to therecommendations made in SEMI E15 in this regard. 4 Limitations4.1 This standard is specific to the size of thedesignated wafer and references the appropriate SEMIcassette and wafer diameter. A single numerical suffixis assigned to this base standard number or each waferdiameter. This specification focuses on applications in which the interface port is positioned horizontally. Thestandard is focused exclusively on the box-to-canopyinterface. Other considerations of box and equipmentdesign are purposely excluded.NOTE 1: Hewlett-Packard has stated that it is seeking patentcoverage for this design and is offering non-exclusive licenseson an equal basis to any company. Companies intending tomanufacture products to this standard should be aware ofHewlett-Packards position.NOTE 2: The users attention is called to the possibility thatcompliance with this standard may require use of an inventioncovered by patent rights. By publication of this standard,Semiconductor Equipment and Materials International(SEMI) takes no position with respect to the validity of anypatent rights asserted in connection with any item mentionedin this document. Users of this document are expresslyadvised that determination of any such patent rights and therisk of infringement of such rights are entirely their ownresponsibility.5 Referenced Standards5.1 SEMI StandardsSEMI E1  Specification for 3 inch, 100 mm, 125mm, and 150 mm Plastic and Metal Wafer CarriersSEMI E15  Specification for Tool Load Port 6 Terminology(See Figure 1 for a pictorial depiction of most terms.)6.1 Definitions6.1.1 box  an environmentally controlled enclosurefor a cassette containing wafers or disks. For purposesof this standard, a box has features that conform to thespecified interface. A box includes a box door and boxlatches. (A box is also referred to as a container.)6.1.2 box door  a removable bottom for the box thatcontains a means (such as registration holes) forproperly positioning the wafer cassette.6.1.3 box latches  mechanical latches that hold thebox door in position until activated by the latch pins.Upon activation, a portion of each box latch engages alatch cavity and smaller, thereby locking the box to theport plate.</p><p>&lt;<!-- -->!-- Page 34 --<!-- -->&gt;</p><p>SEMI E19-0697 Â© SEMI 1991, 2002 2 6.1.4 guide rail  a component of a port plate thatprovides coarse location for placing the box on the portassembly.6.1.5 latch cavities  spaces located in the portassembly guide rails that accommodate the box latchesin the open position of the box door.6.1.6 latch pins  pins that engage the box latchesand accomplish the lock/unlock functions. Latch pinsare on the port plate.6.1.7 port  a port assembly appropriately sized forthe wafers or disks that are to be transferred. Three portsizes are specified for the purposes of this standard: 100mm (4 in.) for 100 mm (4 in.) wafer cassettes, 125 mm(5 in.) for 125 mm (5 in.) wafer cassettes, and 150 mm(6 in.) for 150 mm (6 in.) wafer cassettes.6.1.8 port assembly  an assembly of the port plateand port door that includes the guide rails, registrationpins, latch pins, and latch cavities.6.1.9 port door  a door for the port plate openingthat provides a mating surface for the bottom of the boxdoor when the box is in place on the port plate. The portdoor contains the registration pins.6.1.10 port plate  a horizontal mating surface for thebase of the box that provides a seal surface to thebottom surface of the box perimeter. The port platecontains the guide rails and the latch pins.6.1.11 registration holes  holes in the bottom of thebox door that fit over registration pins in the top of theport door when the box is placed on the port door.6.1.12 registration pins  pins that provide fixedposition and orientation between the port door and boxdoor and assist in final positioning of the box on theport assembly. The registration pins fit into theregistration holes in the bottom of the box door. 7 Requirements7.1 Cassette Sizes  The requirements anddimensions for the design of mechanical interfacestandard ports and boxes are given in this section. Alldimensions of the interface between box and port arespecified in reference to the port. Different sets of portdimensions are standardized to accommodate thefollowing three cassette sizes: 100 mm (4 in.) per SEMI E1.2125 mm (5 in.) per SEMI E1.3 and E.4150 mm (6 in.) per SEMI E1.5 7.2 Port Design Requirements  The general designof the port is shown in Figures 2 and 3. Specificdimensions for the different cassette sizes are given in SEMI E19.1, SEMI E19.2, and SEMI E19.3. Designrequirements for the interface components are providedin Sections 7.2.1 through 7.2.5. The general design ofthe port is shown in Figures 2 and 3. Specificdimensions for the different cassette sizes are given inSEMI E19.1, SEMI E19.2, and SEMI E19.3. Designrequirements for the interface components are providedin Sections 7.2.1 through 7.2.5.7.2.1 Port Door  Dimensions A1 through A3specify the port door top view. The gap between portdoor and port plate is not specified, but should be keptto a minimum distance to restrict particle movement.7.2.2 Guide Rails  The inside distance of the guiderails on the four sides of the port is specified (B1 andB2). The guide rail can be continuous or in sections. Ifconnected at the corners, the inside radius shall notexceed B9. The maximum height of the rail is given byB5. The guide rails include cavities. Two cavities areprovided for the 100 mm (4 in.) port size or fourcavities for the the 125 mm (5 in.) and 150 mm (6 in.)port sizes.7.2.3 Latch Pins  The 100 mm (4 in.) port requirestwo latch pins (C5), located on the port center line at adistance specified by C1 in the unactivated position.The 125 mm (5 in.) and 150 mm (6 in.) ports requirefour latch pins, positioned by C1 and C3. Thedisplacement to move the latch pins from theunactivated (box door closed) to the activated (box doorunlatched) position is specified by the linear dimensionC2 . The minimum available force per pin to unlatchand latch the box door is specified by F1 and F2. Thelatch pins can move in a linear or circular motion aslong as the position of the activated pins falls within thetarget area dimensioned by C8.7.2.4 Registration Pins  The three registration pinson the port door are located asymmetrically, and spacedby dimensions D1 through D4. The size of the pins isspecified by D5 through D7.7.2.5 The Box  The bottom surfaces of the box bodyand box door shall conform to the specified portdimensions. The upper part of the box body and topsurface of the box door must fit and hold in place thewafer cassette specified by SEMI E1, for 100 mm (4in.), 125 mm (5 in.), and 150 mm (6 in.) cassettes.Although the box dimensions are not explicitlyspecified by this standard, the following requirementsapply:7.2.5.1 The bottom surface of the box door at itsperimeter shall match the dimensions of the port doortop (A1 through A3). The tolerances shall be chosen sothat the box door does not extend over the port door inany instance, even when the port door is built to itsminimal acceptable dimensions and potential variance</p><p>&lt;<!-- -->!-- Page 35 --<!-- -->&gt;</p><p>SEMI E19-0697 Â© SEMI 1991, 20023 between registration pins and holes is considered. Thisis to ensure interference free passage of the box doorthrough the port opening.7.2.5.2 The base of the box body shall fit freely butwith close tolerance between the guide rails (B1, B2,and B9), which not only hold the box in place while theport is open, but also provide proper alignment for theclosure of the box at the end of the open/shut cycle.7.2.5.3 The bottom surface of the box requires threeregistration holes to engage with the registration pins onthe port. The registration pins shall be positioned in thedoor bottom so that the registration pins prevent seatingof the box with the port in the event that the box isimproperly rotated by 180 degrees from the correctorientation. The correct orientation is illustrated inFigure 2.7.2.5.4 The perimeter of the bottom surface of the boxbody shall be continuous (except possibly at the latchlocations) and shall be positioned against the portsurface. This positioning assures the activation of anoptional limit switch placed in an unspecified locationalong the port perimeter for the sensing of proper boxplacement.7.2.5.5 Each box door latch requires a hole to engageits corresponding port latch pin. The hole shall beelongated to provide a target area for the activated pin(box door open) as shown by dimension C8. A protrusion from each latch shall engage with itscorresponding cavity in the guide rail to prevent theremoval of the box while the port is open.7.2.5.6 The center of the cassette crossbar shallcoincide with the center of the box door, with thecassette orientated as shown in Figure 2. The topsurface of the box door requires registration bars thathold the cassette in place. The horizontal cassettemovement is limited by the tolerances G2. The verticalposition of the cassette while located on the box door isspecified by the distance G1 between the top of the portsurface and the bottom surface of the cassette.7.2.5.7 The external top of the box shall not exceedthe top of the cassette by more than two inches. This isto prevent possible interference between the box andthe equipment. 8 ReferencesThe following articles describe the standard mechanicalinterface concept:8.1 The Challenge to Control Contamination: ANovel Technique for the IC Process, The Journal ofEnvironmental Sciences (May/June 1984) , page 23.8.2 SMIF, A Technology for Wafer Cassette Transferin VLSI Manufacturing, Solid State Technology (July1984), page 111.</p><p>&lt;<!-- -->!-- Page 36 --<!-- -->&gt;</p><p>SEMI E19-0697 Â© SEMI 1991, 2002 4 Box Cassette Box GuideRail LatchCavityRegistrationPinPortDoor PortPlate LatchPin BoxLatch Figure 1Port Terminology</p><p>&lt;<!-- -->!-- Page 37 --<!-- -->&gt;</p><p>SEMI E19-0697 Â© SEMI 1991, 20025 Figure 2</p><p>&lt;<!-- -->!-- Page 38 --<!-- -->&gt;</p><p>SEMI E19-0697 Â© SEMI 1991, 2002 6 Figure 3 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 39 --<!-- -->&gt;</p><p>SEMI E19.1-0697 Â© SEMI 1991, 20021 SEMI E19.1-0697 (Reapproved 0702)PORT STANDARD FOR MECHANICAL INTERFACE OF WAFERCASSETTE TRANSFER, 100 mm (4 inch) PORT This standard was technically approved by the Global Physical Interfaces &amp; Carriers Committee and is thedirect responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current editionapproved by the North American Regional Standards Committee on March 17, 2002. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> June 2002, to be published July 2002. Originally published in 1991; previously published June1997.The complete specification for this interface includes all general requirements of SEMI E19. Table 1 Port Dimensions for 100 mm (4 in.) Wafer CassetteA1 73.02 mm Â± 0.13 mm (2.875 in. Â± 0.005 in.)A2 73.02 mm Â± 0.13 mm (2.875 in. Â± 0.005 in.)Port Door A3 9.53 mm Â± 0.25 mm (0.375 in. Â± 0.010 in.)B1 90.17 mm Â± 0.13 mm (3.550 in. Â± 0.005 in.)B2 82.55 mm Â± 0.13 mm (3.250 in. Â± 0.005 in.)B3 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)B4 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)B5 17.78 mm (0.700 in.) maximumB6 12.70 mm (0.500 in.) minimumB7B8 3.18 mm Â± 0.25 mm minimum Guide Rails B9 6.35 mm (0.250 in.) maximum radiusC1 81.25 mm Â± 0.13 mm (3.200 in. Â± 0.005 in.)C2 6.35 mm Â± 0.13 mm (0.250 in. Â± 0.005 in.)C3C4C5 3.18 mm Â± 0.05 mm (0.125 in. Â± 0.002 in.)C6 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)C7 Full spherical radius Latch Pins C8 4.44 mm (0.175 in.) minimumD1 101.60 mm Â± 0.13 mm (4.000 in. Â± 0.005 in.)D2 50.80 mm Â± 0.13 mm (2.000 in. Â± 0.005 in.)D3 114.30 mm Â± 0.13 mm (4.500 in. Â± 0.005 in.)D4 57.15 mm Â± 0.13 mm (2.250 in. Â± 0.005 in.)D5 6.35 mm Â± 0.08 mm (0.250 in. Â± 0.003 in.)D6 10.16 mm Â± 0.25 mm (0.400 in. Â± 0.010 in.) Registration Pins D7 Full spherical radiusF1 1.36 kg (3 lb) minimumLatch Pin Force eachF2 1.36 kg (3 lb) minimumG1 12.70 mm Â± 0.25 mm (0.500 in. Â± 0.010 in.)Position of CassetteG2 0.50 mm (0.020 in.) maximum NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,</p><p>&lt;<!-- -->!-- Page 40 --<!-- -->&gt;</p><p>SEMI E19.1-0697 Â© SEMI 1991, 2002 2 product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 41 --<!-- -->&gt;</p><p>SEMI E19.2-0697 Â© SEMI 1991, 20021 SEMI E19.2-0697 (Reapproved 0702)PORT STANDARD FOR MECHANICAL INTERFACE OF WAFERCASSETTE TRANSFER, 125 mm (5 inch) PORT This standard was technically approved by the Global Physical Interfaces &amp; Carriers Committee and is thedirect responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current editionapproved by the North American Regional Standards Committee on March 17, 2002. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> June 2002, to be published July 2002. Originally published in 1991; previously published June1997.The complete specification for this interface includes all general requirements of SEMI E19. Table 1 Port Dimensions for 125 mm (5 in.) Wafer CassetteA1 85.72 mm Â± 0.13 mm (3.375 in. Â± 0.005 in.)A2 85.72 mm Â± 0.13 mm (3.375 in. Â± 0.005 in.)Port Door A3 9.53 mm Â± 0.25 mm (0.375 in. Â± 0.010 in.)B1 102.87 mm Â± 0.13 mm (4.050 in. Â± 0.005 in.)B2 95.25 mm Â± 0.13 mm (3.750 in. Â± 0.005 in.)B3 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)B4 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)B5 17.78 mm (0.700 in.) maximumB6B7 12.70 mm (0.500 in.) minimumB8 3.18 mm Â± 0.25 mm (0.125 in. Â± 0.010 in.) Guide Rails B9 6.35 mm (0.250 in.) maximum radiusC1 93.98 mm Â± 0.13 mm (3.700 in. Â± 0.005 in.)C2 6.35 mm Â± 0.13 mm (0.250 in. Â± 0.005 in.)C3 63.50 mm Â± 0.13 mm (2.500 in. Â± 0.005 in.)C4 3.18 mm Â± 0.05 mm (0.125 in. Â± 0.002 in.) diameterC5C6 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)C7 Full spherical radius Latch Pins C8 4.44 mm (0.175 in.) minimumD1 127.20 mm Â± 0.13 mm (5.000 in. Â± 0.005 in.)D2 63.50 mm Â± 0.13 mm (2.500 in. Â± 0.005 in.)D3 139.70 mm Â± 0.13 mm (5.500 in. Â± 0.005 in.)D4 69.85 mm Â± 0.13 mm (2.750 in. Â± 0.005 in.)D5 6.35 mm Â± 0.08 mm (0.250 in. Â± 0.003 in.)D6 10.16 mm Â± 0.25 mm (0.400 in. Â± 0.010 in.) Registration Pins D7 Full spherical radiusF1 1.36 kg (3 lb) minimumLatch Pin Force eachF2 1.36 kg (3 lb) minimumG1 12.70 mm Â± 0.25 mm (0.500 in. Â± 0.010 in.)Position of CassetteG2 0.50 mm (0.020 in.) maximum NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,</p><p>&lt;<!-- -->!-- Page 42 --<!-- -->&gt;</p><p>SEMI E19.2-0697 Â© SEMI 1991, 2002 2 product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 43 --<!-- -->&gt;</p><p>SEMI E19.3-0697 Â© SEMI 1991, 20021 SEMI E19.3-0697 (Reapproved 0702)PORT STANDARD FOR MECHANICAL INTERFACE OF WAFERCASSETTE TRANSFER, 150 mm (6 inch) PORT This standard was technically approved by the Global Physical Interfaces &amp; Carriers Committee and is thedirect responsibility of the North American Physical Interfaces &amp; Carrier Committee. Current editionapproved by the North American Regional Standards Committee on March 17, 2002. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> June 2002, to be published July 2002. Originally published in 1991; previously published June1997.The complete specification for this interface includes all general requirements of SEMI E19. Table 1 Port Dimensions for 150 mm (6 in.) Wafer CassetteA1 98.48 mm Â± 0.13 mm (3.875 in. Â± 0.005 in.)A2 98.48 mm Â± 0.13 mm (3.875 in. Â± 0.005 in.)Port Door A3 9.53 mm Â± 0.25 mm (0.375 in. Â± 0.010 in.)B1 115.57 mm Â± 0.13 mm (4.550 in. Â± 0.005 in.)B2 107.95 mm Â± 0.13 mm (4.250 in. Â± 0.005 in.)B3 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)B4 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)B5 17.78 mm (0.700 in.) maximumB6B7 12.70 mm (0.500 in.) minimumB8 3.18 mm Â± 0.25 mm (0.125 in. Â± 0.010 in.) Guide Rails B9 6.35 mm (0.250 in.) maximum radiusC1 106.68 mm Â± 0.13 mm (4.200 in. Â± 0.005 in.)C2 6.35 mm Â± 0.13 mm (0.250 in. Â± 0.005 in.)C3 63.50 mm Â± 0.13 mm (2.500 in. Â± 0.005 in.)C4 3.18 mm Â± 0.05 mm (0.125 in. Â± 0.002 in.) diameterC5C6 6.35 mm Â± 0.25 mm (0.250 in. Â± 0.010 in.)C7 Full spherical radius Latch Pins C8 4.44 mm (0.175 in.) minimumD1 152.40 mm Â± 0.13 mm (6.000 in. Â± 0.005 in.)D2 76.20 mm Â± 0.13 mm (3.000 in. Â± 0.005 in.)D3 165.10 mm Â± 0.13 mm (6.500 in. Â± 0.005 in.)D4 82.55 mm Â± 0.13 mm (3.250 in. Â± 0.005 in.)D5 6.35 mm Â± 0.08 mm (0.250 in. Â± 0.003 in.)D6 10.16 mm Â± 0.25 mm (0.400 in. Â± 0.010 in.) Registration D7 Full spherical radiusF1 1.36 kg (3 lb) minimumLatch Pin Force eachF2 1.36 kg (3 lb) minimumG1 12.70 mm Â± 0.25 mm (0.500 in. Â± 0.010 in.)Position of CassetteG2 0.50 mm (0.020 in.) maximum NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,</p><p>&lt;<!-- -->!-- Page 44 --<!-- -->&gt;</p><p>SEMI E19.3-0697 Â© SEMI 1991, 2002 2 product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 45 --<!-- -->&gt;</p><p>SEMI E19.4-0998E Â© SEMI 1992, 20031 SEMI E19.4-0998 E (Reapproved 0703)200 mm STANDARD MECHANICAL INTERFACE (SMIF) This standard was technically reapproved by the Global Physical Interfaces &amp; Carriers Committee and is thedirect responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current editionapproved by the North American Regional Standards Committee on March 12, 2003. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> May 2003; to be published July 2003. Originally published in 1992; previously publishedMarch 2003. NOTICE: The users attention is called to thepossibility that compliance with this standard mayrequire use of an invention covered by patent rights. Bypublication of this standard, Semiconductor Equipmentand Materials International (SEMI) takes no positionwith respect to the validity of any patent rights assertedin connection with any item mentioned in thisdocument. Users of this document are expressly advisedthat determination of any such patent rights, and therisk of infringement of such rights, are entirely theirown responsibility. 1 Purpose1.1 A standard interface is required for containersintended to control the transport environment ofcassettes containing substrates. The interface mustaddress the proper container orientation for materialtransfer and maintain continuity between the containerand equipment environment in order to controlparticulate matter. 2 Scope2.1 This specification describes one approach tointerfacing a clean cassette transport box to a cleanenvironmental housing on a piece of semiconductorprocessing equipment or to other clean environments.The system concept involves mating a door on acassette container to a door on an equipment enclosureand transferring the cassette into, and out of, theequipment without exposing the cassette and substratesto outside contamination.2.2 The incorporation of this standard may requireequipment designers to include the features of theinterface into the tool design. Spacing between opencassette ports must be considered when incorporatingthis interface. Designers are directed to thespecifications and recommendations made in SEMI E15in this regard.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Limitations3.1 This standard is specific to 200 mm wafers. Thisspecification focuses on applications in which theinterface port is positioned horizontally. The standard isfocused exclusively on the box-to-canopy interface.Other considerations of box and equipment design arepurposely excluded.NOTE 1: Hewlett Packard has patent coverage for thisconcept and is offering non-exclusive licenses on an equalbasis to any company. Companies intending to manufactureproducts to this standard should be aware of HewlettPackard&#x27;s position. 4 Referenced Standards4.1 SEMI StandardsSEMI E15  Specification for Tool Load PortSEMI E19  Standard Mechanical Interface (SMIF)NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 5 Terminology5.1 (See Figure 1 for a pictorial depiction of mostterms.)5.2 Definitions5.2.1 box  a protective portable container for acassette and/or substrate(s).5.2.2 cassette  an open structure that holds one ormore substrates (wafers, masks, etc.).5.2.3 guide rail  a component of a port plate thatprovides coarse location for placing the pod on the portassembly.5.2.4 hold-down latch  a mechanism for locking thepod to the port plate.5.2.5 latch pins  pins that engage the pod door latchand accomplish the pod door lock/unlock functions.Latch pins are carried by the port door.5.2.6 pod  a box having a Standard MechanicalInterface per SEMI E19.</p><p>&lt;<!-- -->!-- Page 46 --<!-- -->&gt;</p><p>SEMI E19.4-0998E Â© SEMI 1992, 2003 2 5.2.7 pod door  a removable bottom for the pod thatcontains a means for properly positioning the cassette.5.2.8 pod latch  a mechanical latch that holds thepod door to the pod until activated by the latchmechanism pins. Upon activation, the pod door isreleased from the pod.5.2.9 pod latch holes  holes near the center of thepod door bottom which accept the latch pins.5.2.10 port assembly  an assembly of the port plateand port door that includes the guide rails, registrationpins, latch pins, and pod hold-down latches.5.2.11 port door  a door for the port plate openingthat provides a mating surface for the bottom of the poddoor when the pod is in place on the port plate. The portdoor contains the registration pins and the pod doorlatch pins.5.2.12 port plate  a horizontal mating surface for thebase of the pod that provides a seal surface for thebottom surface of the pod perimeter. The port platecontains the guide rails and the pod hold-down latches.5.2.13 registration holes  holes in the bottom of thepod door that fit over registration pins in the top of theport door when the pod is placed on the port door.5.2.14 registration pins  pins that provide fixedposition and orientation between the port door and poddoor and assist in the final positioning of the pod on theport assembly. The registration pins fit into theregistration holes in the bottom of the pod door. 6 RequirementsNOTE 2: The requirements and dimensions for the design ofmechanical interface standard ports and pods are given in thissection. See Table 1 for 200 mm (8 inch) Port Dimensions.6.1 Cassette Sizes  All specifications are related to200 mm wafers held in an appropriate cassette. It isunderstood that smaller diameter wafers and othersubstrates may be contained in pods which arecompatible with this standard.6.2 Port Design Requirements  The general designof the port is shown in Figures 2 and 3. Designrequirements for the interface components are providedin Sections 6.2.1 through 6.2.5.6.2.1 Port Door  Dimensions A1 through A3 specifythe port door top view. The gap between port door andport plate is not specified, but should be kept to aminimum distance to restrict particle movement.6.2.2 Pod Guide  The inside distance of the cornerguides of the port is specified by B1 and B2. The lengthof the corner is specified by B12. The corner guidesmay be connected by guide rails if desired. 6.2.3 Latch Pins  Two latch pins are located aroundthe port door center. For location of the pins, see C1,C2, and C3.6.2.4 Registration Pins  The three registration pinson the port door are located asymmetrically, and spacedby dimensions D1 through D4. The size of the pins isspecified by D5 through D7.6.2.5 Pod  The bottom surfaces of the pod body andpod door shall conform to the specified portdimensions. The upper part of the pod body and topsurface of the pod door must fit and hold in place thecassette for 200 mm (8 inch) wafers. Although the poddimensions are not explicitly specified by this standard,the following requirements apply:6.2.5.1 The bottom surfaces of the pod door at itsperimeter shall match the dimensions of the port doortop (A1 through A3). The tolerances shall be chosen sothat the pod door does not extend over the port door inany instance, even when the port door is built to itsminimal acceptable dimensions and potential variancebetween registration pins and holes is considered. Thisis to ensure an interference-free passage of the pod doorthrough the port opening.6.2.5.2 The base of the pod body shall fit freely butwith close tolerance between the guide rails (B1, B2,and B9), which not only hold the pod in place while theport is open, but also provide proper alignment forclosure of the pod at the end of the open/shut cycle.6.2.5.3 The bottom surface of the pod requires threeregistration holes to engage with the registration pins onthe port. The registration pins shall be positioned in thedoor bottom so that the registration pins prevent seatingof the pod with the port in the event that the pod isimproperly rotated by 180 degrees from the correctorientation. The correct orientation is illustrated inFigure 2.6.2.5.4 The perimeter of the bottom surface of the podbody shall be continuous and shall be positioned againstthe port surface. This positioning assures the activationof an optional limit switch, placed in an unspecifiedlocation along the port perimeter, for the sensing ofproper pod placement.6.2.5.5 The center of the cassette crossbar shallcoincide with the center of the pod door, with thecassette oriented as shown in Figure 2. The top surfaceof the pod door requires the registration bars that holdthe cassette in place. The horizontal cassette movementis limited by the tolerances G2. The vertical position ofthe cassette while located on the pod door is specifiedby the distance G1 between the top of the port surfaceand the bottom surface of the cassette.</p><p>&lt;<!-- -->!-- Page 47 --<!-- -->&gt;</p><p>SEMI E19.4-0998E Â© SEMI 1992, 20033 6.2.5.6 A pod hold-down latch is required. The available latch area is specified by dimension B11 in Figure 2. Latchdetail dimensions are specified in Figure 3.6.2.5.7 The pod latch holes have a dimension of I1 perpendicular to the plane connecting both holes.6.2.5.8 Positions for latches are identified in Figure 2 by positions 1, 2, 3, and 4. The following options for hold-down latch positions are defined by this specification: Option A Positions 1 and 2Option B Positions 3 and 4Option C Positions 1, 2, 3, and 4 7 ReferencesThe following articles describe the standard mechanical interface concept:The Challenge to Control Contamination: A Novel Technique for the IC Process, The Journal of EnvironmentalSciences (May/June 1984), page 23.SMIF, A Technology for Wafer Cassette Transfer in VLSI Manufacturing, Solid State Technology (July 1984),page 111.The complete specification for this interface includes all general requirements of SEMI E19.Table 1 Port Dimensions for 200 mm (8 inch) Wafer Cassette Feature Dimension Label Metric EnglishPort Door A1 135.84 mm Â± 0.13 mm (5.348 in. Â± 0.005 in.)A2 131.06 mm Â± 0.13 mm (5.160 in. Â± 0.005 in.)A3 13.08 mm Â± 0.25 mm (0.515 in. radius Â± 0.010 in.)A4 0.38 mm Â± 0.13 mm (0.015 in. Â± 0.005 in.)Guide Rails B1 146.48 mm Â± 0.13 mm (5.767 in. Â± 0.005 in.)B2 141.71 mm Â± 0.13 mm (5.579 in. Â± 0.005 in.)B3B4B5 29.97 mm maximum (1.18 in. maximum)B6B7 16 mm minimum (0.630 in. minimum)B8 45Â° maximum (45Â° maximum)B9 22.22 mm radius maximum (0.875 in. radius maximum)B10B11 50.8 mm maximum (2.00 in. maximum)B12 26.9 mm minimum (1.06 in. minimum)Latch Pins C1 16Â° Â± 0Â° 30&#x27; (16Â° Â± 0Â° 30&#x27;)C2 86Â° Â± 0Â° 30&#x27; (86Â° Â± 0Â° 30&#x27;)C3 26.72 mm Â± 0.05 mm (1.052 in. diameter Â± 0.002 in.)C4 3.175 mm Â± 0.025 mm (0.125 in. diameter Â± 0.001 in.)C5C6 9.14 mm Â± 0.25 mm (0.360 in. Â± 0.010 in.)C7 Full Spherical Radius Full Spherical RadiusC8Registration Pins D1 183.39 mm Â± 0.25 mm (7.22 in. Â± 0.010 in.)D2 91.69 mm Â± 0.13 mm (3.610 in. Â± 0.005 in.)D3 231.78 mm Â± 0.25 mm (9.125 in. Â± 0.010 in.)D4 116.59 mm Â± 0.13 mm (4.590 in. Â± 0.005 in.)</p><p>&lt;<!-- -->!-- Page 48 --<!-- -->&gt;</p><p>SEMI E19.4-0998E Â© SEMI 1992, 2003 4 Feature Dimension Label Metric EnglishD5 6.35 mm Â± 0.025 mm (0.250 in. diameter Â± 0.001 in.)D6 16.26 mm Â± 0.25 mm (0.640 in. Â± 0.010 in.)D7 Full Spherical Radius Full Spherical RadiusLatch Pin F1 0.8 Nm minimum (7 in. lbf. minimum)Force (Torque) 1.7 Nm maximum (15 in. lbf. maximum)Position of Cassette G1 20.70 mm Â± 0.25 mm (0.815 in. Â± 0.010 in.)G2 H-Bar Centered Â± 0.51 mm (H-Bar Centered Â± 0.020 in.)Pod Latch Holes I1 3.4 mm Â± 0.1 mm (0.135 in. Â± 0.004 in.) Figure 1Port Terminology</p><p>&lt;<!-- -->!-- Page 49 --<!-- -->&gt;</p><p>SEMI E19.4-0998E Â© SEMI 1992, 20035 Figure 2Port Dimensions</p><p>&lt;<!-- -->!-- Page 50 --<!-- -->&gt;</p><p>SEMI E19.4-0998E Â© SEMI 1992, 2003 6 Figure 3Dimensions of Pod Hold Down Latches Figure 4Dimensions of Pod Latch Hole</p></div><div class="resizer_dZ2U" role="separator" aria-orientation="vertical" aria-label="æ‹–æ‹½è°ƒæ•´é¢æ¿å®½åº¦" tabindex="0" style="cursor:col-resize"></div><div id="split-pane-right" class="splitPane_s_c3 rightPane_QUQS" aria-hidden="false"><div class="pdfViewer_YroH" style="height:100%"><div class="pdfHeader_niBL"><div class="headerContent_Wh6d"><h3 class="headerTitle_ZjfR">ğŸ“– PDFåŸæ–‡æ¡£æŸ¥çœ‹å™¨</h3><p class="headerDescription_k4XX">åŒ…å«å®Œæ•´çš„å›¾è¡¨ã€è¡¨æ ¼å’Œæ ¼å¼</p></div><a href="/pdfs/semi/003.pdf" download="" class="downloadButton_oAWW">â¬‡ï¸ ä¸‹è½½PDF</a></div><div class="pdfContainer_js_A"><iframe src="/pdfs/semi/003.pdf" class="pdfIframe__hMj" title="PDF Viewer"></iframe><div class="loadingIndicator_vVrf"><div class="loadingIcon_r9qq">ğŸ“„</div><div class="loadingText_fUBX">æ­£åœ¨åŠ è½½PDF...</div></div></div><div class="pdfFooter_LcMu">ğŸ’¡ æç¤ºï¼šå¦‚æœæ— æ³•æŸ¥çœ‹PDFï¼Œè¯·ç‚¹å‡»å³ä¸Šè§’çš„&quot;ä¸‹è½½PDF&quot;æŒ‰é’®ä¸‹è½½åæŸ¥çœ‹ã€‚ éƒ¨åˆ†æµè§ˆå™¨å¯èƒ½éœ€è¦å®‰è£…PDFæŸ¥çœ‹å™¨æ’ä»¶ã€‚</div></div></div></div></div></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-tags-row row margin-bottom--sm"><div class="col"><b>æ ‡ç­¾ï¼š</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/semi">SEMI</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/standard">Standard</a></li></ul></div></div><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-003.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>ç¼–è¾‘æ­¤é¡µ</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="æ–‡ä»¶é€‰é¡¹å¡"><a class="pagination-nav__link pagination-nav__link--prev" href="/semiconductor-docs/docs/standards/semi/semi-chapter-002"><div class="pagination-nav__sublabel">ä¸Šä¸€é¡µ</div><div class="pagination-nav__label">E6-0303 - Â© SEMI 1982, 2003...</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/semiconductor-docs/docs/standards/semi/semi-chapter-004"><div class="pagination-nav__sublabel">ä¸‹ä¸€é¡µ</div><div class="pagination-nav__label">E20-0697 - Â© SEMI 1991, 2002...</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#-å¹¶æ’æŸ¥çœ‹markdownæ–‡æœ¬--pdfåŸæ–‡æ¡£" class="table-of-contents__link toc-highlight">ğŸ“– å¹¶æ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŸæ–‡æ¡£</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">æ–‡æ¡£</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/ic-design/intro">èŠ¯ç‰‡è®¾è®¡</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/process/intro">å·¥è‰ºåˆ¶é€ </a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/eda-tools/intro">EDAå·¥å…·</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/standards/intro">åè®®æ ‡å‡†</a></li></ul></div><div class="col footer__col"><div class="footer__title">ç¤¾åŒº</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">æŠ€æœ¯åšå®¢</a></li></ul></div><div class="col footer__col"><div class="footer__title">æ›´å¤š</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">æ›´æ–°æ—¥å¿—</a></li><li class="footer__item">
                  <a href="#" target="_blank" rel="noreferrer noopener">
                    <span style="margin-right: 8px;">AI é›†æˆ</span>
                    <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">NEW</span>
                  </a>
                </li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">
          <div style="text-align: center;">
            <p style="margin: 0; opacity: 0.8;">Copyright Â© 2025 åŠå¯¼ä½“çŸ¥è¯†æ–‡æ¡£åº“</p>
            <p style="margin: 8px 0 0 0; opacity: 0.6; font-size: 0.9em;">
              Built with <span style="color: #00d4ff;">â¤</span> using Docusaurus â€¢
              <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">AI-Powered</span>
            </p>
          </div>
        </div></div></div></footer></div>
<script src="/semiconductor-docs/assets/js/runtime~main.876ff4c3.js"></script>
<script src="/semiconductor-docs/assets/js/main.9c9bdf4d.js"></script>
</body>
</html>