 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:28:51 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          4.39
  Critical Path Slack:          -3.37
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -3448.14
  No. of Violating Paths:     1121.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7652
  Buf/Inv Cell Count:            1340
  Buf Cell Count:                  84
  Inv Cell Count:                1256
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6460
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31813.010531
  Noncombinational Area: 24896.377083
  Buf/Inv Area:           5545.318263
  Total Buffer Area:           570.55
  Total Inverter Area:        4974.77
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             56709.387614
  Design Area:           56709.387614


  Design Rules
  -----------------------------------
  Total Number of Nets:          7697
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 32.66
  Mapping Optimization:               35.84
  -----------------------------------------
  Overall Compile Time:               84.53
  Overall Compile Wall Clock Time:    86.14

  --------------------------------------------------------------------

  Design  WNS: 3.37  TNS: 3448.14  Number of Violating Paths: 1121


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
