
*** Running vivado
    with args -log design_1_clk_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clk_0_0.tcl -notrace
Command: synth_design -top design_1_clk_0_0 -part xc7a35tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7164 
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port press0 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port press1 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port press2 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port press3 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_1 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_3 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_5 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port EN is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port timeless is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:44]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 322.785 ; gain = 87.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_clk_0_0' [c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_clk_0_0/synth/design_1_clk_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk' [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:23]
	Parameter N bound to: 100000 - type: integer 
	Parameter M bound to: 1250 - type: integer 
	Parameter Z bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk' (1#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_0_0' (2#1) [c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_clk_0_0/synth/design_1_clk_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.582 ; gain = 110.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.582 ; gain = 110.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.582 ; gain = 110.863
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cout5_reg was removed.  [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:52]
WARNING: [Synth 8-6014] Unused sequential element cout2_reg was removed.  [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:60]
WARNING: [Synth 8-6014] Unused sequential element cout1_reg was removed.  [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:57]
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.582 ; gain = 110.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/cout1_reg was removed.  [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:57]
WARNING: [Synth 8-6014] Unused sequential element inst/cout5_reg was removed.  [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:52]
WARNING: [Synth 8-6014] Unused sequential element inst/cout2_reg was removed.  [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/clk.v:60]
INFO: [Synth 8-3917] design design_1_clk_0_0 has port EN driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 487.293 ; gain = 251.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 487.293 ; gain = 251.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/timeless_reg[3]) is unused and will be removed from module design_1_clk_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |    42|
|3     |LUT2   |     4|
|4     |LUT3   |     5|
|5     |LUT4   |     6|
|6     |LUT5   |     5|
|7     |LUT6   |    16|
|8     |FDRE   |    56|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   144|
|2     |  inst   |clk    |   144|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.047 ; gain = 253.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 561.754 ; gain = 326.035
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_clk_0_0_synth_1/design_1_clk_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1016.531 ; gain = 454.777
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_clk_0_0_synth_1/design_1_clk_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1016.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 00:13:26 2017...
