$date
	Thu May 19 11:48:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PRPG_tb $end
$scope module PRPG_tb $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 3 # Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 #
1"
1!
$end
#10
0!
#20
b101 #
1!
0"
#30
0!
#40
b10 #
1!
#50
0!
#60
b100 #
1!
#70
0!
#80
b1 #
1!
#90
0!
#100
b11 #
1!
#110
0!
#120
b111 #
1!
#130
0!
#140
b110 #
1!
#150
0!
#160
b101 #
1!
#170
0!
#180
b10 #
1!
#190
0!
#200
b100 #
1!
#210
0!
#220
b1 #
1!
