{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 01:03:27 2017 " "Info: Processing started: Fri Jun 23 01:03:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "v2 EP4CE6E22C8 " "Info: Selected device EP4CE6E22C8 for design \"v2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info: Device EP4CE10E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info: Device EP4CE15E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info: Device EP4CE22E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 100 " "Critical Warning: No exact pin location assignment(s) for 99 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[0\] " "Info: Pin DOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[0] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[1\] " "Info: Pin DOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[1] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[2\] " "Info: Pin DOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[2] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[3\] " "Info: Pin DOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[3] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[4\] " "Info: Pin DOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[4] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[5\] " "Info: Pin DOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[5] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[6\] " "Info: Pin DOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[6] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[7\] " "Info: Pin DOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[7] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[8\] " "Info: Pin DOUT\[8\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[8] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[9\] " "Info: Pin DOUT\[9\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[9] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[10\] " "Info: Pin DOUT\[10\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[10] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[11\] " "Info: Pin DOUT\[11\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[11] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[12\] " "Info: Pin DOUT\[12\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[12] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[13\] " "Info: Pin DOUT\[13\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[13] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[14\] " "Info: Pin DOUT\[14\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[14] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[15\] " "Info: Pin DOUT\[15\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[15] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[16\] " "Info: Pin DOUT\[16\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[16] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[17\] " "Info: Pin DOUT\[17\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[17] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[18\] " "Info: Pin DOUT\[18\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[18] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[19\] " "Info: Pin DOUT\[19\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[19] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[20\] " "Info: Pin DOUT\[20\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[20] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[21\] " "Info: Pin DOUT\[21\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[21] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[22\] " "Info: Pin DOUT\[22\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[22] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[23\] " "Info: Pin DOUT\[23\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[23] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[24\] " "Info: Pin DOUT\[24\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[24] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[25\] " "Info: Pin DOUT\[25\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[25] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[26\] " "Info: Pin DOUT\[26\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[26] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[27\] " "Info: Pin DOUT\[27\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[27] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[28\] " "Info: Pin DOUT\[28\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[28] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[29\] " "Info: Pin DOUT\[29\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[29] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[30\] " "Info: Pin DOUT\[30\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[30] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[31\] " "Info: Pin DOUT\[31\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[31] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { RD } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 0 -552 -384 16 "RD" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { WR } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 16 -552 -384 32 "WR" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Info: Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[0] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Info: Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[1] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Info: Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[2] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Info: Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[3] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Info: Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[4] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Info: Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[5] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[6\] " "Info: Pin ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[6] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[7\] " "Info: Pin ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[7] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[8\] " "Info: Pin ADDR\[8\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[8] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[9\] " "Info: Pin ADDR\[9\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[9] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[10\] " "Info: Pin ADDR\[10\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[10] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[11\] " "Info: Pin ADDR\[11\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[11] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[12\] " "Info: Pin ADDR\[12\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[12] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[13\] " "Info: Pin ADDR\[13\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[13] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[14\] " "Info: Pin ADDR\[14\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[14] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[15\] " "Info: Pin ADDR\[15\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[15] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[16\] " "Info: Pin ADDR\[16\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[16] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[17\] " "Info: Pin ADDR\[17\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[17] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[18\] " "Info: Pin ADDR\[18\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[18] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[19\] " "Info: Pin ADDR\[19\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[19] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[20\] " "Info: Pin ADDR\[20\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[20] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[21\] " "Info: Pin ADDR\[21\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[21] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[22\] " "Info: Pin ADDR\[22\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[22] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[23\] " "Info: Pin ADDR\[23\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[23] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[24\] " "Info: Pin ADDR\[24\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[24] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[25\] " "Info: Pin ADDR\[25\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[25] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[26\] " "Info: Pin ADDR\[26\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[26] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[27\] " "Info: Pin ADDR\[27\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[27] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[28\] " "Info: Pin ADDR\[28\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[28] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[29\] " "Info: Pin ADDR\[29\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[29] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[30\] " "Info: Pin ADDR\[30\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[30] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[31\] " "Info: Pin ADDR\[31\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { ADDR[31] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -16 -552 -384 0 "ADDR\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[0\] " "Info: Pin DIN\[0\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[0] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[1\] " "Info: Pin DIN\[1\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[1] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[2\] " "Info: Pin DIN\[2\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[2] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[3\] " "Info: Pin DIN\[3\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[3] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[4\] " "Info: Pin DIN\[4\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[4] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[5\] " "Info: Pin DIN\[5\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[5] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[6\] " "Info: Pin DIN\[6\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[6] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[7\] " "Info: Pin DIN\[7\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[7] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[8\] " "Info: Pin DIN\[8\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[8] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[9\] " "Info: Pin DIN\[9\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[9] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[10\] " "Info: Pin DIN\[10\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[10] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[11\] " "Info: Pin DIN\[11\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[11] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[12\] " "Info: Pin DIN\[12\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[12] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[13\] " "Info: Pin DIN\[13\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[13] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[14\] " "Info: Pin DIN\[14\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[14] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[15\] " "Info: Pin DIN\[15\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[15] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[16\] " "Info: Pin DIN\[16\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[16] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[17\] " "Info: Pin DIN\[17\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[17] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[18\] " "Info: Pin DIN\[18\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[18] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[19\] " "Info: Pin DIN\[19\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[19] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[20\] " "Info: Pin DIN\[20\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[20] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[21\] " "Info: Pin DIN\[21\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[21] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[22\] " "Info: Pin DIN\[22\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[22] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[23\] " "Info: Pin DIN\[23\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[23] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[24\] " "Info: Pin DIN\[24\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[24] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[25\] " "Info: Pin DIN\[25\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[25] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[26\] " "Info: Pin DIN\[26\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[26] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[27\] " "Info: Pin DIN\[27\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[27] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[28\] " "Info: Pin DIN\[28\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[28] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[29\] " "Info: Pin DIN\[29\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[29] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[30\] " "Info: Pin DIN\[30\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[30] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[31\] " "Info: Pin DIN\[31\] not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DIN[31] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { -32 -552 -384 -16 "DIN\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INIT " "Info: Pin INIT not assigned to an exact location on the device" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { INIT } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 32 -552 -384 48 "INIT" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'v2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 67 32 0 " "Info: Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 67 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "99 2.5 V 86 " "Error: Can't place 99 pins with 2.5 V I/O standard because Fitter has only 86 such free pins available for general purpose I/O placement" {  } {  } 0 0 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Error: Can't place pins due to device constraints" {  } {  } 0 0 "Can't place pins due to device constraints" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "32 " "Warning: Following 32 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[0\] GND " "Info: Pin DOUT\[0\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[0] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[1\] GND " "Info: Pin DOUT\[1\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[1] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[2\] GND " "Info: Pin DOUT\[2\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[2] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[3\] GND " "Info: Pin DOUT\[3\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[3] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[4\] GND " "Info: Pin DOUT\[4\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[4] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[5\] GND " "Info: Pin DOUT\[5\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[5] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[6\] GND " "Info: Pin DOUT\[6\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[6] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[7\] GND " "Info: Pin DOUT\[7\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[7] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[8\] GND " "Info: Pin DOUT\[8\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[8] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[9\] GND " "Info: Pin DOUT\[9\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[9] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[10\] GND " "Info: Pin DOUT\[10\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[10] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[11\] GND " "Info: Pin DOUT\[11\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[11] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[12\] GND " "Info: Pin DOUT\[12\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[12] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[13\] GND " "Info: Pin DOUT\[13\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[13] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[14\] GND " "Info: Pin DOUT\[14\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[14] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[15\] GND " "Info: Pin DOUT\[15\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[15] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[16\] GND " "Info: Pin DOUT\[16\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[16] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[17\] GND " "Info: Pin DOUT\[17\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[17] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[18\] GND " "Info: Pin DOUT\[18\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[18] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[19\] GND " "Info: Pin DOUT\[19\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[19] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[20\] GND " "Info: Pin DOUT\[20\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[20] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[21\] GND " "Info: Pin DOUT\[21\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[21] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[22\] GND " "Info: Pin DOUT\[22\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[22] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[23\] GND " "Info: Pin DOUT\[23\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[23] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[24\] GND " "Info: Pin DOUT\[24\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[24] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[25\] GND " "Info: Pin DOUT\[25\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[25] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[26\] GND " "Info: Pin DOUT\[26\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[26] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[27\] GND " "Info: Pin DOUT\[27\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[27] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[28\] GND " "Info: Pin DOUT\[28\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[28] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[29\] GND " "Info: Pin DOUT\[29\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[29] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[30\] GND " "Info: Pin DOUT\[30\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[30] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DOUT\[31\] GND " "Info: Pin DOUT\[31\] has GND driving its datain port" {  } { { "d:/studia/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/studia/quartus/quartus/bin/pin_planner.ppl" { DOUT[31] } } } { "ACORN/acorn_coprocesor.bdf" "" { Schematic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/ACORN/acorn_coprocesor.bdf" { { 64 1912 2088 80 "DOUT\[0..31\]" "" } } } } { "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/studia/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hubert/Desktop/MUC/AcornFPGA/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 7 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Error: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 23 01:03:29 2017 " "Error: Processing ended: Fri Jun 23 01:03:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
