{
  "module_name": "lp873x.h",
  "hash_id": "2b54ba7c752151882e28373a1cc354f6b685d8350cdfbf880857d7f72342b53b",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/lp873x.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_LP873X_H\n#define __LINUX_MFD_LP873X_H\n\n#include <linux/i2c.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n\n \n#define LP873X\t\t\t0x00\n\n \n#define LP873X_REG_DEV_REV\t\t0X00\n#define LP873X_REG_OTP_REV\t\t0X01\n#define LP873X_REG_BUCK0_CTRL_1\t\t0X02\n#define LP873X_REG_BUCK0_CTRL_2\t\t0X03\n#define LP873X_REG_BUCK1_CTRL_1\t\t0X04\n#define LP873X_REG_BUCK1_CTRL_2\t\t0X05\n#define LP873X_REG_BUCK0_VOUT\t\t0X06\n#define LP873X_REG_BUCK1_VOUT\t\t0X07\n#define LP873X_REG_LDO0_CTRL\t\t0X08\n#define LP873X_REG_LDO1_CTRL            0X09\n#define LP873X_REG_LDO0_VOUT\t\t0X0A\n#define LP873X_REG_LDO1_VOUT\t\t0X0B\n#define LP873X_REG_BUCK0_DELAY\t\t0X0C\n#define LP873X_REG_BUCK1_DELAY\t\t0X0D\n#define LP873X_REG_LDO0_DELAY\t\t0X0E\n#define LP873X_REG_LDO1_DELAY\t\t0X0F\n#define LP873X_REG_GPO_DELAY\t\t0X10\n#define LP873X_REG_GPO2_DELAY\t\t0X11\n#define LP873X_REG_GPO_CTRL\t\t0X12\n#define LP873X_REG_CONFIG\t\t0X13\n#define LP873X_REG_PLL_CTRL\t\t0X14\n#define LP873X_REG_PGOOD_CTRL1\t\t0X15\n#define LP873X_REG_PGOOD_CTRL2\t\t0X16\n#define LP873X_REG_PG_FAULT\t\t0X17\n#define LP873X_REG_RESET\t\t0X18\n#define LP873X_REG_INT_TOP_1\t\t0X19\n#define LP873X_REG_INT_TOP_2\t\t0X1A\n#define LP873X_REG_INT_BUCK\t\t0X1B\n#define LP873X_REG_INT_LDO\t\t0X1C\n#define LP873X_REG_TOP_STAT\t\t0X1D\n#define LP873X_REG_BUCK_STAT\t\t0X1E\n#define LP873X_REG_LDO_STAT\t\t0x1F\n#define LP873X_REG_TOP_MASK_1\t\t0x20\n#define LP873X_REG_TOP_MASK_2\t\t0x21\n#define LP873X_REG_BUCK_MASK\t\t0x22\n#define LP873X_REG_LDO_MASK\t\t0x23\n#define LP873X_REG_SEL_I_LOAD\t\t0x24\n#define LP873X_REG_I_LOAD_2\t\t0x25\n#define LP873X_REG_I_LOAD_1\t\t0x26\n\n#define LP873X_REG_MAX\t\t\tLP873X_REG_I_LOAD_1\n\n \n#define LP873X_DEV_REV_DEV_ID\t\t\t0xC0\n#define LP873X_DEV_REV_ALL_LAYER\t\t0x30\n#define LP873X_DEV_REV_METAL_LAYER\t\t0x0F\n\n#define LP873X_OTP_REV_OTP_ID\t\t\t0xFF\n\n#define LP873X_BUCK0_CTRL_1_BUCK0_FPWM\t\tBIT(3)\n#define LP873X_BUCK0_CTRL_1_BUCK0_RDIS_EN\tBIT(2)\n#define LP873X_BUCK0_CTRL_1_BUCK0_EN_PIN_CTRL\tBIT(1)\n#define LP873X_BUCK0_CTRL_1_BUCK0_EN\t\tBIT(0)\n\n#define LP873X_BUCK0_CTRL_2_BUCK0_ILIM\t\t0x38\n#define LP873X_BUCK0_CTRL_2_BUCK0_SLEW_RATE\t0x07\n\n#define LP873X_BUCK1_CTRL_1_BUCK1_FPWM\t\tBIT(3)\n#define LP873X_BUCK1_CTRL_1_BUCK1_RDIS_EN\tBIT(2)\n#define LP873X_BUCK1_CTRL_1_BUCK1_EN_PIN_CTRL\tBIT(1)\n#define LP873X_BUCK1_CTRL_1_BUCK1_EN\t\tBIT(0)\n\n#define LP873X_BUCK1_CTRL_2_BUCK1_ILIM\t\t0x38\n#define LP873X_BUCK1_CTRL_2_BUCK1_SLEW_RATE\t0x07\n\n#define LP873X_BUCK0_VOUT_BUCK0_VSET\t\t0xFF\n\n#define LP873X_BUCK1_VOUT_BUCK1_VSET\t\t0xFF\n\n#define LP873X_LDO0_CTRL_LDO0_RDIS_EN\t\tBIT(2)\n#define LP873X_LDO0_CTRL_LDO0_EN_PIN_CTRL\tBIT(1)\n#define LP873X_LDO0_CTRL_LDO0_EN\t\tBIT(0)\n\n#define LP873X_LDO1_CTRL_LDO1_RDIS_EN\t\tBIT(2)\n#define LP873X_LDO1_CTRL_LDO1_EN_PIN_CTRL\tBIT(1)\n#define LP873X_LDO1_CTRL_LDO1_EN\t\tBIT(0)\n\n#define LP873X_LDO0_VOUT_LDO0_VSET\t\t0x1F\n\n#define LP873X_LDO1_VOUT_LDO1_VSET\t\t0x1F\n\n#define LP873X_BUCK0_DELAY_BUCK0_SD_DELAY\t0xF0\n#define LP873X_BUCK0_DELAY_BUCK0_SU_DELAY\t0x0F\n\n#define LP873X_BUCK1_DELAY_BUCK1_SD_DELAY\t0xF0\n#define LP873X_BUCK1_DELAY_BUCK1_SU_DELAY\t0x0F\n\n#define LP873X_LDO0_DELAY_LDO0_SD_DELAY\t0xF0\n#define LP873X_LDO0_DELAY_LDO0_SU_DELAY\t0x0F\n\n#define LP873X_LDO1_DELAY_LDO1_SD_DELAY\t0xF0\n#define LP873X_LDO1_DELAY_LDO1_SU_DELAY\t0x0F\n\n#define LP873X_GPO_DELAY_GPO_SD_DELAY\t\t0xF0\n#define LP873X_GPO_DELAY_GPO_SU_DELAY\t\t0x0F\n\n#define LP873X_GPO2_DELAY_GPO2_SD_DELAY\t0xF0\n#define LP873X_GPO2_DELAY_GPO2_SU_DELAY\t0x0F\n\n#define LP873X_GPO_CTRL_GPO2_OD\t\tBIT(6)\n#define LP873X_GPO_CTRL_GPO2_EN_PIN_CTRL\tBIT(5)\n#define LP873X_GPO_CTRL_GPO2_EN\t\tBIT(4)\n#define LP873X_GPO_CTRL_GPO_OD\t\t\tBIT(2)\n#define LP873X_GPO_CTRL_GPO_EN_PIN_CTRL\tBIT(1)\n#define LP873X_GPO_CTRL_GPO_EN\t\t\tBIT(0)\n\n#define LP873X_CONFIG_SU_DELAY_SEL\t\tBIT(6)\n#define LP873X_CONFIG_SD_DELAY_SEL\t\tBIT(5)\n#define LP873X_CONFIG_CLKIN_PIN_SEL\t\tBIT(4)\n#define LP873X_CONFIG_CLKIN_PD\t\t\tBIT(3)\n#define LP873X_CONFIG_EN_PD\t\t\tBIT(2)\n#define LP873X_CONFIG_TDIE_WARN_LEVEL\t\tBIT(1)\n#define LP873X_EN_SPREAD_SPEC\t\t\tBIT(0)\n\n#define LP873X_PLL_CTRL_EN_PLL\t\t\tBIT(6)\n#define LP873X_EXT_CLK_FREQ\t\t\t0x1F\n\n#define LP873X_PGOOD_CTRL1_PGOOD_POL\t\tBIT(7)\n#define LP873X_PGOOD_CTRL1_PGOOD_OD\t\tBIT(6)\n#define LP873X_PGOOD_CTRL1_PGOOD_WINDOW_LDO\tBIT(5)\n#define LP873X_PGOOD_CTRL1_PGOOD_WINDOWN_BUCK\tBIT(4)\n#define LP873X_PGOOD_CTRL1_PGOOD_EN_PGOOD_LDO1\tBIT(3)\n#define LP873X_PGOOD_CTRL1_PGOOD_EN_PGOOD_LDO0\tBIT(2)\n#define LP873X_PGOOD_CTRL1_PGOOD_EN_PGOOD_BUCK1\tBIT(1)\n#define LP873X_PGOOD_CTRL1_PGOOD_EN_PGOOD_BUCK0\tBIT(0)\n\n#define LP873X_PGOOD_CTRL2_EN_PGOOD_TWARN\tBIT(2)\n#define LP873X_PGOOD_CTRL2_EN_PG_FAULT_GATE\tBIT(1)\n#define LP873X_PGOOD_CTRL2_PGOOD_MODE\t\tBIT(0)\n\n#define LP873X_PG_FAULT_PG_FAULT_LDO1\t\tBIT(3)\n#define LP873X_PG_FAULT_PG_FAULT_LDO0\t\tBIT(2)\n#define LP873X_PG_FAULT_PG_FAULT_BUCK1\t\tBIT(1)\n#define LP873X_PG_FAULT_PG_FAULT_BUCK0\t\tBIT(0)\n\n#define LP873X_RESET_SW_RESET\t\t\tBIT(0)\n\n#define LP873X_INT_TOP_1_PGOOD_INT\t\tBIT(7)\n#define LP873X_INT_TOP_1_LDO_INT\t\tBIT(6)\n#define LP873X_INT_TOP_1_BUCK_INT\t\tBIT(5)\n#define LP873X_INT_TOP_1_SYNC_CLK_INT\t\tBIT(4)\n#define LP873X_INT_TOP_1_TDIE_SD_INT\t\tBIT(3)\n#define LP873X_INT_TOP_1_TDIE_WARN_INT\t\tBIT(2)\n#define LP873X_INT_TOP_1_OVP_INT\t\tBIT(1)\n#define LP873X_INT_TOP_1_I_MEAS_INT\t\tBIT(0)\n\n#define LP873X_INT_TOP_2_RESET_REG_INT\t\tBIT(0)\n\n#define LP873X_INT_BUCK_BUCK1_PG_INT\t\tBIT(6)\n#define LP873X_INT_BUCK_BUCK1_SC_INT\t\tBIT(5)\n#define LP873X_INT_BUCK_BUCK1_ILIM_INT\t\tBIT(4)\n#define LP873X_INT_BUCK_BUCK0_PG_INT\t\tBIT(2)\n#define LP873X_INT_BUCK_BUCK0_SC_INT\t\tBIT(1)\n#define LP873X_INT_BUCK_BUCK0_ILIM_INT\t\tBIT(0)\n\n#define LP873X_INT_LDO_LDO1_PG_INT\t\tBIT(6)\n#define LP873X_INT_LDO_LDO1_SC_INT\t\tBIT(5)\n#define LP873X_INT_LDO_LDO1_ILIM_INT\t\tBIT(4)\n#define LP873X_INT_LDO_LDO0_PG_INT\t\tBIT(2)\n#define LP873X_INT_LDO_LDO0_SC_INT\t\tBIT(1)\n#define LP873X_INT_LDO_LDO0_ILIM_INT\t\tBIT(0)\n\n#define LP873X_TOP_STAT_PGOOD_STAT\t\tBIT(7)\n#define LP873X_TOP_STAT_SYNC_CLK_STAT\t\tBIT(4)\n#define LP873X_TOP_STAT_TDIE_SD_STAT\t\tBIT(3)\n#define LP873X_TOP_STAT_TDIE_WARN_STAT\t\tBIT(2)\n#define LP873X_TOP_STAT_OVP_STAT\t\tBIT(1)\n\n#define LP873X_BUCK_STAT_BUCK1_STAT\t\tBIT(7)\n#define LP873X_BUCK_STAT_BUCK1_PG_STAT\t\tBIT(6)\n#define LP873X_BUCK_STAT_BUCK1_ILIM_STAT\tBIT(4)\n#define LP873X_BUCK_STAT_BUCK0_STAT\t\tBIT(3)\n#define LP873X_BUCK_STAT_BUCK0_PG_STAT\t\tBIT(2)\n#define LP873X_BUCK_STAT_BUCK0_ILIM_STAT\tBIT(0)\n\n#define LP873X_LDO_STAT_LDO1_STAT\t\tBIT(7)\n#define LP873X_LDO_STAT_LDO1_PG_STAT\t\tBIT(6)\n#define LP873X_LDO_STAT_LDO1_ILIM_STAT\t\tBIT(4)\n#define LP873X_LDO_STAT_LDO0_STAT\t\tBIT(3)\n#define LP873X_LDO_STAT_LDO0_PG_STAT\t\tBIT(2)\n#define LP873X_LDO_STAT_LDO0_ILIM_STAT\t\tBIT(0)\n\n#define LP873X_TOP_MASK_1_PGOOD_INT_MASK\tBIT(7)\n#define LP873X_TOP_MASK_1_SYNC_CLK_MASK\tBIT(4)\n#define LP873X_TOP_MASK_1_TDIE_WARN_MASK\tBIT(2)\n#define LP873X_TOP_MASK_1_I_MEAS_MASK\t\tBIT(0)\n\n#define LP873X_TOP_MASK_2_RESET_REG_MASK\tBIT(0)\n\n#define LP873X_BUCK_MASK_BUCK1_PGF_MASK\tBIT(7)\n#define LP873X_BUCK_MASK_BUCK1_PGR_MASK\tBIT(6)\n#define LP873X_BUCK_MASK_BUCK1_ILIM_MASK\tBIT(4)\n#define LP873X_BUCK_MASK_BUCK0_PGF_MASK\tBIT(3)\n#define LP873X_BUCK_MASK_BUCK0_PGR_MASK\tBIT(2)\n#define LP873X_BUCK_MASK_BUCK0_ILIM_MASK\tBIT(0)\n\n#define LP873X_LDO_MASK_LDO1_PGF_MASK\t\tBIT(7)\n#define LP873X_LDO_MASK_LDO1_PGR_MASK\t\tBIT(6)\n#define LP873X_LDO_MASK_LDO1_ILIM_MASK\t\tBIT(4)\n#define LP873X_LDO_MASK_LDO0_PGF_MASK\t\tBIT(3)\n#define LP873X_LDO_MASK_LDO0_PGR_MASK\t\tBIT(2)\n#define LP873X_LDO_MASK_LDO0_ILIM_MASK\t\tBIT(0)\n\n#define LP873X_SEL_I_LOAD_CURRENT_BUCK_SELECT\tBIT(0)\n\n#define LP873X_I_LOAD_2_BUCK_LOAD_CURRENT\tBIT(0)\n\n#define LP873X_I_LOAD_1_BUCK_LOAD_CURRENT\t0xFF\n\n#define LP873X_MAX_REG_ID\t\tLP873X_LDO_1\n\n \n#define LP873X_NUM_BUCK\t\t2\n \n#define LP873X_NUM_LDO\t\t2\n \n#define LP873X_NUM_REGULATOR\t\t(LP873X_NUM_BUCK + LP873X_NUM_LDO)\n\nenum lp873x_regulator_id {\n\t \n\tLP873X_BUCK_0,\n\tLP873X_BUCK_1,\n\t \n\tLP873X_LDO_0,\n\tLP873X_LDO_1,\n};\n\n \nstruct lp873x {\n\tstruct device *dev;\n\tu8 rev;\n\tstruct regmap *regmap;\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}