#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul 26 21:57:31 2021
# Process ID: 22304
# Current directory: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2588 C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.xpr
# Log file: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/vivado.log
# Journal file: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_r2o_generic_v2_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_r2o_generic_v2_0_0/design_1_r2o_generic_v2_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pulse_formatter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pulse_formatter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pulse_formatter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pulse_formatter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pulse_formatter_0_0' generated file not found 'c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1121.813 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_pulse_formatter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:latch_n:1.0 - latch_n_0
Adding component instance block -- xilinx.com:module_ref:SPI:1.0 - SPI_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ready_counter:1.0 - ready_counter_0
Adding component instance block -- xilinx.com:module_ref:r2o_generic_v2:1.0 - r2o_generic_v2_0
Adding component instance block -- xilinx.com:module_ref:pulse_formatter:1.0 - pulse_formatter_0
Successfully read diagram <design_1> from block design file <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_pulse_formatter_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_pulse_formatter_0_0 from pulse_formatter_v1_0 1.0 to pulse_formatter_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1121.813 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1121.813 ; gain = 0.000
reset_run design_1_r2o_generic_v2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_r2o_generic_v2_0_0_synth_1

launch_runs impl_1 -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ready_counter_0/pulses
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pulse_formatter_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jul 26 22:01:35 2021] Launched design_1_r2o_generic_v2_0_0_synth_1, design_1_pulse_formatter_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_r2o_generic_v2_0_0_synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_r2o_generic_v2_0_0_synth_1/runme.log
design_1_pulse_formatter_0_0_synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_pulse_formatter_0_0_synth_1/runme.log
synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/synth_1/runme.log
[Mon Jul 26 22:01:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1193.984 ; gain = 72.172
update_module_reference design_1_r2o_generic_v2_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_r2o_generic_v2_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_r2o_generic_v2_0_0 from r2o_generic_v2_v1_0 1.0 to r2o_generic_v2_v1_0 1.0
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ready_counter_0/pulses
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block r2o_generic_v2_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jul 26 22:03:49 2021] Launched design_1_r2o_generic_v2_0_0_synth_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_r2o_generic_v2_0_0_synth_1/runme.log
[Mon Jul 26 22:03:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.719 ; gain = 0.000
create_bd_cell -type module -reference inv_chain_v2 inv_chain_v2_0
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'inv_chain_v2'.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: inv_chain_v2
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference inv_chain_v2 -name inv_chain_v2_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
update_module_reference design_1_ready_counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ready_counter_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_ready_counter_0_0 from ready_counter_v1_0 1.0 to ready_counter_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pulses_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ready_counter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ready_counter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.277 ; gain = 0.000
connect_bd_net [get_bd_pins ready_counter_0/pulses] [get_bd_pins ready_counter_0/pulses_out]
delete_bd_objs [get_bd_nets ready_counter_0_pulses_out]
update_module_reference design_1_ready_counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ready_counter_0_0 from ready_counter_v1_0 1.0 to ready_counter_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pulses_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ready_counter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ready_counter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
update_module_reference design_1_ready_counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ready_counter_0_0 from ready_counter_v1_0 1.0 to ready_counter_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pulses'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ready_counter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ready_counter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.867 ; gain = 1.043
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/r2o_generic_v2_0/injectors

Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ready_counter_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jul 26 22:16:23 2021] Launched design_1_ready_counter_0_0_synth_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ready_counter_0_0_synth_1/runme.log
[Mon Jul 26 22:16:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.867 ; gain = 0.000
create_bd_cell -type module -reference ro_injector ro_injector_0
connect_bd_net [get_bd_pins ro_injector_0/enable] [get_bd_pins ready_counter_0/enable]
connect_bd_net [get_bd_pins ro_injector_0/O] [get_bd_pins r2o_generic_v2_0/injectors]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port sysclk associated reset port pio3 does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\mtrawka\Documents\aio\testcases\mentor\security\proof_of_concept\vivado_design\random_number_gen_RTL\random_number_gen_RTL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ro_injector_0 .
Exporting to file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jul 26 22:19:07 2021] Launched design_1_ro_injector_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ro_injector_0_0_synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/design_1_ro_injector_0_0_synth_1/runme.log
synth_1: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/synth_1/runme.log
[Mon Jul 26 22:19:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1274.484 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1312.770 ; gain = 13.992
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328A412F0A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3064.227 ; gain = 1751.457
set_property PROGRAM.FILE {C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
