// Seed: 4073534659
module module_0 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  always @((id_0)) $display('b0 != 1'b0, id_0);
  assign id_1 = 1;
  assign id_1 = 1;
  wire id_4;
  always force id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output logic id_10,
    input wand id_11,
    output tri0 id_12,
    input wire id_13,
    input wor id_14,
    input logic id_15,
    input wor id_16,
    output supply0 id_17
);
  wire id_19;
  wire id_20;
  module_0(
      id_5, id_1
  );
  always @(posedge 'b0) begin
    id_10 <= id_15;
  end
endmodule
