INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_ram_test/project_ram_test.srcs/sim_1/new/Ram_256x15_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram16x256_tb'
