// Seed: 3610698680
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9
);
  wire id_11;
  assign module_1.id_20 = 0;
  wire  id_12;
  logic id_13 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39,
    parameter id_9 = 32'd76
) (
    input wand id_0,
    input tri0 id_1,
    output uwire id_2,
    input wor _id_3,
    input uwire id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7[1 'b0 : 1 'h0],
    output tri id_8,
    input wor _id_9,
    output wire id_10,
    input supply0 id_11,
    input tri id_12,
    input supply0 id_13[1 : 1],
    input uwire id_14,
    output tri id_15,
    output supply0 id_16,
    input wor id_17,
    input tri1 id_18,
    output wire id_19,
    input tri id_20
);
  wire id_22[id_3 : id_9], id_23, id_24, id_25;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_13,
      id_10,
      id_2,
      id_0,
      id_6,
      id_17,
      id_5,
      id_20
  );
  wire [-1 : 1  &  id_9] id_26;
endmodule
