#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  1 12:33:57 2024
# Process ID: 8272
# Current directory: D:/vivado/CPU_project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34944 D:\vivado\CPU_project-master\CPU_project.xpr
# Log file: D:/vivado/CPU_project-master/vivado.log
# Journal file: D:/vivado/CPU_project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project-master/CPU_project.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/lw_Test.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
add_wave {{/Test_IO/top/decoder_instance/RF/registers[1]}} 
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/lw_Test.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_wave {{/Test_IO/top/decoder_instance/RF/registers[2]}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/clk}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/rd}} 
relaunch_sim
run all
close_sim
