[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920344 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920344 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920344 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13005070 heartbeat IPC: 0.9916 cumulative IPC: 0.9916 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22013553 heartbeat IPC: 1.11 cumulative IPC: 1.047 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29792913 heartbeat IPC: 1.285 cumulative IPC: 1.116 (Simulation time: 00 hr 04 min 06 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35817132 cumulative IPC: 1.117 (Simulation time: 00 hr 05 min 14 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35817132 cumulative IPC: 1.117 (Simulation time: 00 hr 05 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.117 instructions: 40000002 cycles: 35817132
CPU 0 Branch Prediction Accuracy: 94.39% MPKI: 12.45 Average ROB Occupancy at Mispredict: 39.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.665
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331451 HIT:     329903 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331451 HIT:     329903 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 328.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875216 HIT:     831533 MISS:      43683 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711541 HIT:     679010 MISS:      32531 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43586 HIT:      35531 MISS:       8055 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116871 HIT:     116802 MISS:         69 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        190 MISS:       3028 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4642345 HIT:    4229026 MISS:     413319 MSHR_MERGE:     106779
cpu0->cpu0_L1I LOAD         ACCESS:    4642345 HIT:    4229026 MISS:     413319 MSHR_MERGE:     106779
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.098 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14276118 HIT:   13663499 MISS:     612619 MSHR_MERGE:     160813
cpu0->cpu0_L1D LOAD         ACCESS:    7939863 HIT:    7446062 MISS:     493801 MSHR_MERGE:      88800
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332788 HIT:    6217195 MISS:     115593 MSHR_MERGE:      72006
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        242 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4070460 HIT:    3970890 MISS:      99570 MSHR_MERGE:      62500
cpu0->cpu0_ITLB LOAD         ACCESS:    4070460 HIT:    3970890 MISS:      99570 MSHR_MERGE:      62500
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.812 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13539308 HIT:   13161966 MISS:     377342 MSHR_MERGE:      82961
cpu0->cpu0_DTLB LOAD         ACCESS:   13539308 HIT:   13161966 MISS:     377342 MSHR_MERGE:      82961
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.632 cycles
cpu0->LLC TOTAL        ACCESS:      57827 HIT:      42250 MISS:      15577 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32531 HIT:      23838 MISS:       8693 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8055 HIT:       5260 MISS:       2795 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14213 HIT:      11533 MISS:       2680 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3028 HIT:       1619 MISS:       1409 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        679
  ROW_BUFFER_MISS:      12218
  AVG DBUS CONGESTED CYCLE: 16.58
Channel 0 WQ ROW_BUFFER_HIT:        391
  ROW_BUFFER_MISS:       2122
  FULL:          0
Channel 0 REFRESHES ISSUED:       2985
