// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/06/2016 01:58:02"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dram_controller_tb (
	CLK,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CS_N,
	SDRAM_WE_N,
	SDRAM_CAS_N,
	SDRAM_RAS_N,
	SDRAM_A0,
	SDRAM_A1,
	SDRAM_A2,
	SDRAM_A3,
	SDRAM_A4,
	SDRAM_A5,
	SDRAM_A6,
	SDRAM_A7,
	SDRAM_A8,
	SDRAM_A9,
	SDRAM_A10,
	SDRAM_A11,
	SDRAM_A12,
	SDRAM_BA0,
	SDRAM_BA1,
	SDRAM_DQML,
	SDRAM_DQMH,
	SDRAM_DQ0,
	SDRAM_DQ1,
	SDRAM_DQ2,
	SDRAM_DQ3,
	SDRAM_DQ4,
	SDRAM_DQ5,
	SDRAM_DQ6,
	SDRAM_DQ7,
	SDRAM_DQ8,
	SDRAM_DQ9,
	SDRAM_DQ10,
	SDRAM_DQ11,
	SDRAM_DQ12,
	SDRAM_DQ13,
	SDRAM_DQ14,
	SDRAM_DQ15,
	DS_DP,
	DS_G,
	DS_C,
	DS_D);
input 	CLK;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CS_N;
output 	SDRAM_WE_N;
output 	SDRAM_CAS_N;
output 	SDRAM_RAS_N;
output 	SDRAM_A0;
output 	SDRAM_A1;
output 	SDRAM_A2;
output 	SDRAM_A3;
output 	SDRAM_A4;
output 	SDRAM_A5;
output 	SDRAM_A6;
output 	SDRAM_A7;
output 	SDRAM_A8;
output 	SDRAM_A9;
output 	SDRAM_A10;
output 	SDRAM_A11;
output 	SDRAM_A12;
output 	SDRAM_BA0;
output 	SDRAM_BA1;
output 	SDRAM_DQML;
output 	SDRAM_DQMH;
inout 	SDRAM_DQ0;
inout 	SDRAM_DQ1;
inout 	SDRAM_DQ2;
inout 	SDRAM_DQ3;
inout 	SDRAM_DQ4;
inout 	SDRAM_DQ5;
inout 	SDRAM_DQ6;
inout 	SDRAM_DQ7;
inout 	SDRAM_DQ8;
inout 	SDRAM_DQ9;
inout 	SDRAM_DQ10;
inout 	SDRAM_DQ11;
inout 	SDRAM_DQ12;
inout 	SDRAM_DQ13;
inout 	SDRAM_DQ14;
inout 	SDRAM_DQ15;
output 	DS_DP;
output 	DS_G;
output 	DS_C;
output 	DS_D;

// Design Ports Information
// SDRAM_CKE	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CLK	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CS_N	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_WE_N	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CAS_N	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_RAS_N	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A0	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A1	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A2	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A3	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A4	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A5	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A6	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A7	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A8	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A9	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A10	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A11	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A12	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA0	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA1	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQML	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQMH	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_DP	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_G	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_C	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_D	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ0	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ1	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ2	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ3	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ4	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ5	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ6	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ7	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ8	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ9	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ10	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ11	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ12	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ13	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ14	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ15	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SDRAM_DQ4~input_o ;
wire \SDRAM_DQ5~input_o ;
wire \SDRAM_DQ6~input_o ;
wire \SDRAM_DQ7~input_o ;
wire \SDRAM_DQ8~input_o ;
wire \SDRAM_DQ9~input_o ;
wire \SDRAM_DQ10~input_o ;
wire \SDRAM_DQ11~input_o ;
wire \SDRAM_DQ12~input_o ;
wire \SDRAM_DQ13~input_o ;
wire \SDRAM_DQ14~input_o ;
wire \SDRAM_DQ15~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \pll_running~0_combout ;
wire \pll_running~q ;
wire \CLK~input_o ;
wire \master_clk~combout ;
wire \master_clk~clkctrl_outclk ;
wire \state.s_init_pll~feeder_combout ;
wire \state.s_init_pll~q ;
wire \state.s_init~0_combout ;
wire \state.s_init~q ;
wire \Selector0~0_combout ;
wire \pll_reset~q ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \DRAM_Controller1|Add0~0_combout ;
wire \Selector3~0_combout ;
wire \state.s_init_wait~q ;
wire \Selector10~0_combout ;
wire \restart_system~q ;
wire \DRAM_Controller1|Add0~47_combout ;
wire \DRAM_Controller1|Add0~1 ;
wire \DRAM_Controller1|Add0~2_combout ;
wire \DRAM_Controller1|Add0~45_combout ;
wire \DRAM_Controller1|Add0~3 ;
wire \DRAM_Controller1|Add0~4_combout ;
wire \DRAM_Controller1|Add0~6_combout ;
wire \DRAM_Controller1|Add0~5 ;
wire \DRAM_Controller1|Add0~7_combout ;
wire \DRAM_Controller1|Add0~46_combout ;
wire \DRAM_Controller1|Add0~8 ;
wire \DRAM_Controller1|Add0~9_combout ;
wire \DRAM_Controller1|Add0~11_combout ;
wire \DRAM_Controller1|Add0~10 ;
wire \DRAM_Controller1|Add0~12_combout ;
wire \DRAM_Controller1|Add0~14_combout ;
wire \DRAM_Controller1|Add0~13 ;
wire \DRAM_Controller1|Add0~15_combout ;
wire \DRAM_Controller1|Add0~17_combout ;
wire \DRAM_Controller1|Add0~16 ;
wire \DRAM_Controller1|Add0~18_combout ;
wire \DRAM_Controller1|Add0~23_combout ;
wire \DRAM_Controller1|Add0~19 ;
wire \DRAM_Controller1|Add0~20_combout ;
wire \DRAM_Controller1|Add0~22_combout ;
wire \DRAM_Controller1|Equal2~0_combout ;
wire \DRAM_Controller1|Add0~21 ;
wire \DRAM_Controller1|Add0~24_combout ;
wire \DRAM_Controller1|Add0~26_combout ;
wire \DRAM_Controller1|Add0~25 ;
wire \DRAM_Controller1|Add0~27_combout ;
wire \DRAM_Controller1|Add0~29_combout ;
wire \DRAM_Controller1|Add0~28 ;
wire \DRAM_Controller1|Add0~30_combout ;
wire \DRAM_Controller1|Add0~32_combout ;
wire \DRAM_Controller1|Add0~31 ;
wire \DRAM_Controller1|Add0~33_combout ;
wire \DRAM_Controller1|Add0~35_combout ;
wire \DRAM_Controller1|Equal2~1_combout ;
wire \DRAM_Controller1|Add0~34 ;
wire \DRAM_Controller1|Add0~36_combout ;
wire \DRAM_Controller1|Add0~38_combout ;
wire \DRAM_Controller1|Add0~37 ;
wire \DRAM_Controller1|Add0~39_combout ;
wire \DRAM_Controller1|Add0~41_combout ;
wire \DRAM_Controller1|Add0~40 ;
wire \DRAM_Controller1|Add0~42_combout ;
wire \DRAM_Controller1|Add0~44_combout ;
wire \DRAM_Controller1|Equal2~2_combout ;
wire \DRAM_Controller1|Equal2~3_combout ;
wire \DRAM_Controller1|Equal1~0_combout ;
wire \DRAM_Controller1|Equal5~0_combout ;
wire \DRAM_Controller1|state~44_combout ;
wire \DRAM_Controller1|state.s_startup~q ;
wire \DRAM_Controller1|state~47_combout ;
wire \DRAM_Controller1|state.s_read_1~q ;
wire \DRAM_Controller1|state~49_combout ;
wire \DRAM_Controller1|state.s_read_2~q ;
wire \DRAM_Controller1|state~55_combout ;
wire \DRAM_Controller1|state.s_read_3~q ;
wire \DRAM_Controller1|state~52_combout ;
wire \DRAM_Controller1|state.s_read_4~q ;
wire \DRAM_Controller1|state~46_combout ;
wire \DRAM_Controller1|state.s_precharge~q ;
wire \DRAM_Controller1|state~62_combout ;
wire \DRAM_Controller1|state.s_idle_in_9~q ;
wire \DRAM_Controller1|state~61_combout ;
wire \DRAM_Controller1|state.s_idle_in_8~q ;
wire \DRAM_Controller1|state~60_combout ;
wire \DRAM_Controller1|state.s_idle_in_7~q ;
wire \DRAM_Controller1|Add1~0_combout ;
wire \DRAM_Controller1|Add1~1 ;
wire \DRAM_Controller1|Add1~2_combout ;
wire \DRAM_Controller1|refresh_count~1_combout ;
wire \DRAM_Controller1|Add1~3 ;
wire \DRAM_Controller1|Add1~4_combout ;
wire \DRAM_Controller1|refresh_count~0_combout ;
wire \DRAM_Controller1|Add1~5 ;
wire \DRAM_Controller1|Add1~6_combout ;
wire \DRAM_Controller1|Add1~7 ;
wire \DRAM_Controller1|Add1~8_combout ;
wire \DRAM_Controller1|Add1~9 ;
wire \DRAM_Controller1|Add1~10_combout ;
wire \DRAM_Controller1|Add1~11 ;
wire \DRAM_Controller1|Add1~12_combout ;
wire \DRAM_Controller1|Add1~13 ;
wire \DRAM_Controller1|Add1~14_combout ;
wire \DRAM_Controller1|refresh_count~2_combout ;
wire \DRAM_Controller1|Equal0~1_combout ;
wire \DRAM_Controller1|Add1~15 ;
wire \DRAM_Controller1|Add1~16_combout ;
wire \DRAM_Controller1|refresh_count~3_combout ;
wire \DRAM_Controller1|Add1~17 ;
wire \DRAM_Controller1|Add1~18_combout ;
wire \DRAM_Controller1|Equal0~0_combout ;
wire \DRAM_Controller1|Equal0~2_combout ;
wire \DRAM_Controller1|Selector18~0_combout ;
wire \DRAM_Controller1|pending_refresh~q ;
wire \DRAM_Controller1|Selector23~0_combout ;
wire \DRAM_Controller1|state.s_idle_in_6~q ;
wire \DRAM_Controller1|state~59_combout ;
wire \DRAM_Controller1|state.s_idle_in_5~q ;
wire \DRAM_Controller1|state~58_combout ;
wire \DRAM_Controller1|state.s_idle_in_4~q ;
wire \DRAM_Controller1|state~57_combout ;
wire \DRAM_Controller1|state.s_idle_in_3~q ;
wire \DRAM_Controller1|state~56_combout ;
wire \DRAM_Controller1|state.s_idle_in_2~q ;
wire \DRAM_Controller1|state~53_combout ;
wire \DRAM_Controller1|state.s_idle_in_1~q ;
wire \DRAM_Controller1|Selector41~4_combout ;
wire \state.s_idle~feeder_combout ;
wire \DRAM_Controller1|data_ready_delay[4]~feeder_combout ;
wire \DRAM_Controller1|data_ready_delay[1]~feeder_combout ;
wire \DRAM_Controller1|data_ready_delay[0]~feeder_combout ;
wire \DRAM_Controller1|data_ready~q ;
wire \Selector8~0_combout ;
wire \state.s_read_wait~q ;
wire \leds[0]~0_combout ;
wire \state.s_idle~q ;
wire \Selector4~0_combout ;
wire \state.s_write~q ;
wire \Selector5~0_combout ;
wire \state.s_write_wait~q ;
wire \state.s_write_wait2~0_combout ;
wire \state.s_write_wait2~q ;
wire \Selector11~1_combout ;
wire \Selector11~0_combout ;
wire \Selector11~2_combout ;
wire \sdram_cmd_en~q ;
wire \DRAM_Controller1|Selector41~2_combout ;
wire \DRAM_Controller1|Selector41~3_combout ;
wire \DRAM_Controller1|got_transaction~q ;
wire \DRAM_Controller1|Selector0~0_combout ;
wire \DRAM_Controller1|Selector29~0_combout ;
wire \DRAM_Controller1|state.s_idle~q ;
wire \DRAM_Controller1|state~54_combout ;
wire \DRAM_Controller1|state.s_open_in_2~q ;
wire \DRAM_Controller1|state~50_combout ;
wire \DRAM_Controller1|state.s_open_in_1~q ;
wire \DRAM_Controller1|Selector57~0_combout ;
wire \DRAM_Controller1|Selector40~0_combout ;
wire \DRAM_Controller1|Selector40~1_combout ;
wire \DRAM_Controller1|Selector40~2_combout ;
wire \DRAM_Controller1|ready_for_new~q ;
wire \Selector7~0_combout ;
wire \state.s_read~q ;
wire \Selector14~0_combout ;
wire \sdram_cmd_wr~feeder_combout ;
wire \sdram_cmd_wr~q ;
wire \DRAM_Controller1|save_wr~feeder_combout ;
wire \DRAM_Controller1|main_proc~0_combout ;
wire \DRAM_Controller1|save_wr~q ;
wire \DRAM_Controller1|state~45_combout ;
wire \DRAM_Controller1|state.s_write_1~q ;
wire \DRAM_Controller1|state~48_combout ;
wire \DRAM_Controller1|state.s_write_2~q ;
wire \DRAM_Controller1|state~51_combout ;
wire \DRAM_Controller1|state.s_write_3~q ;
wire \DRAM_Controller1|Selector57~1_combout ;
wire \Selector13~0_combout ;
wire \DRAM_Controller1|save_d_in[2]~feeder_combout ;
wire \DRAM_Controller1|Selector71~0_combout ;
wire \DRAM_Controller1|Selector71~1_combout ;
wire \DRAM_Controller1|Selector71~2_combout ;
wire \DRAM_Controller1|iob_cke~0_combout ;
wire \DRAM_Controller1|iob_cke~q ;
wire \DRAM_Controller1|Equal1~1_combout ;
wire \DRAM_Controller1|Equal4~0_combout ;
wire \DRAM_Controller1|Equal3~0_combout ;
wire \DRAM_Controller1|Selector2~2_combout ;
wire \DRAM_Controller1|Selector2~3_combout ;
wire \DRAM_Controller1|Selector2~4_combout ;
wire \DRAM_Controller1|WideOr1~0_combout ;
wire \DRAM_Controller1|iob_command~0_combout ;
wire \DRAM_Controller1|Selector1~0_combout ;
wire \DRAM_Controller1|WideOr0~0_combout ;
wire \DRAM_Controller1|Selector0~1_combout ;
wire \DRAM_Controller1|Selector15~0_combout ;
wire \DRAM_Controller1|iob_address[0]~feeder_combout ;
wire \DRAM_Controller1|Selector5~0_combout ;
wire \sdram_cmd_byte_en[0]~0_combout ;
wire \sdram_cmd_byte_en[0]~feeder_combout ;
wire \DRAM_Controller1|save_byte_en[0]~feeder_combout ;
wire \DRAM_Controller1|Selector74~0_combout ;
wire \DRAM_Controller1|iob_dqm[1]~feeder_combout ;
wire \DRAM_Controller1|captured_data[0]~feeder_combout ;
wire \DRAM_Controller1|captured_data_last[0]~feeder_combout ;
wire \DRAM_Controller1|data_out[0]~feeder_combout ;
wire \leds[0]~feeder_combout ;
wire \DRAM_Controller1|captured_data[1]~feeder_combout ;
wire \DRAM_Controller1|captured_data_last[1]~feeder_combout ;
wire \DRAM_Controller1|data_out[1]~feeder_combout ;
wire \leds[1]~feeder_combout ;
wire \DRAM_Controller1|captured_data[2]~feeder_combout ;
wire \DRAM_Controller1|captured_data_last[2]~feeder_combout ;
wire \DRAM_Controller1|data_out[2]~feeder_combout ;
wire \leds[2]~feeder_combout ;
wire \DRAM_Controller1|captured_data_last[3]~feeder_combout ;
wire \DRAM_Controller1|data_out[3]~feeder_combout ;
wire \leds[3]~feeder_combout ;
wire [1:0] \DRAM_Controller1|iob_dqm ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \DRAM_Controller1|iob_data ;
wire [15:0] \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o ;
wire [3:0] leds;
wire [3:0] \DRAM_Controller1|iob_command ;
wire [15:0] \DRAM_Controller1|startup_wait_count ;
wire [12:0] \DRAM_Controller1|iob_address ;
wire [31:0] \DRAM_Controller1|data_out ;
wire [3:0] \DRAM_Controller1|save_byte_en ;
wire [9:0] \DRAM_Controller1|refresh_count ;
wire [3:0] sdram_cmd_byte_en;
wire [15:0] \DRAM_Controller1|captured_data_last ;
wire [4:0] \DRAM_Controller1|data_ready_delay ;
wire [15:0] \DRAM_Controller1|iob_dq_hiz ;
wire [15:0] \DRAM_Controller1|captured_data ;
wire [31:0] \DRAM_Controller1|save_d_in ;
wire [31:0] sdram_cmd_data_in;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(\DRAM_Controller1|iob_cke~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \SDRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_N~output .bus_hold = "false";
defparam \SDRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_WE_N~output (
	.i(!\DRAM_Controller1|iob_command [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_N~output .bus_hold = "false";
defparam \SDRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_CAS_N~output (
	.i(!\DRAM_Controller1|iob_command [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_N~output .bus_hold = "false";
defparam \SDRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \SDRAM_RAS_N~output (
	.i(!\DRAM_Controller1|iob_command [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_N~output .bus_hold = "false";
defparam \SDRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \SDRAM_A0~output (
	.i(\DRAM_Controller1|iob_address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A0),
	.obar());
// synopsys translate_off
defparam \SDRAM_A0~output .bus_hold = "false";
defparam \SDRAM_A0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \SDRAM_A1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A1),
	.obar());
// synopsys translate_off
defparam \SDRAM_A1~output .bus_hold = "false";
defparam \SDRAM_A1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \SDRAM_A2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A2),
	.obar());
// synopsys translate_off
defparam \SDRAM_A2~output .bus_hold = "false";
defparam \SDRAM_A2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \SDRAM_A3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A3),
	.obar());
// synopsys translate_off
defparam \SDRAM_A3~output .bus_hold = "false";
defparam \SDRAM_A3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SDRAM_A4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A4),
	.obar());
// synopsys translate_off
defparam \SDRAM_A4~output .bus_hold = "false";
defparam \SDRAM_A4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \SDRAM_A5~output (
	.i(\DRAM_Controller1|iob_address [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A5),
	.obar());
// synopsys translate_off
defparam \SDRAM_A5~output .bus_hold = "false";
defparam \SDRAM_A5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \SDRAM_A6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A6),
	.obar());
// synopsys translate_off
defparam \SDRAM_A6~output .bus_hold = "false";
defparam \SDRAM_A6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \SDRAM_A7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A7),
	.obar());
// synopsys translate_off
defparam \SDRAM_A7~output .bus_hold = "false";
defparam \SDRAM_A7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \SDRAM_A8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A8),
	.obar());
// synopsys translate_off
defparam \SDRAM_A8~output .bus_hold = "false";
defparam \SDRAM_A8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \SDRAM_A9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A9),
	.obar());
// synopsys translate_off
defparam \SDRAM_A9~output .bus_hold = "false";
defparam \SDRAM_A9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \SDRAM_A10~output (
	.i(\DRAM_Controller1|iob_address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A10),
	.obar());
// synopsys translate_off
defparam \SDRAM_A10~output .bus_hold = "false";
defparam \SDRAM_A10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \SDRAM_A11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A11),
	.obar());
// synopsys translate_off
defparam \SDRAM_A11~output .bus_hold = "false";
defparam \SDRAM_A11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \SDRAM_A12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A12),
	.obar());
// synopsys translate_off
defparam \SDRAM_A12~output .bus_hold = "false";
defparam \SDRAM_A12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \SDRAM_BA0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA0),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA0~output .bus_hold = "false";
defparam \SDRAM_BA0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \SDRAM_BA1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA1),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA1~output .bus_hold = "false";
defparam \SDRAM_BA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQML~output (
	.i(\DRAM_Controller1|iob_dqm [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQML),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQML~output .bus_hold = "false";
defparam \SDRAM_DQML~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SDRAM_DQMH~output (
	.i(\DRAM_Controller1|iob_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQMH),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQMH~output .bus_hold = "false";
defparam \SDRAM_DQMH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DS_DP~output (
	.i(!leds[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_DP),
	.obar());
// synopsys translate_off
defparam \DS_DP~output .bus_hold = "false";
defparam \DS_DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \DS_G~output (
	.i(!leds[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_G),
	.obar());
// synopsys translate_off
defparam \DS_G~output .bus_hold = "false";
defparam \DS_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DS_C~output (
	.i(!leds[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_C),
	.obar());
// synopsys translate_off
defparam \DS_C~output .bus_hold = "false";
defparam \DS_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \DS_D~output (
	.i(!leds[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_D),
	.obar());
// synopsys translate_off
defparam \DS_D~output .bus_hold = "false";
defparam \DS_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ0),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ1),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa (
	.i(\DRAM_Controller1|iob_data [2]),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ2),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa (
	.i(\DRAM_Controller1|iob_data [2]),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ3),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ4),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ5),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ6),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ7),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ8),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ9),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ10),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ11),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ12),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ13),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ14),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa (
	.i(gnd),
	.oe(\DRAM_Controller1|iob_dq_hiz [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ15),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \pll_running~0 (
// Equation(s):
// \pll_running~0_combout  = (\pll_running~q ) # (GLOBAL(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll_running~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\pll_running~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll_running~0 .lut_mask = 16'hFFF0;
defparam \pll_running~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N19
dffeas pll_running(
	.clk(\master_clk~clkctrl_outclk ),
	.d(\pll_running~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam pll_running.is_wysiwyg = "true";
defparam pll_running.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb master_clk(
// Equation(s):
// \master_clk~combout  = LCELL((\pll_running~q  & ((GLOBAL(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )))) # (!\pll_running~q  & (\CLK~input_o )))

	.dataa(gnd),
	.datab(\pll_running~q ),
	.datac(\CLK~input_o ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\master_clk~combout ),
	.cout());
// synopsys translate_off
defparam master_clk.lut_mask = 16'hFC30;
defparam master_clk.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \master_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\master_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\master_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \master_clk~clkctrl .clock_type = "global clock";
defparam \master_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \state.s_init_pll~feeder (
// Equation(s):
// \state.s_init_pll~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init_pll~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init_pll~feeder .lut_mask = 16'hFFFF;
defparam \state.s_init_pll~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \state.s_init_pll (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\state.s_init_pll~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_pll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_pll .is_wysiwyg = "true";
defparam \state.s_init_pll .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \state.s_init~0 (
// Equation(s):
// \state.s_init~0_combout  = !\state.s_init_pll~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s_init_pll~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init~0 .lut_mask = 16'h0F0F;
defparam \state.s_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \state.s_init (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\state.s_init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init .is_wysiwyg = "true";
defparam \state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\pll_reset~q  & !\state.s_init~q )) # (!\state.s_init_pll~q )

	.dataa(\state.s_init_pll~q ),
	.datab(gnd),
	.datac(\pll_reset~q ),
	.datad(\state.s_init~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h55F5;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas pll_reset(
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam pll_reset.is_wysiwyg = "true";
defparam pll_reset.power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(\pll_reset~q ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 24;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20833;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 240;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~0 (
// Equation(s):
// \DRAM_Controller1|Add0~0_combout  = \DRAM_Controller1|startup_wait_count [0] $ (VCC)
// \DRAM_Controller1|Add0~1  = CARRY(\DRAM_Controller1|startup_wait_count [0])

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~0_combout ),
	.cout(\DRAM_Controller1|Add0~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~0 .lut_mask = 16'h55AA;
defparam \DRAM_Controller1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.s_init~q ) # ((!\DRAM_Controller1|ready_for_new~q  & \state.s_init_wait~q ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|ready_for_new~q ),
	.datac(\state.s_init_wait~q ),
	.datad(\state.s_init~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hFF30;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \state.s_init_wait (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_wait .is_wysiwyg = "true";
defparam \state.s_init_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\state.s_init~q ) # ((\restart_system~q  & !\state.s_init_wait~q ))

	.dataa(gnd),
	.datab(\state.s_init~q ),
	.datac(\restart_system~q ),
	.datad(\state.s_init_wait~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hCCFC;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas restart_system(
	.clk(\master_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restart_system~q ),
	.prn(vcc));
// synopsys translate_off
defparam restart_system.is_wysiwyg = "true";
defparam restart_system.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~47 (
// Equation(s):
// \DRAM_Controller1|Add0~47_combout  = (\DRAM_Controller1|Add0~0_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~0_combout ),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~47 .lut_mask = 16'h0A0A;
defparam \DRAM_Controller1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \DRAM_Controller1|startup_wait_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~2 (
// Equation(s):
// \DRAM_Controller1|Add0~2_combout  = (\DRAM_Controller1|startup_wait_count [1] & (\DRAM_Controller1|Add0~1  & VCC)) # (!\DRAM_Controller1|startup_wait_count [1] & (!\DRAM_Controller1|Add0~1 ))
// \DRAM_Controller1|Add0~3  = CARRY((!\DRAM_Controller1|startup_wait_count [1] & !\DRAM_Controller1|Add0~1 ))

	.dataa(\DRAM_Controller1|startup_wait_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~1 ),
	.combout(\DRAM_Controller1|Add0~2_combout ),
	.cout(\DRAM_Controller1|Add0~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~2 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~45 (
// Equation(s):
// \DRAM_Controller1|Add0~45_combout  = (\DRAM_Controller1|Add0~2_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~2_combout ),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~45 .lut_mask = 16'h0A0A;
defparam \DRAM_Controller1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \DRAM_Controller1|startup_wait_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~4 (
// Equation(s):
// \DRAM_Controller1|Add0~4_combout  = (\DRAM_Controller1|startup_wait_count [2] & (\DRAM_Controller1|Add0~3  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [2] & ((GND) # (!\DRAM_Controller1|Add0~3 )))
// \DRAM_Controller1|Add0~5  = CARRY((!\DRAM_Controller1|Add0~3 ) # (!\DRAM_Controller1|startup_wait_count [2]))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~3 ),
	.combout(\DRAM_Controller1|Add0~4_combout ),
	.cout(\DRAM_Controller1|Add0~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~4 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~6 (
// Equation(s):
// \DRAM_Controller1|Add0~6_combout  = (!\DRAM_Controller1|Add0~4_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~6 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \DRAM_Controller1|startup_wait_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~7 (
// Equation(s):
// \DRAM_Controller1|Add0~7_combout  = (\DRAM_Controller1|startup_wait_count [3] & (\DRAM_Controller1|Add0~5  & VCC)) # (!\DRAM_Controller1|startup_wait_count [3] & (!\DRAM_Controller1|Add0~5 ))
// \DRAM_Controller1|Add0~8  = CARRY((!\DRAM_Controller1|startup_wait_count [3] & !\DRAM_Controller1|Add0~5 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~5 ),
	.combout(\DRAM_Controller1|Add0~7_combout ),
	.cout(\DRAM_Controller1|Add0~8 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~7 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~46 (
// Equation(s):
// \DRAM_Controller1|Add0~46_combout  = (\DRAM_Controller1|Add0~7_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~7_combout ),
	.datac(\restart_system~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~46 .lut_mask = 16'h0C0C;
defparam \DRAM_Controller1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \DRAM_Controller1|startup_wait_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~9 (
// Equation(s):
// \DRAM_Controller1|Add0~9_combout  = (\DRAM_Controller1|startup_wait_count [4] & (\DRAM_Controller1|Add0~8  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [4] & ((GND) # (!\DRAM_Controller1|Add0~8 )))
// \DRAM_Controller1|Add0~10  = CARRY((!\DRAM_Controller1|Add0~8 ) # (!\DRAM_Controller1|startup_wait_count [4]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~8 ),
	.combout(\DRAM_Controller1|Add0~9_combout ),
	.cout(\DRAM_Controller1|Add0~10 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~9 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~11 (
// Equation(s):
// \DRAM_Controller1|Add0~11_combout  = (!\DRAM_Controller1|Add0~9_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~9_combout ),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~11 .lut_mask = 16'h0505;
defparam \DRAM_Controller1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \DRAM_Controller1|startup_wait_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~12 (
// Equation(s):
// \DRAM_Controller1|Add0~12_combout  = (\DRAM_Controller1|startup_wait_count [5] & (!\DRAM_Controller1|Add0~10 )) # (!\DRAM_Controller1|startup_wait_count [5] & (\DRAM_Controller1|Add0~10  & VCC))
// \DRAM_Controller1|Add0~13  = CARRY((\DRAM_Controller1|startup_wait_count [5] & !\DRAM_Controller1|Add0~10 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~10 ),
	.combout(\DRAM_Controller1|Add0~12_combout ),
	.cout(\DRAM_Controller1|Add0~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~12 .lut_mask = 16'h3C0C;
defparam \DRAM_Controller1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~14 (
// Equation(s):
// \DRAM_Controller1|Add0~14_combout  = (!\DRAM_Controller1|Add0~12_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~12_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~14 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \DRAM_Controller1|startup_wait_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~15 (
// Equation(s):
// \DRAM_Controller1|Add0~15_combout  = (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|Add0~13  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [6] & ((GND) # (!\DRAM_Controller1|Add0~13 )))
// \DRAM_Controller1|Add0~16  = CARRY((!\DRAM_Controller1|Add0~13 ) # (!\DRAM_Controller1|startup_wait_count [6]))

	.dataa(\DRAM_Controller1|startup_wait_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~13 ),
	.combout(\DRAM_Controller1|Add0~15_combout ),
	.cout(\DRAM_Controller1|Add0~16 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~15 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Add0~17 (
// Equation(s):
// \DRAM_Controller1|Add0~17_combout  = (!\DRAM_Controller1|Add0~15_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~15_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~17 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \DRAM_Controller1|startup_wait_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~18 (
// Equation(s):
// \DRAM_Controller1|Add0~18_combout  = (\DRAM_Controller1|startup_wait_count [7] & (\DRAM_Controller1|Add0~16  & VCC)) # (!\DRAM_Controller1|startup_wait_count [7] & (!\DRAM_Controller1|Add0~16 ))
// \DRAM_Controller1|Add0~19  = CARRY((!\DRAM_Controller1|startup_wait_count [7] & !\DRAM_Controller1|Add0~16 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~16 ),
	.combout(\DRAM_Controller1|Add0~18_combout ),
	.cout(\DRAM_Controller1|Add0~19 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~18 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~23 (
// Equation(s):
// \DRAM_Controller1|Add0~23_combout  = (\DRAM_Controller1|Add0~18_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~18_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~23 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \DRAM_Controller1|startup_wait_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Add0~20 (
// Equation(s):
// \DRAM_Controller1|Add0~20_combout  = (\DRAM_Controller1|startup_wait_count [8] & (\DRAM_Controller1|Add0~19  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [8] & ((GND) # (!\DRAM_Controller1|Add0~19 )))
// \DRAM_Controller1|Add0~21  = CARRY((!\DRAM_Controller1|Add0~19 ) # (!\DRAM_Controller1|startup_wait_count [8]))

	.dataa(\DRAM_Controller1|startup_wait_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~19 ),
	.combout(\DRAM_Controller1|Add0~20_combout ),
	.cout(\DRAM_Controller1|Add0~21 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~20 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~22 (
// Equation(s):
// \DRAM_Controller1|Add0~22_combout  = (!\DRAM_Controller1|Add0~20_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~20_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~22 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \DRAM_Controller1|startup_wait_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Equal2~0 (
// Equation(s):
// \DRAM_Controller1|Equal2~0_combout  = (\DRAM_Controller1|startup_wait_count [5] & (\DRAM_Controller1|startup_wait_count [8] & (!\DRAM_Controller1|startup_wait_count [7] & \DRAM_Controller1|startup_wait_count [6])))

	.dataa(\DRAM_Controller1|startup_wait_count [5]),
	.datab(\DRAM_Controller1|startup_wait_count [8]),
	.datac(\DRAM_Controller1|startup_wait_count [7]),
	.datad(\DRAM_Controller1|startup_wait_count [6]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~0 .lut_mask = 16'h0800;
defparam \DRAM_Controller1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~24 (
// Equation(s):
// \DRAM_Controller1|Add0~24_combout  = (\DRAM_Controller1|startup_wait_count [9] & (!\DRAM_Controller1|Add0~21 )) # (!\DRAM_Controller1|startup_wait_count [9] & (\DRAM_Controller1|Add0~21  & VCC))
// \DRAM_Controller1|Add0~25  = CARRY((\DRAM_Controller1|startup_wait_count [9] & !\DRAM_Controller1|Add0~21 ))

	.dataa(\DRAM_Controller1|startup_wait_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~21 ),
	.combout(\DRAM_Controller1|Add0~24_combout ),
	.cout(\DRAM_Controller1|Add0~25 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~24 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~26 (
// Equation(s):
// \DRAM_Controller1|Add0~26_combout  = (!\restart_system~q  & !\DRAM_Controller1|Add0~24_combout )

	.dataa(gnd),
	.datab(\restart_system~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Add0~24_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~26 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \DRAM_Controller1|startup_wait_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~27 (
// Equation(s):
// \DRAM_Controller1|Add0~27_combout  = (\DRAM_Controller1|startup_wait_count [10] & (\DRAM_Controller1|Add0~25  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [10] & ((GND) # (!\DRAM_Controller1|Add0~25 )))
// \DRAM_Controller1|Add0~28  = CARRY((!\DRAM_Controller1|Add0~25 ) # (!\DRAM_Controller1|startup_wait_count [10]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~25 ),
	.combout(\DRAM_Controller1|Add0~27_combout ),
	.cout(\DRAM_Controller1|Add0~28 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~27 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~29 (
// Equation(s):
// \DRAM_Controller1|Add0~29_combout  = (!\DRAM_Controller1|Add0~27_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~27_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~29 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \DRAM_Controller1|startup_wait_count[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~30 (
// Equation(s):
// \DRAM_Controller1|Add0~30_combout  = (\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|Add0~28  & VCC)) # (!\DRAM_Controller1|startup_wait_count [11] & (!\DRAM_Controller1|Add0~28 ))
// \DRAM_Controller1|Add0~31  = CARRY((!\DRAM_Controller1|startup_wait_count [11] & !\DRAM_Controller1|Add0~28 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~28 ),
	.combout(\DRAM_Controller1|Add0~30_combout ),
	.cout(\DRAM_Controller1|Add0~31 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~30 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~32 (
// Equation(s):
// \DRAM_Controller1|Add0~32_combout  = (!\restart_system~q  & \DRAM_Controller1|Add0~30_combout )

	.dataa(gnd),
	.datab(\restart_system~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Add0~30_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~32 .lut_mask = 16'h3300;
defparam \DRAM_Controller1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \DRAM_Controller1|startup_wait_count[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[11] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~33 (
// Equation(s):
// \DRAM_Controller1|Add0~33_combout  = (\DRAM_Controller1|startup_wait_count [12] & ((GND) # (!\DRAM_Controller1|Add0~31 ))) # (!\DRAM_Controller1|startup_wait_count [12] & (\DRAM_Controller1|Add0~31  $ (GND)))
// \DRAM_Controller1|Add0~34  = CARRY((\DRAM_Controller1|startup_wait_count [12]) # (!\DRAM_Controller1|Add0~31 ))

	.dataa(\DRAM_Controller1|startup_wait_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~31 ),
	.combout(\DRAM_Controller1|Add0~33_combout ),
	.cout(\DRAM_Controller1|Add0~34 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~33 .lut_mask = 16'h5AAF;
defparam \DRAM_Controller1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~35 (
// Equation(s):
// \DRAM_Controller1|Add0~35_combout  = (\DRAM_Controller1|Add0~33_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~33_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~35 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \DRAM_Controller1|startup_wait_count[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[12] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Equal2~1 (
// Equation(s):
// \DRAM_Controller1|Equal2~1_combout  = (\DRAM_Controller1|startup_wait_count [9] & (!\DRAM_Controller1|startup_wait_count [11] & (!\DRAM_Controller1|startup_wait_count [12] & \DRAM_Controller1|startup_wait_count [10])))

	.dataa(\DRAM_Controller1|startup_wait_count [9]),
	.datab(\DRAM_Controller1|startup_wait_count [11]),
	.datac(\DRAM_Controller1|startup_wait_count [12]),
	.datad(\DRAM_Controller1|startup_wait_count [10]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~1 .lut_mask = 16'h0200;
defparam \DRAM_Controller1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~36 (
// Equation(s):
// \DRAM_Controller1|Add0~36_combout  = (\DRAM_Controller1|startup_wait_count [13] & (!\DRAM_Controller1|Add0~34 )) # (!\DRAM_Controller1|startup_wait_count [13] & (\DRAM_Controller1|Add0~34  & VCC))
// \DRAM_Controller1|Add0~37  = CARRY((\DRAM_Controller1|startup_wait_count [13] & !\DRAM_Controller1|Add0~34 ))

	.dataa(\DRAM_Controller1|startup_wait_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~34 ),
	.combout(\DRAM_Controller1|Add0~36_combout ),
	.cout(\DRAM_Controller1|Add0~37 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~36 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~38 (
// Equation(s):
// \DRAM_Controller1|Add0~38_combout  = (!\restart_system~q  & !\DRAM_Controller1|Add0~36_combout )

	.dataa(gnd),
	.datab(\restart_system~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Add0~36_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~38 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \DRAM_Controller1|startup_wait_count[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[13] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~39 (
// Equation(s):
// \DRAM_Controller1|Add0~39_combout  = (\DRAM_Controller1|startup_wait_count [14] & ((GND) # (!\DRAM_Controller1|Add0~37 ))) # (!\DRAM_Controller1|startup_wait_count [14] & (\DRAM_Controller1|Add0~37  $ (GND)))
// \DRAM_Controller1|Add0~40  = CARRY((\DRAM_Controller1|startup_wait_count [14]) # (!\DRAM_Controller1|Add0~37 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~37 ),
	.combout(\DRAM_Controller1|Add0~39_combout ),
	.cout(\DRAM_Controller1|Add0~40 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~39 .lut_mask = 16'h3CCF;
defparam \DRAM_Controller1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~41 (
// Equation(s):
// \DRAM_Controller1|Add0~41_combout  = (!\restart_system~q  & \DRAM_Controller1|Add0~39_combout )

	.dataa(gnd),
	.datab(\restart_system~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Add0~39_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~41 .lut_mask = 16'h3300;
defparam \DRAM_Controller1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \DRAM_Controller1|startup_wait_count[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[14] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~42 (
// Equation(s):
// \DRAM_Controller1|Add0~42_combout  = \DRAM_Controller1|Add0~40  $ (!\DRAM_Controller1|startup_wait_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [15]),
	.cin(\DRAM_Controller1|Add0~40 ),
	.combout(\DRAM_Controller1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~42 .lut_mask = 16'hF00F;
defparam \DRAM_Controller1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~44 (
// Equation(s):
// \DRAM_Controller1|Add0~44_combout  = (\DRAM_Controller1|Add0~42_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~42_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~44 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \DRAM_Controller1|startup_wait_count[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[15] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|Equal2~2 (
// Equation(s):
// \DRAM_Controller1|Equal2~2_combout  = (!\DRAM_Controller1|startup_wait_count [15] & (\DRAM_Controller1|startup_wait_count [13] & !\DRAM_Controller1|startup_wait_count [14]))

	.dataa(\DRAM_Controller1|startup_wait_count [15]),
	.datab(\DRAM_Controller1|startup_wait_count [13]),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [14]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~2 .lut_mask = 16'h0044;
defparam \DRAM_Controller1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Equal2~3 (
// Equation(s):
// \DRAM_Controller1|Equal2~3_combout  = (\DRAM_Controller1|Equal2~0_combout  & (\DRAM_Controller1|Equal2~1_combout  & \DRAM_Controller1|Equal2~2_combout ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal2~0_combout ),
	.datac(\DRAM_Controller1|Equal2~1_combout ),
	.datad(\DRAM_Controller1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~3 .lut_mask = 16'hC000;
defparam \DRAM_Controller1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Equal1~0 (
// Equation(s):
// \DRAM_Controller1|Equal1~0_combout  = (!\DRAM_Controller1|startup_wait_count [3] & (!\DRAM_Controller1|startup_wait_count [1] & \DRAM_Controller1|Equal2~3_combout ))

	.dataa(\DRAM_Controller1|startup_wait_count [3]),
	.datab(\DRAM_Controller1|startup_wait_count [1]),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal2~3_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~0 .lut_mask = 16'h1100;
defparam \DRAM_Controller1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Equal5~0 (
// Equation(s):
// \DRAM_Controller1|Equal5~0_combout  = (\DRAM_Controller1|startup_wait_count [2] & (\DRAM_Controller1|startup_wait_count [4] & (!\DRAM_Controller1|startup_wait_count [0] & \DRAM_Controller1|Equal1~0_combout )))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(\DRAM_Controller1|startup_wait_count [4]),
	.datac(\DRAM_Controller1|startup_wait_count [0]),
	.datad(\DRAM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal5~0 .lut_mask = 16'h0800;
defparam \DRAM_Controller1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|state~44 (
// Equation(s):
// \DRAM_Controller1|state~44_combout  = (!\restart_system~q  & ((\DRAM_Controller1|Equal5~0_combout ) # (\DRAM_Controller1|state.s_startup~q )))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal5~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~44 .lut_mask = 16'h00FC;
defparam \DRAM_Controller1|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \DRAM_Controller1|state.s_startup (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_startup .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|state~47 (
// Equation(s):
// \DRAM_Controller1|state~47_combout  = (!\DRAM_Controller1|save_wr~q  & (\DRAM_Controller1|state.s_open_in_1~q  & !\restart_system~q ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|save_wr~q ),
	.datac(\DRAM_Controller1|state.s_open_in_1~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~47 .lut_mask = 16'h0030;
defparam \DRAM_Controller1|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \DRAM_Controller1|state.s_read_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_read_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_read_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_read_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|state~49 (
// Equation(s):
// \DRAM_Controller1|state~49_combout  = (\DRAM_Controller1|state.s_read_1~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_read_1~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~49 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N15
dffeas \DRAM_Controller1|state.s_read_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_read_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_read_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_read_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|state~55 (
// Equation(s):
// \DRAM_Controller1|state~55_combout  = (\DRAM_Controller1|state.s_read_2~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_read_2~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~55 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \DRAM_Controller1|state.s_read_3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_read_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_read_3 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_read_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|state~52 (
// Equation(s):
// \DRAM_Controller1|state~52_combout  = (\DRAM_Controller1|state.s_read_3~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_read_3~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~52 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N3
dffeas \DRAM_Controller1|state.s_read_4 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_read_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_read_4 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_read_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|state~46 (
// Equation(s):
// \DRAM_Controller1|state~46_combout  = (\DRAM_Controller1|state.s_read_4~q ) # (\DRAM_Controller1|state.s_write_3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_read_4~q ),
	.datad(\DRAM_Controller1|state.s_write_3~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~46 .lut_mask = 16'hFFF0;
defparam \DRAM_Controller1|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \DRAM_Controller1|state.s_precharge (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_precharge .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_precharge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|state~62 (
// Equation(s):
// \DRAM_Controller1|state~62_combout  = (\DRAM_Controller1|state.s_precharge~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_precharge~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~62 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N15
dffeas \DRAM_Controller1|state.s_idle_in_9 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_9 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|state~61 (
// Equation(s):
// \DRAM_Controller1|state~61_combout  = (\DRAM_Controller1|state.s_idle_in_9~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_idle_in_9~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~61 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \DRAM_Controller1|state.s_idle_in_8 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_8 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|state~60 (
// Equation(s):
// \DRAM_Controller1|state~60_combout  = (\DRAM_Controller1|state.s_idle_in_8~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_8~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~60 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N3
dffeas \DRAM_Controller1|state.s_idle_in_7 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_7 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \DRAM_Controller1|Add1~0 (
// Equation(s):
// \DRAM_Controller1|Add1~0_combout  = \DRAM_Controller1|refresh_count [0] $ (VCC)
// \DRAM_Controller1|Add1~1  = CARRY(\DRAM_Controller1|refresh_count [0])

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add1~0_combout ),
	.cout(\DRAM_Controller1|Add1~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~0 .lut_mask = 16'h33CC;
defparam \DRAM_Controller1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \DRAM_Controller1|refresh_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
cycloneive_lcell_comb \DRAM_Controller1|Add1~2 (
// Equation(s):
// \DRAM_Controller1|Add1~2_combout  = (\DRAM_Controller1|refresh_count [1] & (!\DRAM_Controller1|Add1~1 )) # (!\DRAM_Controller1|refresh_count [1] & ((\DRAM_Controller1|Add1~1 ) # (GND)))
// \DRAM_Controller1|Add1~3  = CARRY((!\DRAM_Controller1|Add1~1 ) # (!\DRAM_Controller1|refresh_count [1]))

	.dataa(\DRAM_Controller1|refresh_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~1 ),
	.combout(\DRAM_Controller1|Add1~2_combout ),
	.cout(\DRAM_Controller1|Add1~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~2 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~1 (
// Equation(s):
// \DRAM_Controller1|refresh_count~1_combout  = (!\DRAM_Controller1|Equal0~2_combout  & \DRAM_Controller1|Add1~2_combout )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal0~2_combout ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Add1~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~1 .lut_mask = 16'h3300;
defparam \DRAM_Controller1|refresh_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \DRAM_Controller1|refresh_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb \DRAM_Controller1|Add1~4 (
// Equation(s):
// \DRAM_Controller1|Add1~4_combout  = (\DRAM_Controller1|refresh_count [2] & (\DRAM_Controller1|Add1~3  $ (GND))) # (!\DRAM_Controller1|refresh_count [2] & (!\DRAM_Controller1|Add1~3  & VCC))
// \DRAM_Controller1|Add1~5  = CARRY((\DRAM_Controller1|refresh_count [2] & !\DRAM_Controller1|Add1~3 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~3 ),
	.combout(\DRAM_Controller1|Add1~4_combout ),
	.cout(\DRAM_Controller1|Add1~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~4 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~0 (
// Equation(s):
// \DRAM_Controller1|refresh_count~0_combout  = (!\DRAM_Controller1|Equal0~2_combout  & \DRAM_Controller1|Add1~4_combout )

	.dataa(\DRAM_Controller1|Equal0~2_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~0 .lut_mask = 16'h5050;
defparam \DRAM_Controller1|refresh_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \DRAM_Controller1|refresh_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \DRAM_Controller1|Add1~6 (
// Equation(s):
// \DRAM_Controller1|Add1~6_combout  = (\DRAM_Controller1|refresh_count [3] & (!\DRAM_Controller1|Add1~5 )) # (!\DRAM_Controller1|refresh_count [3] & ((\DRAM_Controller1|Add1~5 ) # (GND)))
// \DRAM_Controller1|Add1~7  = CARRY((!\DRAM_Controller1|Add1~5 ) # (!\DRAM_Controller1|refresh_count [3]))

	.dataa(\DRAM_Controller1|refresh_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~5 ),
	.combout(\DRAM_Controller1|Add1~6_combout ),
	.cout(\DRAM_Controller1|Add1~7 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~6 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \DRAM_Controller1|refresh_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
cycloneive_lcell_comb \DRAM_Controller1|Add1~8 (
// Equation(s):
// \DRAM_Controller1|Add1~8_combout  = (\DRAM_Controller1|refresh_count [4] & (\DRAM_Controller1|Add1~7  $ (GND))) # (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|Add1~7  & VCC))
// \DRAM_Controller1|Add1~9  = CARRY((\DRAM_Controller1|refresh_count [4] & !\DRAM_Controller1|Add1~7 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~7 ),
	.combout(\DRAM_Controller1|Add1~8_combout ),
	.cout(\DRAM_Controller1|Add1~9 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~8 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N9
dffeas \DRAM_Controller1|refresh_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \DRAM_Controller1|Add1~10 (
// Equation(s):
// \DRAM_Controller1|Add1~10_combout  = (\DRAM_Controller1|refresh_count [5] & (!\DRAM_Controller1|Add1~9 )) # (!\DRAM_Controller1|refresh_count [5] & ((\DRAM_Controller1|Add1~9 ) # (GND)))
// \DRAM_Controller1|Add1~11  = CARRY((!\DRAM_Controller1|Add1~9 ) # (!\DRAM_Controller1|refresh_count [5]))

	.dataa(\DRAM_Controller1|refresh_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~9 ),
	.combout(\DRAM_Controller1|Add1~10_combout ),
	.cout(\DRAM_Controller1|Add1~11 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~10 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \DRAM_Controller1|refresh_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \DRAM_Controller1|Add1~12 (
// Equation(s):
// \DRAM_Controller1|Add1~12_combout  = (\DRAM_Controller1|refresh_count [6] & (\DRAM_Controller1|Add1~11  $ (GND))) # (!\DRAM_Controller1|refresh_count [6] & (!\DRAM_Controller1|Add1~11  & VCC))
// \DRAM_Controller1|Add1~13  = CARRY((\DRAM_Controller1|refresh_count [6] & !\DRAM_Controller1|Add1~11 ))

	.dataa(\DRAM_Controller1|refresh_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~11 ),
	.combout(\DRAM_Controller1|Add1~12_combout ),
	.cout(\DRAM_Controller1|Add1~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~12 .lut_mask = 16'hA50A;
defparam \DRAM_Controller1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \DRAM_Controller1|refresh_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb \DRAM_Controller1|Add1~14 (
// Equation(s):
// \DRAM_Controller1|Add1~14_combout  = (\DRAM_Controller1|refresh_count [7] & (!\DRAM_Controller1|Add1~13 )) # (!\DRAM_Controller1|refresh_count [7] & ((\DRAM_Controller1|Add1~13 ) # (GND)))
// \DRAM_Controller1|Add1~15  = CARRY((!\DRAM_Controller1|Add1~13 ) # (!\DRAM_Controller1|refresh_count [7]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~13 ),
	.combout(\DRAM_Controller1|Add1~14_combout ),
	.cout(\DRAM_Controller1|Add1~15 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~14 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~2 (
// Equation(s):
// \DRAM_Controller1|refresh_count~2_combout  = (!\DRAM_Controller1|Equal0~2_combout  & \DRAM_Controller1|Add1~14_combout )

	.dataa(\DRAM_Controller1|Equal0~2_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~2 .lut_mask = 16'h5050;
defparam \DRAM_Controller1|refresh_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \DRAM_Controller1|refresh_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb \DRAM_Controller1|Equal0~1 (
// Equation(s):
// \DRAM_Controller1|Equal0~1_combout  = (!\DRAM_Controller1|refresh_count [6] & (\DRAM_Controller1|refresh_count [7] & (!\DRAM_Controller1|refresh_count [4] & !\DRAM_Controller1|refresh_count [5])))

	.dataa(\DRAM_Controller1|refresh_count [6]),
	.datab(\DRAM_Controller1|refresh_count [7]),
	.datac(\DRAM_Controller1|refresh_count [4]),
	.datad(\DRAM_Controller1|refresh_count [5]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~1 .lut_mask = 16'h0004;
defparam \DRAM_Controller1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb \DRAM_Controller1|Add1~16 (
// Equation(s):
// \DRAM_Controller1|Add1~16_combout  = (\DRAM_Controller1|refresh_count [8] & (\DRAM_Controller1|Add1~15  $ (GND))) # (!\DRAM_Controller1|refresh_count [8] & (!\DRAM_Controller1|Add1~15  & VCC))
// \DRAM_Controller1|Add1~17  = CARRY((\DRAM_Controller1|refresh_count [8] & !\DRAM_Controller1|Add1~15 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~15 ),
	.combout(\DRAM_Controller1|Add1~16_combout ),
	.cout(\DRAM_Controller1|Add1~17 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~16 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~3 (
// Equation(s):
// \DRAM_Controller1|refresh_count~3_combout  = (!\DRAM_Controller1|Equal0~2_combout  & \DRAM_Controller1|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal0~2_combout ),
	.datad(\DRAM_Controller1|Add1~16_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~3 .lut_mask = 16'h0F00;
defparam \DRAM_Controller1|refresh_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \DRAM_Controller1|refresh_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
cycloneive_lcell_comb \DRAM_Controller1|Add1~18 (
// Equation(s):
// \DRAM_Controller1|Add1~18_combout  = \DRAM_Controller1|refresh_count [9] $ (\DRAM_Controller1|Add1~17 )

	.dataa(\DRAM_Controller1|refresh_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DRAM_Controller1|Add1~17 ),
	.combout(\DRAM_Controller1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add1~18 .lut_mask = 16'h5A5A;
defparam \DRAM_Controller1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \DRAM_Controller1|refresh_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \DRAM_Controller1|Equal0~0 (
// Equation(s):
// \DRAM_Controller1|Equal0~0_combout  = (!\DRAM_Controller1|refresh_count [3] & (\DRAM_Controller1|refresh_count [2] & (!\DRAM_Controller1|refresh_count [1] & \DRAM_Controller1|refresh_count [0])))

	.dataa(\DRAM_Controller1|refresh_count [3]),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(\DRAM_Controller1|refresh_count [1]),
	.datad(\DRAM_Controller1|refresh_count [0]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~0 .lut_mask = 16'h0400;
defparam \DRAM_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb \DRAM_Controller1|Equal0~2 (
// Equation(s):
// \DRAM_Controller1|Equal0~2_combout  = (\DRAM_Controller1|Equal0~1_combout  & (!\DRAM_Controller1|refresh_count [9] & (\DRAM_Controller1|Equal0~0_combout  & \DRAM_Controller1|refresh_count [8])))

	.dataa(\DRAM_Controller1|Equal0~1_combout ),
	.datab(\DRAM_Controller1|refresh_count [9]),
	.datac(\DRAM_Controller1|Equal0~0_combout ),
	.datad(\DRAM_Controller1|refresh_count [8]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~2 .lut_mask = 16'h2000;
defparam \DRAM_Controller1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Selector18~0 (
// Equation(s):
// \DRAM_Controller1|Selector18~0_combout  = (\DRAM_Controller1|state.s_startup~q  & ((\DRAM_Controller1|pending_refresh~q  & (!\DRAM_Controller1|state.s_idle~q )) # (!\DRAM_Controller1|pending_refresh~q  & ((\DRAM_Controller1|Equal0~2_combout )))))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector18~0 .lut_mask = 16'h4C40;
defparam \DRAM_Controller1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \DRAM_Controller1|pending_refresh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|pending_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|pending_refresh .is_wysiwyg = "true";
defparam \DRAM_Controller1|pending_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|Selector23~0 (
// Equation(s):
// \DRAM_Controller1|Selector23~0_combout  = (\DRAM_Controller1|state.s_idle_in_7~q ) # ((\DRAM_Controller1|state.s_idle~q  & \DRAM_Controller1|pending_refresh~q ))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\DRAM_Controller1|state.s_idle_in_7~q ),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector23~0 .lut_mask = 16'hECEC;
defparam \DRAM_Controller1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \DRAM_Controller1|state.s_idle_in_6 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_6 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|state~59 (
// Equation(s):
// \DRAM_Controller1|state~59_combout  = (\DRAM_Controller1|state.s_idle_in_6~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_6~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~59 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \DRAM_Controller1|state.s_idle_in_5 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_5 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|state~58 (
// Equation(s):
// \DRAM_Controller1|state~58_combout  = (\DRAM_Controller1|state.s_idle_in_5~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_5~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~58 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \DRAM_Controller1|state.s_idle_in_4 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_4 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|state~57 (
// Equation(s):
// \DRAM_Controller1|state~57_combout  = (\DRAM_Controller1|state.s_idle_in_4~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_4~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~57 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \DRAM_Controller1|state.s_idle_in_3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_3 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|state~56 (
// Equation(s):
// \DRAM_Controller1|state~56_combout  = (\DRAM_Controller1|state.s_idle_in_3~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_3~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~56 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \DRAM_Controller1|state.s_idle_in_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|state~53 (
// Equation(s):
// \DRAM_Controller1|state~53_combout  = (\DRAM_Controller1|state.s_idle_in_2~q  & !\restart_system~q )

	.dataa(\DRAM_Controller1|state.s_idle_in_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~53 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \DRAM_Controller1|state.s_idle_in_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Selector41~4 (
// Equation(s):
// \DRAM_Controller1|Selector41~4_combout  = (\DRAM_Controller1|state.s_open_in_1~q  & (((\DRAM_Controller1|save_wr~q )))) # (!\DRAM_Controller1|state.s_open_in_1~q  & (!\DRAM_Controller1|state.s_write_1~q  & (\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|state.s_write_1~q ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|state.s_open_in_1~q ),
	.datad(\DRAM_Controller1|save_wr~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector41~4 .lut_mask = 16'hF404;
defparam \DRAM_Controller1|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \state.s_idle~feeder (
// Equation(s):
// \state.s_idle~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_idle~feeder .lut_mask = 16'hFFFF;
defparam \state.s_idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|data_ready_delay[4]~feeder (
// Equation(s):
// \DRAM_Controller1|data_ready_delay[4]~feeder_combout  = \DRAM_Controller1|state.s_read_1~q 

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_read_1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_ready_delay[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[4]~feeder .lut_mask = 16'hCCCC;
defparam \DRAM_Controller1|data_ready_delay[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \DRAM_Controller1|data_ready_delay[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_ready_delay[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_ready_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_ready_delay[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N5
dffeas \DRAM_Controller1|data_ready_delay[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_Controller1|data_ready_delay [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_ready_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_ready_delay[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \DRAM_Controller1|data_ready_delay[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_Controller1|data_ready_delay [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_ready_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_ready_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|data_ready_delay[1]~feeder (
// Equation(s):
// \DRAM_Controller1|data_ready_delay[1]~feeder_combout  = \DRAM_Controller1|data_ready_delay [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|data_ready_delay [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_ready_delay[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[1]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|data_ready_delay[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \DRAM_Controller1|data_ready_delay[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_ready_delay[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_ready_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_ready_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|data_ready_delay[0]~feeder (
// Equation(s):
// \DRAM_Controller1|data_ready_delay[0]~feeder_combout  = \DRAM_Controller1|data_ready_delay [1]

	.dataa(\DRAM_Controller1|data_ready_delay [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_ready_delay[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[0]~feeder .lut_mask = 16'hAAAA;
defparam \DRAM_Controller1|data_ready_delay[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N27
dffeas \DRAM_Controller1|data_ready_delay[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_ready_delay[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_ready_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_ready_delay[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_ready_delay[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \DRAM_Controller1|data_ready (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_Controller1|data_ready_delay [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_ready .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N0
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\state.s_read~q ) # ((\state.s_read_wait~q  & !\DRAM_Controller1|data_ready~q ))

	.dataa(gnd),
	.datab(\state.s_read~q ),
	.datac(\state.s_read_wait~q ),
	.datad(\DRAM_Controller1|data_ready~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hCCFC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N1
dffeas \state.s_read_wait (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_read_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_read_wait .is_wysiwyg = "true";
defparam \state.s_read_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N26
cycloneive_lcell_comb \leds[0]~0 (
// Equation(s):
// \leds[0]~0_combout  = (\state.s_read_wait~q  & \DRAM_Controller1|data_ready~q )

	.dataa(\state.s_read_wait~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|data_ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds[0]~0 .lut_mask = 16'hA0A0;
defparam \leds[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \state.s_idle (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\state.s_idle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_idle .is_wysiwyg = "true";
defparam \state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state.s_init_wait~q  & \DRAM_Controller1|ready_for_new~q )

	.dataa(gnd),
	.datab(\state.s_init_wait~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCC00;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \state.s_write (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_write .is_wysiwyg = "true";
defparam \state.s_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.s_write~q ) # ((\state.s_write_wait~q  & !\DRAM_Controller1|ready_for_new~q ))

	.dataa(gnd),
	.datab(\state.s_write~q ),
	.datac(\state.s_write_wait~q ),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hCCFC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \state.s_write_wait (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_write_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_write_wait .is_wysiwyg = "true";
defparam \state.s_write_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \state.s_write_wait2~0 (
// Equation(s):
// \state.s_write_wait2~0_combout  = (\DRAM_Controller1|ready_for_new~q  & (\state.s_write_wait~q )) # (!\DRAM_Controller1|ready_for_new~q  & ((\state.s_write_wait2~q )))

	.dataa(gnd),
	.datab(\state.s_write_wait~q ),
	.datac(\state.s_write_wait2~q ),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\state.s_write_wait2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_write_wait2~0 .lut_mask = 16'hCCF0;
defparam \state.s_write_wait2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \state.s_write_wait2 (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\state.s_write_wait2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_write_wait2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_write_wait2 .is_wysiwyg = "true";
defparam \state.s_write_wait2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\sdram_cmd_en~q  & ((\state.s_idle~q ) # ((\state.s_write_wait2~q ) # (!\state.s_init_pll~q ))))

	.dataa(\state.s_idle~q ),
	.datab(\state.s_write_wait2~q ),
	.datac(\sdram_cmd_en~q ),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hE0F0;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\sdram_cmd_en~q  & ((\state.s_init~q ) # ((\state.s_init_wait~q  & !\DRAM_Controller1|ready_for_new~q ))))

	.dataa(\state.s_init_wait~q ),
	.datab(\state.s_init~q ),
	.datac(\sdram_cmd_en~q ),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hC0E0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\Selector11~1_combout ) # ((\state.s_read~q ) # ((\state.s_write~q ) # (\Selector11~0_combout )))

	.dataa(\Selector11~1_combout ),
	.datab(\state.s_read~q ),
	.datac(\state.s_write~q ),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hFFFE;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas sdram_cmd_en(
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_cmd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam sdram_cmd_en.is_wysiwyg = "true";
defparam sdram_cmd_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Selector41~2 (
// Equation(s):
// \DRAM_Controller1|Selector41~2_combout  = (\DRAM_Controller1|got_transaction~q ) # ((\DRAM_Controller1|ready_for_new~q  & \sdram_cmd_en~q ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|ready_for_new~q ),
	.datac(\DRAM_Controller1|got_transaction~q ),
	.datad(\sdram_cmd_en~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector41~2 .lut_mask = 16'hFCF0;
defparam \DRAM_Controller1|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Selector41~3 (
// Equation(s):
// \DRAM_Controller1|Selector41~3_combout  = (\DRAM_Controller1|Selector41~2_combout  & ((\DRAM_Controller1|Selector41~4_combout ) # ((!\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|Equal5~0_combout ))))

	.dataa(\DRAM_Controller1|Selector41~4_combout ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|Selector41~2_combout ),
	.datad(\DRAM_Controller1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector41~3 .lut_mask = 16'hA0B0;
defparam \DRAM_Controller1|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \DRAM_Controller1|got_transaction (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector41~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|got_transaction~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|got_transaction .is_wysiwyg = "true";
defparam \DRAM_Controller1|got_transaction .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Selector0~0 (
// Equation(s):
// \DRAM_Controller1|Selector0~0_combout  = (!\DRAM_Controller1|pending_refresh~q  & (!\DRAM_Controller1|got_transaction~q  & \DRAM_Controller1|state.s_idle~q ))

	.dataa(\DRAM_Controller1|pending_refresh~q ),
	.datab(\DRAM_Controller1|got_transaction~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector0~0 .lut_mask = 16'h1100;
defparam \DRAM_Controller1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|Selector29~0 (
// Equation(s):
// \DRAM_Controller1|Selector29~0_combout  = (\DRAM_Controller1|state.s_idle_in_1~q ) # ((\DRAM_Controller1|Selector0~0_combout ) # ((\DRAM_Controller1|Equal5~0_combout  & !\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|state.s_idle_in_1~q ),
	.datad(\DRAM_Controller1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~0 .lut_mask = 16'hFFF2;
defparam \DRAM_Controller1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \DRAM_Controller1|state.s_idle (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|state~54 (
// Equation(s):
// \DRAM_Controller1|state~54_combout  = (\DRAM_Controller1|state.s_idle~q  & (!\restart_system~q  & (!\DRAM_Controller1|pending_refresh~q  & \DRAM_Controller1|got_transaction~q )))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\restart_system~q ),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(\DRAM_Controller1|got_transaction~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~54 .lut_mask = 16'h0200;
defparam \DRAM_Controller1|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \DRAM_Controller1|state.s_open_in_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_open_in_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_open_in_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_open_in_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|state~50 (
// Equation(s):
// \DRAM_Controller1|state~50_combout  = (\DRAM_Controller1|state.s_open_in_2~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_open_in_2~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~50 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N11
dffeas \DRAM_Controller1|state.s_open_in_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_open_in_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_open_in_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_open_in_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Selector57~0 (
// Equation(s):
// \DRAM_Controller1|Selector57~0_combout  = (\DRAM_Controller1|state.s_open_in_1~q  & \DRAM_Controller1|save_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_open_in_1~q ),
	.datad(\DRAM_Controller1|save_wr~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector57~0 .lut_mask = 16'hF000;
defparam \DRAM_Controller1|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|Selector40~0 (
// Equation(s):
// \DRAM_Controller1|Selector40~0_combout  = (\DRAM_Controller1|state.s_startup~q  & ((\DRAM_Controller1|state.s_open_in_1~q  & ((!\DRAM_Controller1|save_wr~q ))) # (!\DRAM_Controller1|state.s_open_in_1~q  & (\DRAM_Controller1|state.s_write_1~q ))))

	.dataa(\DRAM_Controller1|state.s_write_1~q ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|state.s_open_in_1~q ),
	.datad(\DRAM_Controller1|save_wr~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector40~0 .lut_mask = 16'h08C8;
defparam \DRAM_Controller1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Selector40~1 (
// Equation(s):
// \DRAM_Controller1|Selector40~1_combout  = (\DRAM_Controller1|Selector40~0_combout ) # ((\DRAM_Controller1|ready_for_new~q  & !\sdram_cmd_en~q ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Selector40~0_combout ),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\sdram_cmd_en~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector40~1 .lut_mask = 16'hCCFC;
defparam \DRAM_Controller1|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|Selector40~2 (
// Equation(s):
// \DRAM_Controller1|Selector40~2_combout  = (\DRAM_Controller1|Selector40~1_combout ) # ((!\DRAM_Controller1|Selector57~0_combout  & (!\DRAM_Controller1|state.s_startup~q  & \DRAM_Controller1|Equal5~0_combout )))

	.dataa(\DRAM_Controller1|Selector57~0_combout ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|Equal5~0_combout ),
	.datad(\DRAM_Controller1|Selector40~1_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector40~2 .lut_mask = 16'hFF10;
defparam \DRAM_Controller1|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \DRAM_Controller1|ready_for_new (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|ready_for_new~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|ready_for_new .is_wysiwyg = "true";
defparam \DRAM_Controller1|ready_for_new .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\DRAM_Controller1|ready_for_new~q  & \state.s_write_wait2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\state.s_write_wait2~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF000;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N21
dffeas \state.s_read (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_read .is_wysiwyg = "true";
defparam \state.s_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N30
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\state.s_write~q ) # ((!\state.s_read~q  & (!\state.s_write_wait~q  & \sdram_cmd_wr~q )))

	.dataa(\state.s_read~q ),
	.datab(\state.s_write_wait~q ),
	.datac(\sdram_cmd_wr~q ),
	.datad(\state.s_write~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hFF10;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N18
cycloneive_lcell_comb \sdram_cmd_wr~feeder (
// Equation(s):
// \sdram_cmd_wr~feeder_combout  = \Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_cmd_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_cmd_wr~feeder .lut_mask = 16'hF0F0;
defparam \sdram_cmd_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas sdram_cmd_wr(
	.clk(\master_clk~clkctrl_outclk ),
	.d(\sdram_cmd_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_cmd_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam sdram_cmd_wr.is_wysiwyg = "true";
defparam sdram_cmd_wr.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|save_wr~feeder (
// Equation(s):
// \DRAM_Controller1|save_wr~feeder_combout  = \sdram_cmd_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_cmd_wr~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|save_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|save_wr~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|save_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \DRAM_Controller1|main_proc~0 (
// Equation(s):
// \DRAM_Controller1|main_proc~0_combout  = (\DRAM_Controller1|ready_for_new~q  & \sdram_cmd_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\sdram_cmd_en~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|main_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|main_proc~0 .lut_mask = 16'hF000;
defparam \DRAM_Controller1|main_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \DRAM_Controller1|save_wr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|save_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|main_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|save_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|save_wr .is_wysiwyg = "true";
defparam \DRAM_Controller1|save_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|state~45 (
// Equation(s):
// \DRAM_Controller1|state~45_combout  = (\DRAM_Controller1|save_wr~q  & (\DRAM_Controller1|state.s_open_in_1~q  & !\restart_system~q ))

	.dataa(\DRAM_Controller1|save_wr~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_open_in_1~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~45 .lut_mask = 16'h00A0;
defparam \DRAM_Controller1|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N31
dffeas \DRAM_Controller1|state.s_write_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_write_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_write_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_write_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \DRAM_Controller1|state~48 (
// Equation(s):
// \DRAM_Controller1|state~48_combout  = (\DRAM_Controller1|state.s_write_1~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_write_1~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~48 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \DRAM_Controller1|state.s_write_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_write_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_write_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_write_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|state~51 (
// Equation(s):
// \DRAM_Controller1|state~51_combout  = (\DRAM_Controller1|state.s_write_2~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_write_2~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~51 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \DRAM_Controller1|state.s_write_3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_write_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_write_3 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_write_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|Selector57~1 (
// Equation(s):
// \DRAM_Controller1|Selector57~1_combout  = (\DRAM_Controller1|state.s_open_in_1~q  & (((\DRAM_Controller1|save_wr~q )))) # (!\DRAM_Controller1|state.s_open_in_1~q  & (!\DRAM_Controller1|state.s_write_3~q  & (\DRAM_Controller1|iob_dq_hiz [0])))

	.dataa(\DRAM_Controller1|state.s_write_3~q ),
	.datab(\DRAM_Controller1|state.s_open_in_1~q ),
	.datac(\DRAM_Controller1|iob_dq_hiz [0]),
	.datad(\DRAM_Controller1|save_wr~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector57~1 .lut_mask = 16'hDC10;
defparam \DRAM_Controller1|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N21
dffeas \DRAM_Controller1|iob_dq_hiz[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector57~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dq_hiz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_hiz[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dq_hiz[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N12
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\state.s_write~q ) # ((!\state.s_read~q  & sdram_cmd_data_in[2]))

	.dataa(\state.s_read~q ),
	.datab(\state.s_write~q ),
	.datac(gnd),
	.datad(sdram_cmd_data_in[2]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hDDCC;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \sdram_cmd_data_in[2] (
	.clk(\master_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdram_cmd_data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_cmd_data_in[2] .is_wysiwyg = "true";
defparam \sdram_cmd_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|save_d_in[2]~feeder (
// Equation(s):
// \DRAM_Controller1|save_d_in[2]~feeder_combout  = sdram_cmd_data_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(sdram_cmd_data_in[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|save_d_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|save_d_in[2]~feeder .lut_mask = 16'hF0F0;
defparam \DRAM_Controller1|save_d_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N21
dffeas \DRAM_Controller1|save_d_in[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|save_d_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|main_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|save_d_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|save_d_in[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|save_d_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Selector71~0 (
// Equation(s):
// \DRAM_Controller1|Selector71~0_combout  = (!\DRAM_Controller1|state.s_write_2~q  & !\DRAM_Controller1|state.s_write_1~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_write_2~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|state.s_write_1~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector71~0 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|Selector71~1 (
// Equation(s):
// \DRAM_Controller1|Selector71~1_combout  = (\DRAM_Controller1|iob_data [2] & ((\DRAM_Controller1|state.s_open_in_1~q  & ((!\DRAM_Controller1|save_wr~q ))) # (!\DRAM_Controller1|state.s_open_in_1~q  & (\DRAM_Controller1|Selector71~0_combout ))))

	.dataa(\DRAM_Controller1|state.s_open_in_1~q ),
	.datab(\DRAM_Controller1|Selector71~0_combout ),
	.datac(\DRAM_Controller1|iob_data [2]),
	.datad(\DRAM_Controller1|save_wr~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector71~1 .lut_mask = 16'h40E0;
defparam \DRAM_Controller1|Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Selector71~2 (
// Equation(s):
// \DRAM_Controller1|Selector71~2_combout  = (\DRAM_Controller1|Selector71~1_combout ) # ((\DRAM_Controller1|save_d_in [2] & ((\DRAM_Controller1|Selector57~0_combout ) # (\DRAM_Controller1|state.s_write_1~q ))))

	.dataa(\DRAM_Controller1|save_d_in [2]),
	.datab(\DRAM_Controller1|Selector57~0_combout ),
	.datac(\DRAM_Controller1|Selector71~1_combout ),
	.datad(\DRAM_Controller1|state.s_write_1~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector71~2 .lut_mask = 16'hFAF8;
defparam \DRAM_Controller1|Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N5
dffeas \DRAM_Controller1|iob_data[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector71~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_data[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|iob_cke~0 (
// Equation(s):
// \DRAM_Controller1|iob_cke~0_combout  = (\DRAM_Controller1|iob_cke~q ) # (!\DRAM_Controller1|state.s_startup~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|iob_cke~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_cke~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke~0 .lut_mask = 16'hF3F3;
defparam \DRAM_Controller1|iob_cke~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N9
dffeas \DRAM_Controller1|iob_cke (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_cke~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_cke~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_cke .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \DRAM_Controller1|Equal1~1 (
// Equation(s):
// \DRAM_Controller1|Equal1~1_combout  = (\DRAM_Controller1|startup_wait_count [4]) # (((\DRAM_Controller1|startup_wait_count [2]) # (!\DRAM_Controller1|startup_wait_count [0])) # (!\DRAM_Controller1|Equal1~0_combout ))

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(\DRAM_Controller1|Equal1~0_combout ),
	.datac(\DRAM_Controller1|startup_wait_count [0]),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~1 .lut_mask = 16'hFFBF;
defparam \DRAM_Controller1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|Equal4~0 (
// Equation(s):
// \DRAM_Controller1|Equal4~0_combout  = (((\DRAM_Controller1|startup_wait_count [0]) # (\DRAM_Controller1|startup_wait_count [2])) # (!\DRAM_Controller1|Equal1~0_combout )) # (!\DRAM_Controller1|startup_wait_count [4])

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(\DRAM_Controller1|Equal1~0_combout ),
	.datac(\DRAM_Controller1|startup_wait_count [0]),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal4~0 .lut_mask = 16'hFFF7;
defparam \DRAM_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Equal3~0 (
// Equation(s):
// \DRAM_Controller1|Equal3~0_combout  = (\DRAM_Controller1|Equal2~3_combout  & (\DRAM_Controller1|startup_wait_count [2] & \DRAM_Controller1|startup_wait_count [1]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal2~3_combout ),
	.datac(\DRAM_Controller1|startup_wait_count [2]),
	.datad(\DRAM_Controller1|startup_wait_count [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal3~0 .lut_mask = 16'hC000;
defparam \DRAM_Controller1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Selector2~2 (
// Equation(s):
// \DRAM_Controller1|Selector2~2_combout  = ((\DRAM_Controller1|startup_wait_count [3] & ((!\DRAM_Controller1|startup_wait_count [0]) # (!\DRAM_Controller1|startup_wait_count [4]))) # (!\DRAM_Controller1|startup_wait_count [3] & 
// ((\DRAM_Controller1|startup_wait_count [4]) # (\DRAM_Controller1|startup_wait_count [0])))) # (!\DRAM_Controller1|Equal3~0_combout )

	.dataa(\DRAM_Controller1|startup_wait_count [3]),
	.datab(\DRAM_Controller1|startup_wait_count [4]),
	.datac(\DRAM_Controller1|startup_wait_count [0]),
	.datad(\DRAM_Controller1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~2 .lut_mask = 16'h7EFF;
defparam \DRAM_Controller1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|Selector2~3 (
// Equation(s):
// \DRAM_Controller1|Selector2~3_combout  = (!\DRAM_Controller1|state.s_startup~q  & (\DRAM_Controller1|Equal1~1_combout  & ((\DRAM_Controller1|Equal4~0_combout ) # (!\DRAM_Controller1|Selector2~2_combout ))))

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|Equal4~0_combout ),
	.datad(\DRAM_Controller1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~3 .lut_mask = 16'h4044;
defparam \DRAM_Controller1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|Selector2~4 (
// Equation(s):
// \DRAM_Controller1|Selector2~4_combout  = (!\DRAM_Controller1|Selector2~3_combout  & ((\DRAM_Controller1|state.s_precharge~q ) # ((\DRAM_Controller1|state.s_write_1~q ) # (!\DRAM_Controller1|state.s_startup~q ))))

	.dataa(\DRAM_Controller1|state.s_precharge~q ),
	.datab(\DRAM_Controller1|state.s_write_1~q ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Selector2~3_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~4 .lut_mask = 16'h00EF;
defparam \DRAM_Controller1|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \DRAM_Controller1|iob_command[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \DRAM_Controller1|WideOr1~0 (
// Equation(s):
// \DRAM_Controller1|WideOr1~0_combout  = (\DRAM_Controller1|state.s_startup~q  & (!\DRAM_Controller1|state.s_write_1~q  & (!\DRAM_Controller1|state.s_read_1~q  & !\DRAM_Controller1|state.s_idle~q )))

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(\DRAM_Controller1|state.s_write_1~q ),
	.datac(\DRAM_Controller1|state.s_read_1~q ),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|WideOr1~0 .lut_mask = 16'h0002;
defparam \DRAM_Controller1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|iob_command~0 (
// Equation(s):
// \DRAM_Controller1|iob_command~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & (\DRAM_Controller1|Equal4~0_combout  & \DRAM_Controller1|Selector2~2_combout ))

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal4~0_combout ),
	.datad(\DRAM_Controller1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_command~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_command~0 .lut_mask = 16'h5000;
defparam \DRAM_Controller1|iob_command~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|Selector1~0 (
// Equation(s):
// \DRAM_Controller1|Selector1~0_combout  = (!\DRAM_Controller1|WideOr1~0_combout  & (!\DRAM_Controller1|iob_command~0_combout  & ((\DRAM_Controller1|pending_refresh~q ) # (!\DRAM_Controller1|state.s_idle~q ))))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\DRAM_Controller1|pending_refresh~q ),
	.datac(\DRAM_Controller1|WideOr1~0_combout ),
	.datad(\DRAM_Controller1|iob_command~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~0 .lut_mask = 16'h000D;
defparam \DRAM_Controller1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \DRAM_Controller1|iob_command[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|WideOr0~0 (
// Equation(s):
// \DRAM_Controller1|WideOr0~0_combout  = (!\DRAM_Controller1|state.s_precharge~q  & (\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|state.s_idle~q ))

	.dataa(\DRAM_Controller1|state.s_precharge~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|WideOr0~0 .lut_mask = 16'h0050;
defparam \DRAM_Controller1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \DRAM_Controller1|Selector0~1 (
// Equation(s):
// \DRAM_Controller1|Selector0~1_combout  = (!\DRAM_Controller1|Selector0~0_combout  & (!\DRAM_Controller1|WideOr0~0_combout  & ((!\DRAM_Controller1|iob_command~0_combout ) # (!\DRAM_Controller1|Equal1~1_combout ))))

	.dataa(\DRAM_Controller1|Selector0~0_combout ),
	.datab(\DRAM_Controller1|WideOr0~0_combout ),
	.datac(\DRAM_Controller1|Equal1~1_combout ),
	.datad(\DRAM_Controller1|iob_command~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector0~1 .lut_mask = 16'h0111;
defparam \DRAM_Controller1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \DRAM_Controller1|iob_command[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|Selector15~0 (
// Equation(s):
// \DRAM_Controller1|Selector15~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|Equal4~0_combout )

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector15~0 .lut_mask = 16'h0505;
defparam \DRAM_Controller1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \DRAM_Controller1|iob_address[0]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_address[0]~feeder_combout  = \DRAM_Controller1|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Selector15~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|iob_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N3
dffeas \DRAM_Controller1|iob_address[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \DRAM_Controller1|iob_address[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \DRAM_Controller1|Selector5~0 (
// Equation(s):
// \DRAM_Controller1|Selector5~0_combout  = (\DRAM_Controller1|state.s_precharge~q ) # ((!\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|Equal1~1_combout ))

	.dataa(\DRAM_Controller1|state.s_precharge~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector5~0 .lut_mask = 16'hAAAF;
defparam \DRAM_Controller1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \DRAM_Controller1|iob_address[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \sdram_cmd_byte_en[0]~0 (
// Equation(s):
// \sdram_cmd_byte_en[0]~0_combout  = (sdram_cmd_byte_en[0]) # (\state.s_init~q )

	.dataa(gnd),
	.datab(sdram_cmd_byte_en[0]),
	.datac(\state.s_init~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_cmd_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_cmd_byte_en[0]~0 .lut_mask = 16'hFCFC;
defparam \sdram_cmd_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \sdram_cmd_byte_en[0]~feeder (
// Equation(s):
// \sdram_cmd_byte_en[0]~feeder_combout  = \sdram_cmd_byte_en[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_cmd_byte_en[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_cmd_byte_en[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_cmd_byte_en[0]~feeder .lut_mask = 16'hF0F0;
defparam \sdram_cmd_byte_en[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \sdram_cmd_byte_en[0] (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\sdram_cmd_byte_en[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdram_cmd_byte_en[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_cmd_byte_en[0] .is_wysiwyg = "true";
defparam \sdram_cmd_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|save_byte_en[0]~feeder (
// Equation(s):
// \DRAM_Controller1|save_byte_en[0]~feeder_combout  = sdram_cmd_byte_en[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sdram_cmd_byte_en[0]),
	.cin(gnd),
	.combout(\DRAM_Controller1|save_byte_en[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|save_byte_en[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|save_byte_en[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \DRAM_Controller1|save_byte_en[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|save_byte_en[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|main_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|save_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|save_byte_en[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|save_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneive_lcell_comb \DRAM_Controller1|Selector74~0 (
// Equation(s):
// \DRAM_Controller1|Selector74~0_combout  = (\DRAM_Controller1|Selector71~0_combout  & (!\DRAM_Controller1|state.s_read_2~q  & ((!\DRAM_Controller1|state.s_read_1~q )))) # (!\DRAM_Controller1|Selector71~0_combout  & (((!\DRAM_Controller1|save_byte_en 
// [0]))))

	.dataa(\DRAM_Controller1|state.s_read_2~q ),
	.datab(\DRAM_Controller1|save_byte_en [0]),
	.datac(\DRAM_Controller1|state.s_read_1~q ),
	.datad(\DRAM_Controller1|Selector71~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector74~0 .lut_mask = 16'h0533;
defparam \DRAM_Controller1|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N24
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[1]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[1]~feeder_combout  = \DRAM_Controller1|Selector74~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Selector74~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|iob_dqm[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N25
dffeas \DRAM_Controller1|iob_dqm[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N27
dffeas \DRAM_Controller1|iob_dqm[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:0:ibufa (
	.i(SDRAM_DQ0),
	.ibar(gnd),
	.o(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:0:ibufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:0:ibufa .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N18
cycloneive_lcell_comb \DRAM_Controller1|captured_data[0]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data[0]~feeder_combout  = \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [0]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \DRAM_Controller1|captured_data[0] (
	.clk(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N8
cycloneive_lcell_comb \DRAM_Controller1|captured_data_last[0]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data_last[0]~feeder_combout  = \DRAM_Controller1|captured_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data [0]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data_last[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data_last[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y5_N9
dffeas \DRAM_Controller1|captured_data_last[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data_last[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data_last [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data_last[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N16
cycloneive_lcell_comb \DRAM_Controller1|data_out[0]~feeder (
// Equation(s):
// \DRAM_Controller1|data_out[0]~feeder_combout  = \DRAM_Controller1|captured_data_last [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data_last [0]),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N17
dffeas \DRAM_Controller1|data_out[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|data_ready_delay [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_out[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \leds[0]~feeder (
// Equation(s):
// \leds[0]~feeder_combout  = \DRAM_Controller1|data_out [0]

	.dataa(gnd),
	.datab(\DRAM_Controller1|data_out [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[0]~feeder .lut_mask = 16'hCCCC;
defparam \leds[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \leds[0] (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\leds[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[0]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[0] .is_wysiwyg = "true";
defparam \leds[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:1:ibufa (
	.i(SDRAM_DQ1),
	.ibar(gnd),
	.o(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:1:ibufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:1:ibufa .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N28
cycloneive_lcell_comb \DRAM_Controller1|captured_data[1]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data[1]~feeder_combout  = \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[1]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \DRAM_Controller1|captured_data[1] (
	.clk(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N24
cycloneive_lcell_comb \DRAM_Controller1|captured_data_last[1]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data_last[1]~feeder_combout  = \DRAM_Controller1|captured_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data_last[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[1]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data_last[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \DRAM_Controller1|captured_data_last[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data_last[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data_last [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data_last[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N10
cycloneive_lcell_comb \DRAM_Controller1|data_out[1]~feeder (
// Equation(s):
// \DRAM_Controller1|data_out[1]~feeder_combout  = \DRAM_Controller1|captured_data_last [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data_last [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N11
dffeas \DRAM_Controller1|data_out[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|data_ready_delay [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_out[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \leds[1]~feeder (
// Equation(s):
// \leds[1]~feeder_combout  = \DRAM_Controller1|data_out [1]

	.dataa(gnd),
	.datab(\DRAM_Controller1|data_out [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[1]~feeder .lut_mask = 16'hCCCC;
defparam \leds[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \leds[1] (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\leds[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[1]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[1] .is_wysiwyg = "true";
defparam \leds[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:2:ibufa (
	.i(SDRAM_DQ2),
	.ibar(gnd),
	.o(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:2:ibufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:2:ibufa .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N18
cycloneive_lcell_comb \DRAM_Controller1|captured_data[2]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data[2]~feeder_combout  = \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[2]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N19
dffeas \DRAM_Controller1|captured_data[2] (
	.clk(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N14
cycloneive_lcell_comb \DRAM_Controller1|captured_data_last[2]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data_last[2]~feeder_combout  = \DRAM_Controller1|captured_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data_last[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[2]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data_last[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N15
dffeas \DRAM_Controller1|captured_data_last[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data_last[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data_last [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data_last[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N0
cycloneive_lcell_comb \DRAM_Controller1|data_out[2]~feeder (
// Equation(s):
// \DRAM_Controller1|data_out[2]~feeder_combout  = \DRAM_Controller1|captured_data_last [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data_last [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N1
dffeas \DRAM_Controller1|data_out[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|data_ready_delay [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_out[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \leds[2]~feeder (
// Equation(s):
// \leds[2]~feeder_combout  = \DRAM_Controller1|data_out [2]

	.dataa(gnd),
	.datab(\DRAM_Controller1|data_out [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[2]~feeder .lut_mask = 16'hCCCC;
defparam \leds[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \leds[2] (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\leds[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[2]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[2] .is_wysiwyg = "true";
defparam \leds[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:3:ibufa (
	.i(SDRAM_DQ3),
	.ibar(gnd),
	.o(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:3:ibufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop0:3:ibufa .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y6_N19
dffeas \DRAM_Controller1|captured_data[3] (
	.clk(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|wire_ibufa_o [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N8
cycloneive_lcell_comb \DRAM_Controller1|captured_data_last[3]~feeder (
// Equation(s):
// \DRAM_Controller1|captured_data_last[3]~feeder_combout  = \DRAM_Controller1|captured_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data [3]),
	.cin(gnd),
	.combout(\DRAM_Controller1|captured_data_last[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[3]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|captured_data_last[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N9
dffeas \DRAM_Controller1|captured_data_last[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|captured_data_last[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|captured_data_last [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|captured_data_last[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|captured_data_last[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N6
cycloneive_lcell_comb \DRAM_Controller1|data_out[3]~feeder (
// Equation(s):
// \DRAM_Controller1|data_out[3]~feeder_combout  = \DRAM_Controller1|captured_data_last [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|captured_data_last [3]),
	.cin(gnd),
	.combout(\DRAM_Controller1|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N7
dffeas \DRAM_Controller1|data_out[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRAM_Controller1|data_ready_delay [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|data_out[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \leds[3]~feeder (
// Equation(s):
// \leds[3]~feeder_combout  = \DRAM_Controller1|data_out [3]

	.dataa(gnd),
	.datab(\DRAM_Controller1|data_out [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[3]~feeder .lut_mask = 16'hCCCC;
defparam \leds[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N3
dffeas \leds[3] (
	.clk(\master_clk~clkctrl_outclk ),
	.d(\leds[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[3]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[3] .is_wysiwyg = "true";
defparam \leds[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \SDRAM_DQ4~input (
	.i(SDRAM_DQ4),
	.ibar(gnd),
	.o(\SDRAM_DQ4~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ4~input .bus_hold = "false";
defparam \SDRAM_DQ4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \SDRAM_DQ5~input (
	.i(SDRAM_DQ5),
	.ibar(gnd),
	.o(\SDRAM_DQ5~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ5~input .bus_hold = "false";
defparam \SDRAM_DQ5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ6~input (
	.i(SDRAM_DQ6),
	.ibar(gnd),
	.o(\SDRAM_DQ6~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ6~input .bus_hold = "false";
defparam \SDRAM_DQ6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ7~input (
	.i(SDRAM_DQ7),
	.ibar(gnd),
	.o(\SDRAM_DQ7~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ7~input .bus_hold = "false";
defparam \SDRAM_DQ7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ8~input (
	.i(SDRAM_DQ8),
	.ibar(gnd),
	.o(\SDRAM_DQ8~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ8~input .bus_hold = "false";
defparam \SDRAM_DQ8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ9~input (
	.i(SDRAM_DQ9),
	.ibar(gnd),
	.o(\SDRAM_DQ9~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ9~input .bus_hold = "false";
defparam \SDRAM_DQ9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ10~input (
	.i(SDRAM_DQ10),
	.ibar(gnd),
	.o(\SDRAM_DQ10~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ10~input .bus_hold = "false";
defparam \SDRAM_DQ10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ11~input (
	.i(SDRAM_DQ11),
	.ibar(gnd),
	.o(\SDRAM_DQ11~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ11~input .bus_hold = "false";
defparam \SDRAM_DQ11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ12~input (
	.i(SDRAM_DQ12),
	.ibar(gnd),
	.o(\SDRAM_DQ12~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ12~input .bus_hold = "false";
defparam \SDRAM_DQ12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ13~input (
	.i(SDRAM_DQ13),
	.ibar(gnd),
	.o(\SDRAM_DQ13~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ13~input .bus_hold = "false";
defparam \SDRAM_DQ13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ14~input (
	.i(SDRAM_DQ14),
	.ibar(gnd),
	.o(\SDRAM_DQ14~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ14~input .bus_hold = "false";
defparam \SDRAM_DQ14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ15~input (
	.i(SDRAM_DQ15),
	.ibar(gnd),
	.o(\SDRAM_DQ15~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ15~input .bus_hold = "false";
defparam \SDRAM_DQ15~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
