<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4802" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4802{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4802{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4802{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4802{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_4802{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_4802{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4802{left:429px;bottom:979px;letter-spacing:-0.13px;}
#t8_4802{left:523px;bottom:979px;letter-spacing:-0.12px;}
#t9_4802{left:705px;bottom:979px;}
#ta_4802{left:708px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4802{left:523px;bottom:962px;letter-spacing:-0.11px;}
#tc_4802{left:680px;bottom:962px;}
#td_4802{left:683px;bottom:962px;letter-spacing:-0.12px;}
#te_4802{left:523px;bottom:941px;letter-spacing:-0.11px;}
#tf_4802{left:523px;bottom:924px;letter-spacing:-0.12px;}
#tg_4802{left:81px;bottom:955px;letter-spacing:-0.17px;}
#th_4802{left:138px;bottom:955px;letter-spacing:-0.16px;}
#ti_4802{left:189px;bottom:955px;letter-spacing:-0.14px;}
#tj_4802{left:429px;bottom:955px;letter-spacing:-0.13px;}
#tk_4802{left:81px;bottom:930px;letter-spacing:-0.15px;}
#tl_4802{left:138px;bottom:930px;letter-spacing:-0.17px;}
#tm_4802{left:189px;bottom:930px;letter-spacing:-0.15px;}
#tn_4802{left:429px;bottom:930px;letter-spacing:-0.13px;}
#to_4802{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tp_4802{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tq_4802{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tr_4802{left:429px;bottom:906px;letter-spacing:-0.12px;}
#ts_4802{left:81px;bottom:878px;letter-spacing:-0.16px;}
#tt_4802{left:138px;bottom:878px;letter-spacing:-0.16px;}
#tu_4802{left:189px;bottom:878px;letter-spacing:-0.14px;}
#tv_4802{left:429px;bottom:878px;letter-spacing:-0.13px;}
#tw_4802{left:523px;bottom:878px;letter-spacing:-0.12px;}
#tx_4802{left:705px;bottom:878px;}
#ty_4802{left:708px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4802{left:523px;bottom:862px;letter-spacing:-0.11px;}
#t10_4802{left:680px;bottom:862px;}
#t11_4802{left:683px;bottom:862px;letter-spacing:-0.12px;}
#t12_4802{left:523px;bottom:840px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t13_4802{left:81px;bottom:854px;letter-spacing:-0.17px;}
#t14_4802{left:138px;bottom:854px;letter-spacing:-0.16px;}
#t15_4802{left:189px;bottom:854px;letter-spacing:-0.14px;}
#t16_4802{left:429px;bottom:854px;letter-spacing:-0.13px;}
#t17_4802{left:81px;bottom:830px;letter-spacing:-0.16px;}
#t18_4802{left:138px;bottom:830px;letter-spacing:-0.17px;}
#t19_4802{left:189px;bottom:830px;letter-spacing:-0.15px;}
#t1a_4802{left:429px;bottom:830px;letter-spacing:-0.13px;}
#t1b_4802{left:81px;bottom:805px;letter-spacing:-0.16px;}
#t1c_4802{left:138px;bottom:805px;letter-spacing:-0.16px;}
#t1d_4802{left:189px;bottom:805px;letter-spacing:-0.14px;}
#t1e_4802{left:429px;bottom:805px;letter-spacing:-0.12px;}
#t1f_4802{left:81px;bottom:781px;letter-spacing:-0.16px;}
#t1g_4802{left:138px;bottom:781px;letter-spacing:-0.16px;}
#t1h_4802{left:189px;bottom:781px;letter-spacing:-0.14px;}
#t1i_4802{left:429px;bottom:781px;letter-spacing:-0.13px;}
#t1j_4802{left:523px;bottom:781px;letter-spacing:-0.12px;}
#t1k_4802{left:705px;bottom:781px;}
#t1l_4802{left:708px;bottom:781px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4802{left:523px;bottom:764px;letter-spacing:-0.11px;}
#t1n_4802{left:680px;bottom:764px;}
#t1o_4802{left:683px;bottom:764px;letter-spacing:-0.12px;}
#t1p_4802{left:523px;bottom:742px;letter-spacing:-0.12px;}
#t1q_4802{left:523px;bottom:726px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_4802{left:81px;bottom:756px;letter-spacing:-0.17px;}
#t1s_4802{left:138px;bottom:756px;letter-spacing:-0.16px;}
#t1t_4802{left:189px;bottom:756px;letter-spacing:-0.14px;}
#t1u_4802{left:429px;bottom:756px;letter-spacing:-0.13px;}
#t1v_4802{left:81px;bottom:732px;letter-spacing:-0.17px;}
#t1w_4802{left:138px;bottom:732px;letter-spacing:-0.16px;}
#t1x_4802{left:188px;bottom:732px;letter-spacing:-0.15px;}
#t1y_4802{left:429px;bottom:732px;letter-spacing:-0.13px;}
#t1z_4802{left:81px;bottom:707px;letter-spacing:-0.16px;}
#t20_4802{left:138px;bottom:707px;letter-spacing:-0.16px;}
#t21_4802{left:189px;bottom:707px;letter-spacing:-0.14px;}
#t22_4802{left:429px;bottom:707px;letter-spacing:-0.12px;}
#t23_4802{left:81px;bottom:680px;letter-spacing:-0.16px;}
#t24_4802{left:138px;bottom:680px;letter-spacing:-0.16px;}
#t25_4802{left:189px;bottom:680px;letter-spacing:-0.14px;}
#t26_4802{left:429px;bottom:680px;letter-spacing:-0.13px;}
#t27_4802{left:523px;bottom:680px;letter-spacing:-0.12px;}
#t28_4802{left:705px;bottom:680px;}
#t29_4802{left:708px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_4802{left:523px;bottom:663px;letter-spacing:-0.11px;}
#t2b_4802{left:680px;bottom:663px;}
#t2c_4802{left:683px;bottom:663px;letter-spacing:-0.12px;}
#t2d_4802{left:523px;bottom:642px;letter-spacing:-0.12px;}
#t2e_4802{left:523px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_4802{left:81px;bottom:655px;letter-spacing:-0.16px;}
#t2g_4802{left:138px;bottom:655px;letter-spacing:-0.16px;}
#t2h_4802{left:189px;bottom:655px;letter-spacing:-0.15px;}
#t2i_4802{left:429px;bottom:655px;letter-spacing:-0.12px;}
#t2j_4802{left:81px;bottom:631px;letter-spacing:-0.14px;}
#t2k_4802{left:138px;bottom:631px;letter-spacing:-0.16px;}
#t2l_4802{left:189px;bottom:631px;letter-spacing:-0.15px;}
#t2m_4802{left:429px;bottom:631px;letter-spacing:-0.13px;}
#t2n_4802{left:81px;bottom:606px;letter-spacing:-0.16px;}
#t2o_4802{left:138px;bottom:606px;letter-spacing:-0.16px;}
#t2p_4802{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t2q_4802{left:429px;bottom:606px;letter-spacing:-0.12px;}
#t2r_4802{left:81px;bottom:579px;letter-spacing:-0.16px;}
#t2s_4802{left:138px;bottom:579px;letter-spacing:-0.16px;}
#t2t_4802{left:189px;bottom:579px;letter-spacing:-0.14px;}
#t2u_4802{left:429px;bottom:579px;letter-spacing:-0.13px;}
#t2v_4802{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t2w_4802{left:705px;bottom:579px;}
#t2x_4802{left:708px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_4802{left:523px;bottom:562px;letter-spacing:-0.11px;}
#t2z_4802{left:680px;bottom:562px;}
#t30_4802{left:683px;bottom:562px;letter-spacing:-0.12px;}
#t31_4802{left:523px;bottom:541px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t32_4802{left:523px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t33_4802{left:523px;bottom:507px;letter-spacing:-0.13px;}
#t34_4802{left:81px;bottom:554px;letter-spacing:-0.16px;}
#t35_4802{left:138px;bottom:554px;letter-spacing:-0.16px;}
#t36_4802{left:189px;bottom:554px;letter-spacing:-0.15px;}
#t37_4802{left:429px;bottom:554px;letter-spacing:-0.12px;}
#t38_4802{left:81px;bottom:530px;letter-spacing:-0.16px;}
#t39_4802{left:138px;bottom:530px;letter-spacing:-0.16px;}
#t3a_4802{left:189px;bottom:530px;letter-spacing:-0.15px;}
#t3b_4802{left:429px;bottom:530px;letter-spacing:-0.13px;}
#t3c_4802{left:81px;bottom:506px;letter-spacing:-0.16px;}
#t3d_4802{left:138px;bottom:506px;letter-spacing:-0.16px;}
#t3e_4802{left:189px;bottom:506px;letter-spacing:-0.14px;}
#t3f_4802{left:429px;bottom:506px;letter-spacing:-0.12px;}
#t3g_4802{left:81px;bottom:481px;letter-spacing:-0.16px;}
#t3h_4802{left:138px;bottom:481px;letter-spacing:-0.16px;}
#t3i_4802{left:189px;bottom:481px;letter-spacing:-0.14px;}
#t3j_4802{left:429px;bottom:481px;letter-spacing:-0.13px;}
#t3k_4802{left:523px;bottom:481px;letter-spacing:-0.12px;}
#t3l_4802{left:705px;bottom:481px;}
#t3m_4802{left:708px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_4802{left:523px;bottom:464px;letter-spacing:-0.11px;}
#t3o_4802{left:680px;bottom:464px;}
#t3p_4802{left:683px;bottom:464px;letter-spacing:-0.12px;}
#t3q_4802{left:523px;bottom:443px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t3r_4802{left:523px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t3s_4802{left:523px;bottom:409px;letter-spacing:-0.13px;}
#t3t_4802{left:81px;bottom:457px;letter-spacing:-0.16px;}
#t3u_4802{left:138px;bottom:457px;letter-spacing:-0.16px;}
#t3v_4802{left:189px;bottom:457px;letter-spacing:-0.15px;}
#t3w_4802{left:429px;bottom:457px;letter-spacing:-0.12px;}
#t3x_4802{left:81px;bottom:432px;letter-spacing:-0.14px;}
#t3y_4802{left:138px;bottom:432px;letter-spacing:-0.16px;}
#t3z_4802{left:189px;bottom:432px;letter-spacing:-0.15px;}
#t40_4802{left:429px;bottom:432px;letter-spacing:-0.13px;}
#t41_4802{left:81px;bottom:408px;letter-spacing:-0.16px;}
#t42_4802{left:138px;bottom:408px;letter-spacing:-0.16px;}
#t43_4802{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t44_4802{left:429px;bottom:408px;letter-spacing:-0.12px;}
#t45_4802{left:81px;bottom:383px;letter-spacing:-0.16px;}
#t46_4802{left:138px;bottom:383px;letter-spacing:-0.16px;}
#t47_4802{left:189px;bottom:383px;letter-spacing:-0.14px;}
#t48_4802{left:429px;bottom:383px;letter-spacing:-0.13px;}
#t49_4802{left:523px;bottom:383px;letter-spacing:-0.12px;}
#t4a_4802{left:705px;bottom:383px;}
#t4b_4802{left:708px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4c_4802{left:523px;bottom:367px;letter-spacing:-0.11px;}
#t4d_4802{left:680px;bottom:366px;}
#t4e_4802{left:683px;bottom:367px;letter-spacing:-0.12px;}
#t4f_4802{left:523px;bottom:345px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t4g_4802{left:523px;bottom:328px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t4h_4802{left:523px;bottom:312px;letter-spacing:-0.13px;}
#t4i_4802{left:81px;bottom:359px;letter-spacing:-0.17px;}
#t4j_4802{left:138px;bottom:359px;letter-spacing:-0.16px;}
#t4k_4802{left:189px;bottom:359px;letter-spacing:-0.15px;}
#t4l_4802{left:429px;bottom:359px;letter-spacing:-0.13px;}
#t4m_4802{left:81px;bottom:334px;letter-spacing:-0.16px;}
#t4n_4802{left:138px;bottom:334px;letter-spacing:-0.16px;}
#t4o_4802{left:189px;bottom:334px;letter-spacing:-0.15px;}
#t4p_4802{left:429px;bottom:334px;letter-spacing:-0.13px;}
#t4q_4802{left:81px;bottom:310px;letter-spacing:-0.16px;}
#t4r_4802{left:138px;bottom:310px;letter-spacing:-0.16px;}
#t4s_4802{left:189px;bottom:310px;letter-spacing:-0.14px;}
#t4t_4802{left:429px;bottom:310px;letter-spacing:-0.12px;}
#t4u_4802{left:75px;bottom:286px;letter-spacing:-0.11px;}
#t4v_4802{left:75px;bottom:269px;letter-spacing:-0.12px;}
#t4w_4802{left:70px;bottom:241px;letter-spacing:-0.14px;}
#t4x_4802{left:69px;bottom:222px;letter-spacing:-0.11px;}
#t4y_4802{left:84px;bottom:206px;letter-spacing:-0.11px;}
#t4z_4802{left:145px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t50_4802{left:231px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t51_4802{left:301px;bottom:1068px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t52_4802{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t53_4802{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t54_4802{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t55_4802{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t56_4802{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t57_4802{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t58_4802{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4802{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4802{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4802{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4802{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4802{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4802{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4802{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4802" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4802Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4802" style="-webkit-user-select: none;"><object width="935" height="1210" data="4802/4802.svg" type="image/svg+xml" id="pdf4802" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4802" class="t s1_4802">2-280 </span><span id="t2_4802" class="t s1_4802">Vol. 4 </span>
<span id="t3_4802" class="t s2_4802">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4802" class="t s3_4802">418H </span><span id="t5_4802" class="t s3_4802">1048 </span><span id="t6_4802" class="t s3_4802">IA32_MC6_CTL </span><span id="t7_4802" class="t s3_4802">Package </span><span id="t8_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4802" class="t s4_4802">i</span><span id="ta_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="tb_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="tc_4802" class="t s4_4802">i</span><span id="td_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="te_4802" class="t s3_4802">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="tf_4802" class="t s3_4802">module. </span>
<span id="tg_4802" class="t s3_4802">419H </span><span id="th_4802" class="t s3_4802">1049 </span><span id="ti_4802" class="t s3_4802">IA32_MC6_STATUS </span><span id="tj_4802" class="t s3_4802">Package </span>
<span id="tk_4802" class="t s3_4802">41AH </span><span id="tl_4802" class="t s3_4802">1050 </span><span id="tm_4802" class="t s3_4802">IA32_MC6_ADDR </span><span id="tn_4802" class="t s3_4802">Package </span>
<span id="to_4802" class="t s3_4802">41BH </span><span id="tp_4802" class="t s3_4802">1051 </span><span id="tq_4802" class="t s3_4802">IA32_MC6_MISC </span><span id="tr_4802" class="t s3_4802">Package </span>
<span id="ts_4802" class="t s3_4802">41CH </span><span id="tt_4802" class="t s3_4802">1052 </span><span id="tu_4802" class="t s3_4802">IA32_MC7_CTL </span><span id="tv_4802" class="t s3_4802">Package </span><span id="tw_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4802" class="t s4_4802">i</span><span id="ty_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="tz_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="t10_4802" class="t s4_4802">i</span><span id="t11_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="t12_4802" class="t s3_4802">Bank MC7 reports MC errors from the home agent HA 0. </span>
<span id="t13_4802" class="t s3_4802">41DH </span><span id="t14_4802" class="t s3_4802">1053 </span><span id="t15_4802" class="t s3_4802">IA32_MC7_STATUS </span><span id="t16_4802" class="t s3_4802">Package </span>
<span id="t17_4802" class="t s3_4802">41EH </span><span id="t18_4802" class="t s3_4802">1054 </span><span id="t19_4802" class="t s3_4802">IA32_MC7_ADDR </span><span id="t1a_4802" class="t s3_4802">Package </span>
<span id="t1b_4802" class="t s3_4802">41FH </span><span id="t1c_4802" class="t s3_4802">1055 </span><span id="t1d_4802" class="t s3_4802">IA32_MC7_MISC </span><span id="t1e_4802" class="t s3_4802">Package </span>
<span id="t1f_4802" class="t s3_4802">424H </span><span id="t1g_4802" class="t s3_4802">1060 </span><span id="t1h_4802" class="t s3_4802">IA32_MC9_CTL </span><span id="t1i_4802" class="t s3_4802">Package </span><span id="t1j_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="t1k_4802" class="t s4_4802">i</span><span id="t1l_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="t1m_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="t1n_4802" class="t s4_4802">i</span><span id="t1o_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="t1p_4802" class="t s3_4802">Banks MC9 through MC 10 report MC errors from each </span>
<span id="t1q_4802" class="t s3_4802">channel of the integrated memory controllers. </span>
<span id="t1r_4802" class="t s3_4802">425H </span><span id="t1s_4802" class="t s3_4802">1061 </span><span id="t1t_4802" class="t s3_4802">IA32_MC9_STATUS </span><span id="t1u_4802" class="t s3_4802">Package </span>
<span id="t1v_4802" class="t s3_4802">426H </span><span id="t1w_4802" class="t s3_4802">1062 </span><span id="t1x_4802" class="t s3_4802">IA32_MC9_ADDR </span><span id="t1y_4802" class="t s3_4802">Package </span>
<span id="t1z_4802" class="t s3_4802">427H </span><span id="t20_4802" class="t s3_4802">1063 </span><span id="t21_4802" class="t s3_4802">IA32_MC9_MISC </span><span id="t22_4802" class="t s3_4802">Package </span>
<span id="t23_4802" class="t s3_4802">428H </span><span id="t24_4802" class="t s3_4802">1064 </span><span id="t25_4802" class="t s3_4802">IA32_MC10_CTL </span><span id="t26_4802" class="t s3_4802">Package </span><span id="t27_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="t28_4802" class="t s4_4802">i</span><span id="t29_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="t2a_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="t2b_4802" class="t s4_4802">i</span><span id="t2c_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="t2d_4802" class="t s3_4802">Banks MC9 through MC 10 report MC errors from each </span>
<span id="t2e_4802" class="t s3_4802">channel of the integrated memory controllers. </span>
<span id="t2f_4802" class="t s3_4802">429H </span><span id="t2g_4802" class="t s3_4802">1065 </span><span id="t2h_4802" class="t s3_4802">IA32_MC10_STATUS </span><span id="t2i_4802" class="t s3_4802">Package </span>
<span id="t2j_4802" class="t s3_4802">42AH </span><span id="t2k_4802" class="t s3_4802">1066 </span><span id="t2l_4802" class="t s3_4802">IA32_MC10_ADDR </span><span id="t2m_4802" class="t s3_4802">Package </span>
<span id="t2n_4802" class="t s3_4802">42BH </span><span id="t2o_4802" class="t s3_4802">1067 </span><span id="t2p_4802" class="t s3_4802">IA32_MC10_MISC </span><span id="t2q_4802" class="t s3_4802">Package </span>
<span id="t2r_4802" class="t s3_4802">444H </span><span id="t2s_4802" class="t s3_4802">1092 </span><span id="t2t_4802" class="t s3_4802">IA32_MC17_CTL </span><span id="t2u_4802" class="t s3_4802">Package </span><span id="t2v_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="t2w_4802" class="t s4_4802">i</span><span id="t2x_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="t2y_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="t2z_4802" class="t s4_4802">i</span><span id="t30_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="t31_4802" class="t s3_4802">Bank MC17 reports MC errors from the following pair of </span>
<span id="t32_4802" class="t s3_4802">CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, </span>
<span id="t33_4802" class="t s3_4802">CBo9, CBo12, CBo15. </span>
<span id="t34_4802" class="t s3_4802">445H </span><span id="t35_4802" class="t s3_4802">1093 </span><span id="t36_4802" class="t s3_4802">IA32_MC17_STATUS </span><span id="t37_4802" class="t s3_4802">Package </span>
<span id="t38_4802" class="t s3_4802">446H </span><span id="t39_4802" class="t s3_4802">1094 </span><span id="t3a_4802" class="t s3_4802">IA32_MC17_ADDR </span><span id="t3b_4802" class="t s3_4802">Package </span>
<span id="t3c_4802" class="t s3_4802">447H </span><span id="t3d_4802" class="t s3_4802">1095 </span><span id="t3e_4802" class="t s3_4802">IA32_MC17_MISC </span><span id="t3f_4802" class="t s3_4802">Package </span>
<span id="t3g_4802" class="t s3_4802">448H </span><span id="t3h_4802" class="t s3_4802">1096 </span><span id="t3i_4802" class="t s3_4802">IA32_MC18_CTL </span><span id="t3j_4802" class="t s3_4802">Package </span><span id="t3k_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="t3l_4802" class="t s4_4802">i</span><span id="t3m_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="t3n_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="t3o_4802" class="t s4_4802">i</span><span id="t3p_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="t3q_4802" class="t s3_4802">Bank MC18 reports MC errors from the following pair of </span>
<span id="t3r_4802" class="t s3_4802">CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, </span>
<span id="t3s_4802" class="t s3_4802">CBo10, CBo13, CBo16. </span>
<span id="t3t_4802" class="t s3_4802">449H </span><span id="t3u_4802" class="t s3_4802">1097 </span><span id="t3v_4802" class="t s3_4802">IA32_MC18_STATUS </span><span id="t3w_4802" class="t s3_4802">Package </span>
<span id="t3x_4802" class="t s3_4802">44AH </span><span id="t3y_4802" class="t s3_4802">1098 </span><span id="t3z_4802" class="t s3_4802">IA32_MC18_ADDR </span><span id="t40_4802" class="t s3_4802">Package </span>
<span id="t41_4802" class="t s3_4802">44BH </span><span id="t42_4802" class="t s3_4802">1099 </span><span id="t43_4802" class="t s3_4802">IA32_MC18_MISC </span><span id="t44_4802" class="t s3_4802">Package </span>
<span id="t45_4802" class="t s3_4802">44CH </span><span id="t46_4802" class="t s3_4802">1100 </span><span id="t47_4802" class="t s3_4802">IA32_MC19_CTL </span><span id="t48_4802" class="t s3_4802">Package </span><span id="t49_4802" class="t s3_4802">See Section 16.3.2.1, “IA32_MC</span><span id="t4a_4802" class="t s4_4802">i</span><span id="t4b_4802" class="t s3_4802">_CTL MSRs,” through </span>
<span id="t4c_4802" class="t s3_4802">Section 16.3.2.4, “IA32_MC</span><span id="t4d_4802" class="t s4_4802">i</span><span id="t4e_4802" class="t s3_4802">_MISC MSRs.” </span>
<span id="t4f_4802" class="t s3_4802">Bank MC19 reports MC errors from the following pair of </span>
<span id="t4g_4802" class="t s3_4802">CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, </span>
<span id="t4h_4802" class="t s3_4802">CBo11, CBo14, CBo17. </span>
<span id="t4i_4802" class="t s3_4802">44DH </span><span id="t4j_4802" class="t s3_4802">1101 </span><span id="t4k_4802" class="t s3_4802">IA32_MC19_STATUS </span><span id="t4l_4802" class="t s3_4802">Package </span>
<span id="t4m_4802" class="t s3_4802">44EH </span><span id="t4n_4802" class="t s3_4802">1102 </span><span id="t4o_4802" class="t s3_4802">IA32_MC19_ADDR </span><span id="t4p_4802" class="t s3_4802">Package </span>
<span id="t4q_4802" class="t s3_4802">44FH </span><span id="t4r_4802" class="t s3_4802">1103 </span><span id="t4s_4802" class="t s3_4802">IA32_MC19_MISC </span><span id="t4t_4802" class="t s3_4802">Package </span>
<span id="t4u_4802" class="t s3_4802">See Table 2-20, Table 2-29, Table 2-34, and Table 2-36 for other MSR definitions applicable to processors with a CPUID Signature </span>
<span id="t4v_4802" class="t s3_4802">DisplayFamily_DisplayModel value of 06_56H. </span>
<span id="t4w_4802" class="t s5_4802">NOTES: </span>
<span id="t4x_4802" class="t s3_4802">1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the </span>
<span id="t4y_4802" class="t s3_4802">factory-set configuration is dependent on features specific to the processor and the platform. </span>
<span id="t4z_4802" class="t s6_4802">Table 2-37. </span><span id="t50_4802" class="t s6_4802">Additional MSRs Supported by Intel® Xeon® Processor D with a CPUID Signature </span>
<span id="t51_4802" class="t s6_4802">DisplayFamily_DisplayModel Value of 06_56H </span>
<span id="t52_4802" class="t s7_4802">Register </span>
<span id="t53_4802" class="t s7_4802">Address </span><span id="t54_4802" class="t s7_4802">Register Name / Bit Fields </span><span id="t55_4802" class="t s7_4802">Scope </span><span id="t56_4802" class="t s7_4802">Bit Description </span>
<span id="t57_4802" class="t s7_4802">Hex </span><span id="t58_4802" class="t s7_4802">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
