
BlankTemplateProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013980  0800cca8  0800cca8  0001cca8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020628  08020628  000406a8  2**0
                  CONTENTS
  4 .ARM          00000008  08020628  08020628  00030628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020630  08020630  000406a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08020630  08020630  00030630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08020638  08020638  00030638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006a8  20000000  08020640  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022b8  200006a8  08020ce8  000406a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002960  08020ce8  00042960  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000406a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027343  00000000  00000000  000406d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004684  00000000  00000000  00067a1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001580  00000000  00000000  0006c0a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013f0  00000000  00000000  0006d620  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000345c6  00000000  00000000  0006ea10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001cc70  00000000  00000000  000a2fd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001391e3  00000000  00000000  000bfc46  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000ec  00000000  00000000  001f8e29  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000632c  00000000  00000000  001f8f18  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003378  00000000  00000000  001ff244  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006a8 	.word	0x200006a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cc90 	.word	0x0800cc90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006ac 	.word	0x200006ac
 80001cc:	0800cc90 	.word	0x0800cc90

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <strlen>:
 8000330:	4603      	mov	r3, r0
 8000332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000336:	2a00      	cmp	r2, #0
 8000338:	d1fb      	bne.n	8000332 <strlen+0x2>
 800033a:	1a18      	subs	r0, r3, r0
 800033c:	3801      	subs	r0, #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800047e:	f1a4 0401 	sub.w	r4, r4, #1
 8000482:	d1e9      	bne.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f092 0f00 	teq	r2, #0
 800062a:	bf14      	ite	ne
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800063c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000640:	e720      	b.n	8000484 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_ul2d>:
 8000644:	ea50 0201 	orrs.w	r2, r0, r1
 8000648:	bf08      	it	eq
 800064a:	4770      	bxeq	lr
 800064c:	b530      	push	{r4, r5, lr}
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	e00a      	b.n	800066a <__aeabi_l2d+0x16>

08000654 <__aeabi_l2d>:
 8000654:	ea50 0201 	orrs.w	r2, r0, r1
 8000658:	bf08      	it	eq
 800065a:	4770      	bxeq	lr
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000662:	d502      	bpl.n	800066a <__aeabi_l2d+0x16>
 8000664:	4240      	negs	r0, r0
 8000666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800066a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800066e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000676:	f43f aedc 	beq.w	8000432 <__adddf3+0xe6>
 800067a:	f04f 0203 	mov.w	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	fa00 fc03 	lsl.w	ip, r0, r3
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 fe03 	lsl.w	lr, r1, r3
 80006a2:	ea40 000e 	orr.w	r0, r0, lr
 80006a6:	fa21 f102 	lsr.w	r1, r1, r2
 80006aa:	4414      	add	r4, r2
 80006ac:	e6c1      	b.n	8000432 <__adddf3+0xe6>
 80006ae:	bf00      	nop

080006b0 <__aeabi_dmul>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006be:	bf1d      	ittte	ne
 80006c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006c4:	ea94 0f0c 	teqne	r4, ip
 80006c8:	ea95 0f0c 	teqne	r5, ip
 80006cc:	f000 f8de 	bleq	800088c <__aeabi_dmul+0x1dc>
 80006d0:	442c      	add	r4, r5
 80006d2:	ea81 0603 	eor.w	r6, r1, r3
 80006d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006e2:	bf18      	it	ne
 80006e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f0:	d038      	beq.n	8000764 <__aeabi_dmul+0xb4>
 80006f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000702:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000706:	f04f 0600 	mov.w	r6, #0
 800070a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800070e:	f09c 0f00 	teq	ip, #0
 8000712:	bf18      	it	ne
 8000714:	f04e 0e01 	orrne.w	lr, lr, #1
 8000718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800071c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000724:	d204      	bcs.n	8000730 <__aeabi_dmul+0x80>
 8000726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800072a:	416d      	adcs	r5, r5
 800072c:	eb46 0606 	adc.w	r6, r6, r6
 8000730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800073c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000748:	bf88      	it	hi
 800074a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800074e:	d81e      	bhi.n	800078e <__aeabi_dmul+0xde>
 8000750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000754:	bf08      	it	eq
 8000756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800075a:	f150 0000 	adcs.w	r0, r0, #0
 800075e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000768:	ea46 0101 	orr.w	r1, r6, r1
 800076c:	ea40 0002 	orr.w	r0, r0, r2
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000778:	bfc2      	ittt	gt
 800077a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800077e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000782:	bd70      	popgt	{r4, r5, r6, pc}
 8000784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000788:	f04f 0e00 	mov.w	lr, #0
 800078c:	3c01      	subs	r4, #1
 800078e:	f300 80ab 	bgt.w	80008e8 <__aeabi_dmul+0x238>
 8000792:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000796:	bfde      	ittt	le
 8000798:	2000      	movle	r0, #0
 800079a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800079e:	bd70      	pople	{r4, r5, r6, pc}
 80007a0:	f1c4 0400 	rsb	r4, r4, #0
 80007a4:	3c20      	subs	r4, #32
 80007a6:	da35      	bge.n	8000814 <__aeabi_dmul+0x164>
 80007a8:	340c      	adds	r4, #12
 80007aa:	dc1b      	bgt.n	80007e4 <__aeabi_dmul+0x134>
 80007ac:	f104 0414 	add.w	r4, r4, #20
 80007b0:	f1c4 0520 	rsb	r5, r4, #32
 80007b4:	fa00 f305 	lsl.w	r3, r0, r5
 80007b8:	fa20 f004 	lsr.w	r0, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea40 0002 	orr.w	r0, r0, r2
 80007c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d0:	fa21 f604 	lsr.w	r6, r1, r4
 80007d4:	eb42 0106 	adc.w	r1, r2, r6
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f1c4 040c 	rsb	r4, r4, #12
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f304 	lsl.w	r3, r0, r4
 80007f0:	fa20 f005 	lsr.w	r0, r0, r5
 80007f4:	fa01 f204 	lsl.w	r2, r1, r4
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000804:	f141 0100 	adc.w	r1, r1, #0
 8000808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800080c:	bf08      	it	eq
 800080e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f1c4 0520 	rsb	r5, r4, #32
 8000818:	fa00 f205 	lsl.w	r2, r0, r5
 800081c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000820:	fa20 f304 	lsr.w	r3, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea43 0302 	orr.w	r3, r3, r2
 800082c:	fa21 f004 	lsr.w	r0, r1, r4
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	fa21 f204 	lsr.w	r2, r1, r4
 8000838:	ea20 0002 	bic.w	r0, r0, r2
 800083c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f094 0f00 	teq	r4, #0
 8000850:	d10f      	bne.n	8000872 <__aeabi_dmul+0x1c2>
 8000852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000856:	0040      	lsls	r0, r0, #1
 8000858:	eb41 0101 	adc.w	r1, r1, r1
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	bf08      	it	eq
 8000862:	3c01      	subeq	r4, #1
 8000864:	d0f7      	beq.n	8000856 <__aeabi_dmul+0x1a6>
 8000866:	ea41 0106 	orr.w	r1, r1, r6
 800086a:	f095 0f00 	teq	r5, #0
 800086e:	bf18      	it	ne
 8000870:	4770      	bxne	lr
 8000872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	eb43 0303 	adc.w	r3, r3, r3
 800087c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000880:	bf08      	it	eq
 8000882:	3d01      	subeq	r5, #1
 8000884:	d0f7      	beq.n	8000876 <__aeabi_dmul+0x1c6>
 8000886:	ea43 0306 	orr.w	r3, r3, r6
 800088a:	4770      	bx	lr
 800088c:	ea94 0f0c 	teq	r4, ip
 8000890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000894:	bf18      	it	ne
 8000896:	ea95 0f0c 	teqne	r5, ip
 800089a:	d00c      	beq.n	80008b6 <__aeabi_dmul+0x206>
 800089c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a0:	bf18      	it	ne
 80008a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008a6:	d1d1      	bne.n	800084c <__aeabi_dmul+0x19c>
 80008a8:	ea81 0103 	eor.w	r1, r1, r3
 80008ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ba:	bf06      	itte	eq
 80008bc:	4610      	moveq	r0, r2
 80008be:	4619      	moveq	r1, r3
 80008c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008c4:	d019      	beq.n	80008fa <__aeabi_dmul+0x24a>
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	d102      	bne.n	80008d2 <__aeabi_dmul+0x222>
 80008cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d0:	d113      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	d105      	bne.n	80008e4 <__aeabi_dmul+0x234>
 80008d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008dc:	bf1c      	itt	ne
 80008de:	4610      	movne	r0, r2
 80008e0:	4619      	movne	r1, r3
 80008e2:	d10a      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008e4:	ea81 0103 	eor.w	r1, r1, r3
 80008e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000902:	bd70      	pop	{r4, r5, r6, pc}

08000904 <__aeabi_ddiv>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800090a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800090e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000912:	bf1d      	ittte	ne
 8000914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000918:	ea94 0f0c 	teqne	r4, ip
 800091c:	ea95 0f0c 	teqne	r5, ip
 8000920:	f000 f8a7 	bleq	8000a72 <__aeabi_ddiv+0x16e>
 8000924:	eba4 0405 	sub.w	r4, r4, r5
 8000928:	ea81 0e03 	eor.w	lr, r1, r3
 800092c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000930:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000934:	f000 8088 	beq.w	8000a48 <__aeabi_ddiv+0x144>
 8000938:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800093c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000948:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800094c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000954:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800095c:	429d      	cmp	r5, r3
 800095e:	bf08      	it	eq
 8000960:	4296      	cmpeq	r6, r2
 8000962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000966:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800096a:	d202      	bcs.n	8000972 <__aeabi_ddiv+0x6e>
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	1ab6      	subs	r6, r6, r2
 8000974:	eb65 0503 	sbc.w	r5, r5, r3
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 000c 	orrcs.w	r0, r0, ip
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009e4:	d018      	beq.n	8000a18 <__aeabi_ddiv+0x114>
 80009e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a02:	d1c0      	bne.n	8000986 <__aeabi_ddiv+0x82>
 8000a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a08:	d10b      	bne.n	8000a22 <__aeabi_ddiv+0x11e>
 8000a0a:	ea41 0100 	orr.w	r1, r1, r0
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a16:	e7b6      	b.n	8000986 <__aeabi_ddiv+0x82>
 8000a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a1c:	bf04      	itt	eq
 8000a1e:	4301      	orreq	r1, r0
 8000a20:	2000      	moveq	r0, #0
 8000a22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a26:	bf88      	it	hi
 8000a28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a2c:	f63f aeaf 	bhi.w	800078e <__aeabi_dmul+0xde>
 8000a30:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a34:	bf04      	itt	eq
 8000a36:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a3e:	f150 0000 	adcs.w	r0, r0, #0
 8000a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a54:	bfc2      	ittt	gt
 8000a56:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a64:	f04f 0e00 	mov.w	lr, #0
 8000a68:	3c01      	subs	r4, #1
 8000a6a:	e690      	b.n	800078e <__aeabi_dmul+0xde>
 8000a6c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a70:	e68d      	b.n	800078e <__aeabi_dmul+0xde>
 8000a72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a76:	ea94 0f0c 	teq	r4, ip
 8000a7a:	bf08      	it	eq
 8000a7c:	ea95 0f0c 	teqeq	r5, ip
 8000a80:	f43f af3b 	beq.w	80008fa <__aeabi_dmul+0x24a>
 8000a84:	ea94 0f0c 	teq	r4, ip
 8000a88:	d10a      	bne.n	8000aa0 <__aeabi_ddiv+0x19c>
 8000a8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a8e:	f47f af34 	bne.w	80008fa <__aeabi_dmul+0x24a>
 8000a92:	ea95 0f0c 	teq	r5, ip
 8000a96:	f47f af25 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	e72c      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000aa0:	ea95 0f0c 	teq	r5, ip
 8000aa4:	d106      	bne.n	8000ab4 <__aeabi_ddiv+0x1b0>
 8000aa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aaa:	f43f aefd 	beq.w	80008a8 <__aeabi_dmul+0x1f8>
 8000aae:	4610      	mov	r0, r2
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	e722      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000abe:	f47f aec5 	bne.w	800084c <__aeabi_dmul+0x19c>
 8000ac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ac6:	f47f af0d 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000aca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ace:	f47f aeeb 	bne.w	80008a8 <__aeabi_dmul+0x1f8>
 8000ad2:	e712      	b.n	80008fa <__aeabi_dmul+0x24a>

08000ad4 <__gedf2>:
 8000ad4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ad8:	e006      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__ledf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	e002      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__cmpdf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	bf18      	it	ne
 8000afa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000afe:	d01b      	beq.n	8000b38 <__cmpdf2+0x54>
 8000b00:	b001      	add	sp, #4
 8000b02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b06:	bf0c      	ite	eq
 8000b08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b0c:	ea91 0f03 	teqne	r1, r3
 8000b10:	bf02      	ittt	eq
 8000b12:	ea90 0f02 	teqeq	r0, r2
 8000b16:	2000      	moveq	r0, #0
 8000b18:	4770      	bxeq	lr
 8000b1a:	f110 0f00 	cmn.w	r0, #0
 8000b1e:	ea91 0f03 	teq	r1, r3
 8000b22:	bf58      	it	pl
 8000b24:	4299      	cmppl	r1, r3
 8000b26:	bf08      	it	eq
 8000b28:	4290      	cmpeq	r0, r2
 8000b2a:	bf2c      	ite	cs
 8000b2c:	17d8      	asrcs	r0, r3, #31
 8000b2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b32:	f040 0001 	orr.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b40:	d102      	bne.n	8000b48 <__cmpdf2+0x64>
 8000b42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b46:	d107      	bne.n	8000b58 <__cmpdf2+0x74>
 8000b48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b50:	d1d6      	bne.n	8000b00 <__cmpdf2+0x1c>
 8000b52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b56:	d0d3      	beq.n	8000b00 <__cmpdf2+0x1c>
 8000b58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_cdrcmple>:
 8000b60:	4684      	mov	ip, r0
 8000b62:	4610      	mov	r0, r2
 8000b64:	4662      	mov	r2, ip
 8000b66:	468c      	mov	ip, r1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	e000      	b.n	8000b70 <__aeabi_cdcmpeq>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_cdcmpeq>:
 8000b70:	b501      	push	{r0, lr}
 8000b72:	f7ff ffb7 	bl	8000ae4 <__cmpdf2>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	bf48      	it	mi
 8000b7a:	f110 0f00 	cmnmi.w	r0, #0
 8000b7e:	bd01      	pop	{r0, pc}

08000b80 <__aeabi_dcmpeq>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff fff4 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b88:	bf0c      	ite	eq
 8000b8a:	2001      	moveq	r0, #1
 8000b8c:	2000      	movne	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmplt>:
 8000b94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b98:	f7ff ffea 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b9c:	bf34      	ite	cc
 8000b9e:	2001      	movcc	r0, #1
 8000ba0:	2000      	movcs	r0, #0
 8000ba2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_dcmple>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff ffe0 	bl	8000b70 <__aeabi_cdcmpeq>
 8000bb0:	bf94      	ite	ls
 8000bb2:	2001      	movls	r0, #1
 8000bb4:	2000      	movhi	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmpge>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffce 	bl	8000b60 <__aeabi_cdrcmple>
 8000bc4:	bf94      	ite	ls
 8000bc6:	2001      	movls	r0, #1
 8000bc8:	2000      	movhi	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmpgt>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffc4 	bl	8000b60 <__aeabi_cdrcmple>
 8000bd8:	bf34      	ite	cc
 8000bda:	2001      	movcc	r0, #1
 8000bdc:	2000      	movcs	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpun>:
 8000be4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bec:	d102      	bne.n	8000bf4 <__aeabi_dcmpun+0x10>
 8000bee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bf2:	d10a      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000bf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bfc:	d102      	bne.n	8000c04 <__aeabi_dcmpun+0x20>
 8000bfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0001 	mov.w	r0, #1
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2iz>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c18:	d215      	bcs.n	8000c46 <__aeabi_d2iz+0x36>
 8000c1a:	d511      	bpl.n	8000c40 <__aeabi_d2iz+0x30>
 8000c1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c24:	d912      	bls.n	8000c4c <__aeabi_d2iz+0x3c>
 8000c26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c36:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d105      	bne.n	8000c58 <__aeabi_d2iz+0x48>
 8000c4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	bf08      	it	eq
 8000c52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_d2f>:
 8000c60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c68:	bf24      	itt	cs
 8000c6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c72:	d90d      	bls.n	8000c90 <__aeabi_d2f+0x30>
 8000c74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c88:	bf08      	it	eq
 8000c8a:	f020 0001 	biceq.w	r0, r0, #1
 8000c8e:	4770      	bx	lr
 8000c90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c94:	d121      	bne.n	8000cda <__aeabi_d2f+0x7a>
 8000c96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c9a:	bfbc      	itt	lt
 8000c9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ca0:	4770      	bxlt	lr
 8000ca2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ca6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000caa:	f1c2 0218 	rsb	r2, r2, #24
 8000cae:	f1c2 0c20 	rsb	ip, r2, #32
 8000cb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000cba:	bf18      	it	ne
 8000cbc:	f040 0001 	orrne.w	r0, r0, #1
 8000cc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ccc:	ea40 000c 	orr.w	r0, r0, ip
 8000cd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000cd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd8:	e7cc      	b.n	8000c74 <__aeabi_d2f+0x14>
 8000cda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cde:	d107      	bne.n	8000cf0 <__aeabi_d2f+0x90>
 8000ce0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ce4:	bf1e      	ittt	ne
 8000ce6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cee:	4770      	bxne	lr
 8000cf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <__aeabi_uldivmod>:
 8000d00:	b953      	cbnz	r3, 8000d18 <__aeabi_uldivmod+0x18>
 8000d02:	b94a      	cbnz	r2, 8000d18 <__aeabi_uldivmod+0x18>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	bf08      	it	eq
 8000d08:	2800      	cmpeq	r0, #0
 8000d0a:	bf1c      	itt	ne
 8000d0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d10:	f04f 30ff 	movne.w	r0, #4294967295
 8000d14:	f000 b97a 	b.w	800100c <__aeabi_idiv0>
 8000d18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d20:	f000 f806 	bl	8000d30 <__udivmoddi4>
 8000d24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2c:	b004      	add	sp, #16
 8000d2e:	4770      	bx	lr

08000d30 <__udivmoddi4>:
 8000d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d34:	468c      	mov	ip, r1
 8000d36:	460d      	mov	r5, r1
 8000d38:	4604      	mov	r4, r0
 8000d3a:	9e08      	ldr	r6, [sp, #32]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d151      	bne.n	8000de4 <__udivmoddi4+0xb4>
 8000d40:	428a      	cmp	r2, r1
 8000d42:	4617      	mov	r7, r2
 8000d44:	d96d      	bls.n	8000e22 <__udivmoddi4+0xf2>
 8000d46:	fab2 fe82 	clz	lr, r2
 8000d4a:	f1be 0f00 	cmp.w	lr, #0
 8000d4e:	d00b      	beq.n	8000d68 <__udivmoddi4+0x38>
 8000d50:	f1ce 0c20 	rsb	ip, lr, #32
 8000d54:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d58:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d5c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d60:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d64:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d68:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d6c:	0c25      	lsrs	r5, r4, #16
 8000d6e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d72:	fa1f f987 	uxth.w	r9, r7
 8000d76:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d7a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d7e:	fb08 f309 	mul.w	r3, r8, r9
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d90a      	bls.n	8000d9c <__udivmoddi4+0x6c>
 8000d86:	19ed      	adds	r5, r5, r7
 8000d88:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d8c:	f080 8123 	bcs.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	f240 8120 	bls.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aed      	subs	r5, r5, r3
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000da4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000da8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dac:	fb00 f909 	mul.w	r9, r0, r9
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x98>
 8000db4:	19e4      	adds	r4, r4, r7
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	f080 810a 	bcs.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8107 	bls.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 0409 	sub.w	r4, r4, r9
 8000dcc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d061      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000dd6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dda:	2300      	movs	r3, #0
 8000ddc:	6034      	str	r4, [r6, #0]
 8000dde:	6073      	str	r3, [r6, #4]
 8000de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0xc8>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d054      	beq.n	8000e96 <__udivmoddi4+0x166>
 8000dec:	2100      	movs	r1, #0
 8000dee:	e886 0021 	stmia.w	r6, {r0, r5}
 8000df2:	4608      	mov	r0, r1
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	fab3 f183 	clz	r1, r3
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	f040 808e 	bne.w	8000f1e <__udivmoddi4+0x1ee>
 8000e02:	42ab      	cmp	r3, r5
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xdc>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 80fa 	bhi.w	8001000 <__udivmoddi4+0x2d0>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	46ac      	mov	ip, r5
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d03f      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000e1a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	b912      	cbnz	r2, 8000e2a <__udivmoddi4+0xfa>
 8000e24:	2701      	movs	r7, #1
 8000e26:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e2a:	fab7 fe87 	clz	lr, r7
 8000e2e:	f1be 0f00 	cmp.w	lr, #0
 8000e32:	d134      	bne.n	8000e9e <__udivmoddi4+0x16e>
 8000e34:	1beb      	subs	r3, r5, r7
 8000e36:	0c3a      	lsrs	r2, r7, #16
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e42:	0c25      	lsrs	r5, r4, #16
 8000e44:	fb02 3318 	mls	r3, r2, r8, r3
 8000e48:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e4c:	fb0c f308 	mul.w	r3, ip, r8
 8000e50:	42ab      	cmp	r3, r5
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x134>
 8000e54:	19ed      	adds	r5, r5, r7
 8000e56:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x132>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	f200 80d1 	bhi.w	8001004 <__udivmoddi4+0x2d4>
 8000e62:	4680      	mov	r8, r0
 8000e64:	1aed      	subs	r5, r5, r3
 8000e66:	b2a3      	uxth	r3, r4
 8000e68:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e6c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e70:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e74:	fb0c fc00 	mul.w	ip, ip, r0
 8000e78:	45a4      	cmp	ip, r4
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x15c>
 8000e7c:	19e4      	adds	r4, r4, r7
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x15a>
 8000e84:	45a4      	cmp	ip, r4
 8000e86:	f200 80b8 	bhi.w	8000ffa <__udivmoddi4+0x2ca>
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	eba4 040c 	sub.w	r4, r4, ip
 8000e90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e94:	e79d      	b.n	8000dd2 <__udivmoddi4+0xa2>
 8000e96:	4631      	mov	r1, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	f1ce 0420 	rsb	r4, lr, #32
 8000ea2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ea6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eaa:	fa20 f804 	lsr.w	r8, r0, r4
 8000eae:	0c3a      	lsrs	r2, r7, #16
 8000eb0:	fa25 f404 	lsr.w	r4, r5, r4
 8000eb4:	ea48 0803 	orr.w	r8, r8, r3
 8000eb8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ebc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ec0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ec4:	fa1f fc87 	uxth.w	ip, r7
 8000ec8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ecc:	fb01 f30c 	mul.w	r3, r1, ip
 8000ed0:	42ab      	cmp	r3, r5
 8000ed2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ed6:	d909      	bls.n	8000eec <__udivmoddi4+0x1bc>
 8000ed8:	19ed      	adds	r5, r5, r7
 8000eda:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ede:	f080 808a 	bcs.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	f240 8087 	bls.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee8:	3902      	subs	r1, #2
 8000eea:	443d      	add	r5, r7
 8000eec:	1aeb      	subs	r3, r5, r3
 8000eee:	fa1f f588 	uxth.w	r5, r8
 8000ef2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ef6:	fb02 3310 	mls	r3, r2, r0, r3
 8000efa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000efe:	fb00 f30c 	mul.w	r3, r0, ip
 8000f02:	42ab      	cmp	r3, r5
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1e6>
 8000f06:	19ed      	adds	r5, r5, r7
 8000f08:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0c:	d26f      	bcs.n	8000fee <__udivmoddi4+0x2be>
 8000f0e:	42ab      	cmp	r3, r5
 8000f10:	d96d      	bls.n	8000fee <__udivmoddi4+0x2be>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443d      	add	r5, r7
 8000f16:	1aeb      	subs	r3, r5, r3
 8000f18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f1c:	e78f      	b.n	8000e3e <__udivmoddi4+0x10e>
 8000f1e:	f1c1 0720 	rsb	r7, r1, #32
 8000f22:	fa22 f807 	lsr.w	r8, r2, r7
 8000f26:	408b      	lsls	r3, r1
 8000f28:	fa05 f401 	lsl.w	r4, r5, r1
 8000f2c:	ea48 0303 	orr.w	r3, r8, r3
 8000f30:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f34:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f38:	40fd      	lsrs	r5, r7
 8000f3a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f3e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f42:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f46:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f4a:	fa1f f883 	uxth.w	r8, r3
 8000f4e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f52:	fb09 f408 	mul.w	r4, r9, r8
 8000f56:	42ac      	cmp	r4, r5
 8000f58:	fa02 f201 	lsl.w	r2, r2, r1
 8000f5c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x244>
 8000f62:	18ed      	adds	r5, r5, r3
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d243      	bcs.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	d941      	bls.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	441d      	add	r5, r3
 8000f74:	1b2d      	subs	r5, r5, r4
 8000f76:	fa1f fe8e 	uxth.w	lr, lr
 8000f7a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f7e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f82:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45a0      	cmp	r8, r4
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x26e>
 8000f8e:	18e4      	adds	r4, r4, r3
 8000f90:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f94:	d229      	bcs.n	8000fea <__udivmoddi4+0x2ba>
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	d927      	bls.n	8000fea <__udivmoddi4+0x2ba>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	441c      	add	r4, r3
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba4 0408 	sub.w	r4, r4, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454c      	cmp	r4, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	464d      	mov	r5, r9
 8000fb0:	d315      	bcc.n	8000fde <__udivmoddi4+0x2ae>
 8000fb2:	d012      	beq.n	8000fda <__udivmoddi4+0x2aa>
 8000fb4:	b156      	cbz	r6, 8000fcc <__udivmoddi4+0x29c>
 8000fb6:	ebba 030e 	subs.w	r3, sl, lr
 8000fba:	eb64 0405 	sbc.w	r4, r4, r5
 8000fbe:	fa04 f707 	lsl.w	r7, r4, r7
 8000fc2:	40cb      	lsrs	r3, r1
 8000fc4:	431f      	orrs	r7, r3
 8000fc6:	40cc      	lsrs	r4, r1
 8000fc8:	6037      	str	r7, [r6, #0]
 8000fca:	6074      	str	r4, [r6, #4]
 8000fcc:	2100      	movs	r1, #0
 8000fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	e6f8      	b.n	8000dc8 <__udivmoddi4+0x98>
 8000fd6:	4690      	mov	r8, r2
 8000fd8:	e6e0      	b.n	8000d9c <__udivmoddi4+0x6c>
 8000fda:	45c2      	cmp	sl, r8
 8000fdc:	d2ea      	bcs.n	8000fb4 <__udivmoddi4+0x284>
 8000fde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fe2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7e4      	b.n	8000fb4 <__udivmoddi4+0x284>
 8000fea:	4628      	mov	r0, r5
 8000fec:	e7d7      	b.n	8000f9e <__udivmoddi4+0x26e>
 8000fee:	4640      	mov	r0, r8
 8000ff0:	e791      	b.n	8000f16 <__udivmoddi4+0x1e6>
 8000ff2:	4681      	mov	r9, r0
 8000ff4:	e7be      	b.n	8000f74 <__udivmoddi4+0x244>
 8000ff6:	4601      	mov	r1, r0
 8000ff8:	e778      	b.n	8000eec <__udivmoddi4+0x1bc>
 8000ffa:	3802      	subs	r0, #2
 8000ffc:	443c      	add	r4, r7
 8000ffe:	e745      	b.n	8000e8c <__udivmoddi4+0x15c>
 8001000:	4608      	mov	r0, r1
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xe6>
 8001004:	f1a8 0802 	sub.w	r8, r8, #2
 8001008:	443d      	add	r5, r7
 800100a:	e72b      	b.n	8000e64 <__udivmoddi4+0x134>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001014:	2003      	movs	r0, #3
 8001016:	f001 fea0 	bl	8002d5a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800101a:	200f      	movs	r0, #15
 800101c:	f004 f84a 	bl	80050b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001020:	f002 fa97 	bl	8003552 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick++;
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <HAL_IncTick+0x18>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	4a03      	ldr	r2, [pc, #12]	; (8001044 <HAL_IncTick+0x18>)
 8001038:	6013      	str	r3, [r2, #0]
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	2000070c 	.word	0x2000070c

08001048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return uwTick;
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <HAL_GetTick+0x14>)
 800104e:	681b      	ldr	r3, [r3, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000070c 	.word	0x2000070c

08001060 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001068:	f7ff ffee 	bl	8001048 <HAL_GetTick>
 800106c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001078:	d002      	beq.n	8001080 <HAL_Delay+0x20>
  {
    wait++;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	3301      	adds	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001080:	bf00      	nop
 8001082:	f7ff ffe1 	bl	8001048 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	1ad2      	subs	r2, r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	429a      	cmp	r2, r3
 8001090:	d3f7      	bcc.n	8001082 <HAL_Delay+0x22>
  {
  }
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	75fb      	strb	r3, [r7, #23]
  
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmpCFGR = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
  __IO uint32_t wait_loop_index = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e1b3      	b.n	8001422 <HAL_ADC_Init+0x386>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	691b      	ldr	r3, [r3, #16]
 80010be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d109      	bne.n	80010dc <HAL_ADC_Init+0x40>
  {
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f000 f9af 	bl	800142c <HAL_ADC_MspInit>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010ea:	d107      	bne.n	80010fc <HAL_ADC_Init+0x60>
  {
    /* Exit deep power down mode */ 
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	6812      	ldr	r2, [r2, #0]
 80010f4:	6892      	ldr	r2, [r2, #8]
 80010f6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80010fa:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor 
     re-applied once the ADC voltage regulator is enabled */    
  }
  
  if(HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d119      	bne.n	800113e <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	6812      	ldr	r2, [r2, #0]
 8001112:	6892      	ldr	r2, [r2, #8]
 8001114:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001118:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / (1000000 * 2)));
 800111a:	4ba1      	ldr	r3, [pc, #644]	; (80013a0 <HAL_ADC_Init+0x304>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4aa1      	ldr	r2, [pc, #644]	; (80013a4 <HAL_ADC_Init+0x308>)
 8001120:	fba2 2303 	umull	r2, r3, r2, r3
 8001124:	0cda      	lsrs	r2, r3, #19
 8001126:	4613      	mov	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	4413      	add	r3, r2
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8001130:	e002      	b.n	8001138 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	3b01      	subs	r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f9      	bne.n	8001132 <HAL_ADC_Init+0x96>
  }
  
  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10d      	bne.n	8001168 <HAL_ADC_Init+0xcc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001150:	f043 0210 	orr.w	r2, r3, #16
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800115c:	f043 0201 	orr.w	r2, r3, #1
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	65da      	str	r2, [r3, #92]	; 0x5c
    
    tmp_hal_status = HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	75fb      	strb	r3, [r7, #23]
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if(   (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800116c:	f003 0310 	and.w	r3, r3, #16
 8001170:	2b00      	cmp	r3, #0
 8001172:	f040 814d 	bne.w	8001410 <HAL_ADC_Init+0x374>
     && (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	2b00      	cmp	r3, #0
 8001182:	f040 8145 	bne.w	8001410 <HAL_ADC_Init+0x374>
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800118e:	f043 0202 	orr.w	r2, r3, #2
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register                                 */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001196:	4b84      	ldr	r3, [pc, #528]	; (80013a8 <HAL_ADC_Init+0x30c>)
 8001198:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f003 0303 	and.w	r3, r3, #3
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d108      	bne.n	80011ba <HAL_ADC_Init+0x11e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d101      	bne.n	80011ba <HAL_ADC_Init+0x11e>
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <HAL_ADC_Init+0x120>
 80011ba:	2300      	movs	r3, #0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d17e      	bne.n	80012be <HAL_ADC_Init+0x222>
         (ADC_ANY_OTHER_ENABLED(hadc) == RESET) )
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a79      	ldr	r2, [pc, #484]	; (80013ac <HAL_ADC_Init+0x310>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d120      	bne.n	800120c <HAL_ADC_Init+0x170>
 80011ca:	4b79      	ldr	r3, [pc, #484]	; (80013b0 <HAL_ADC_Init+0x314>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d105      	bne.n	80011e2 <HAL_ADC_Init+0x146>
 80011d6:	4b76      	ldr	r3, [pc, #472]	; (80013b0 <HAL_ADC_Init+0x314>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d00b      	beq.n	80011fa <HAL_ADC_Init+0x15e>
 80011e2:	4b74      	ldr	r3, [pc, #464]	; (80013b4 <HAL_ADC_Init+0x318>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f003 0303 	and.w	r3, r3, #3
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d107      	bne.n	80011fe <HAL_ADC_Init+0x162>
 80011ee:	4b71      	ldr	r3, [pc, #452]	; (80013b4 <HAL_ADC_Init+0x318>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d101      	bne.n	80011fe <HAL_ADC_Init+0x162>
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <HAL_ADC_Init+0x164>
 80011fe:	2300      	movs	r3, #0
 8001200:	2b00      	cmp	r3, #0
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
 800120a:	e04d      	b.n	80012a8 <HAL_ADC_Init+0x20c>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a67      	ldr	r2, [pc, #412]	; (80013b0 <HAL_ADC_Init+0x314>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d120      	bne.n	8001258 <HAL_ADC_Init+0x1bc>
 8001216:	4b65      	ldr	r3, [pc, #404]	; (80013ac <HAL_ADC_Init+0x310>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d105      	bne.n	800122e <HAL_ADC_Init+0x192>
 8001222:	4b62      	ldr	r3, [pc, #392]	; (80013ac <HAL_ADC_Init+0x310>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	2b01      	cmp	r3, #1
 800122c:	d00b      	beq.n	8001246 <HAL_ADC_Init+0x1aa>
 800122e:	4b61      	ldr	r3, [pc, #388]	; (80013b4 <HAL_ADC_Init+0x318>)
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f003 0303 	and.w	r3, r3, #3
 8001236:	2b01      	cmp	r3, #1
 8001238:	d107      	bne.n	800124a <HAL_ADC_Init+0x1ae>
 800123a:	4b5e      	ldr	r3, [pc, #376]	; (80013b4 <HAL_ADC_Init+0x318>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b01      	cmp	r3, #1
 8001244:	d101      	bne.n	800124a <HAL_ADC_Init+0x1ae>
 8001246:	2301      	movs	r3, #1
 8001248:	e000      	b.n	800124c <HAL_ADC_Init+0x1b0>
 800124a:	2300      	movs	r3, #0
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b00      	cmp	r3, #0
 8001254:	d120      	bne.n	8001298 <HAL_ADC_Init+0x1fc>
 8001256:	e013      	b.n	8001280 <HAL_ADC_Init+0x1e4>
 8001258:	4b54      	ldr	r3, [pc, #336]	; (80013ac <HAL_ADC_Init+0x310>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f003 0303 	and.w	r3, r3, #3
 8001260:	2b01      	cmp	r3, #1
 8001262:	d107      	bne.n	8001274 <HAL_ADC_Init+0x1d8>
 8001264:	4b51      	ldr	r3, [pc, #324]	; (80013ac <HAL_ADC_Init+0x310>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	2b01      	cmp	r3, #1
 800126e:	d101      	bne.n	8001274 <HAL_ADC_Init+0x1d8>
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <HAL_ADC_Init+0x1da>
 8001274:	2300      	movs	r3, #0
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d10b      	bne.n	8001298 <HAL_ADC_Init+0x1fc>
 8001280:	4b4b      	ldr	r3, [pc, #300]	; (80013b0 <HAL_ADC_Init+0x314>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f003 0303 	and.w	r3, r3, #3
 8001288:	2b01      	cmp	r3, #1
 800128a:	d107      	bne.n	800129c <HAL_ADC_Init+0x200>
 800128c:	4b48      	ldr	r3, [pc, #288]	; (80013b0 <HAL_ADC_Init+0x314>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	2b01      	cmp	r3, #1
 8001296:	d101      	bne.n	800129c <HAL_ADC_Init+0x200>
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <HAL_ADC_Init+0x202>
 800129c:	2300      	movs	r3, #0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	bf0c      	ite	eq
 80012a2:	2301      	moveq	r3, #1
 80012a4:	2300      	movne	r3, #0
 80012a6:	b2db      	uxtb	r3, r3
    if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d008      	beq.n	80012be <HAL_ADC_Init+0x222>
      /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
           
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_PRESC|ADC_CCR_CKMODE, hadc->Init.ClockPrescaler);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	431a      	orrs	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	609a      	str	r2, [r3, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                           |
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 80012c8:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                         |
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                           |
 80012ce:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                        |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                         |
 80012d4:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS(hadc->Init.DiscontinuousConvMode)  );
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012da:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d106      	bne.n	80012f6 <HAL_ADC_Init+0x25a>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ec:	3b01      	subs	r3, #1
 80012ee:	045b      	lsls	r3, r3, #17
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
    /* start.                                                                 */
    /*  - external trigger to start conversion     Init.ExternalTrigConv      */
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /* Note:  parameter ExternalTrigConvEdge set to "trigger edge none" is    */
    /*        equivalent to software start.                                   */
    if ((hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d00b      	beq.n	8001316 <HAL_ADC_Init+0x27a>
    &&  (hadc->Init.ExternalTrigConvEdge != ADC_EXTERNALTRIGCONVEDGE_NONE))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	2b00      	cmp	r3, #0
 8001304:	d007      	beq.n	8001316 <HAL_ADC_Init+0x27a>
    {
      tmpCFGR |= ( hadc->Init.ExternalTrigConv |  hadc->Init.ExternalTrigConvEdge);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4313      	orrs	r3, r2
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4313      	orrs	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
    }
    
     /* Update Configuration Register CFGR */
     MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68d9      	ldr	r1, [r3, #12]
 8001320:	4b25      	ldr	r3, [pc, #148]	; (80013b8 <HAL_ADC_Init+0x31c>)
 8001322:	400b      	ands	r3, r1
 8001324:	6939      	ldr	r1, [r7, #16]
 8001326:	430b      	orrs	r3, r1
 8001328:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	f003 030c 	and.w	r3, r3, #12
 8001334:	2b00      	cmp	r3, #0
 8001336:	d149      	bne.n	80013cc <HAL_ADC_Init+0x330>
    {
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                 |
                  ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001342:	005b      	lsls	r3, r3, #1
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                 |
 8001344:	4313      	orrs	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
               
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);                    
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001356:	f023 0302 	bic.w	r3, r3, #2
 800135a:	6939      	ldr	r1, [r7, #16]
 800135c:	430b      	orrs	r3, r1
 800135e:	60d3      	str	r3, [r2, #12]
    
      if (hadc->Init.OversamplingMode == ENABLE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001364:	2b01      	cmp	r3, #1
 8001366:	d129      	bne.n	80013bc <HAL_ADC_Init+0x320>
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));
        
        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136c:	2b01      	cmp	r3, #1
       /* Configuration of Oversampler:                                       */
       /*  - Oversampling Ratio                                               */
       /*  - Right bit shift                                                  */
       /*  - Triggered mode                                                   */
       /*  - Oversampling mode (continued/resumed)                            */
       MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS, 
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800137c:	f023 0305 	bic.w	r3, r3, #5
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	6c08      	ldr	r0, [r1, #64]	; 0x40
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8001388:	4308      	orrs	r0, r1
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	6c89      	ldr	r1, [r1, #72]	; 0x48
 800138e:	4308      	orrs	r0, r1
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8001394:	4301      	orrs	r1, r0
 8001396:	430b      	orrs	r3, r1
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6113      	str	r3, [r2, #16]
 800139e:	e015      	b.n	80013cc <HAL_ADC_Init+0x330>
 80013a0:	2000002c 	.word	0x2000002c
 80013a4:	431bde83 	.word	0x431bde83
 80013a8:	50040300 	.word	0x50040300
 80013ac:	50040000 	.word	0x50040000
 80013b0:	50040100 	.word	0x50040100
 80013b4:	50040200 	.word	0x50040200
 80013b8:	fff0c007 	.word	0xfff0c007
                               hadc->Init.Oversampling.OversamplingStopReset);
      }
      else
      {
        /* Disable Regular OverSampling */
        CLEAR_BIT( hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	6912      	ldr	r2, [r2, #16]
 80013c6:	f022 0201 	bic.w	r2, r2, #1
 80013ca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d10c      	bne.n	80013ee <HAL_ADC_Init+0x352>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));  
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80013de:	f022 010f 	bic.w	r1, r2, #15
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	6a12      	ldr	r2, [r2, #32]
 80013e6:	3a01      	subs	r2, #1
 80013e8:	430a      	orrs	r2, r1
 80013ea:	631a      	str	r2, [r3, #48]	; 0x30
 80013ec:	e007      	b.n	80013fe <HAL_ADC_Init+0x362>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6812      	ldr	r2, [r2, #0]
 80013f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80013f8:	f022 020f 	bic.w	r2, r2, #15
 80013fc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001402:	f023 0303 	bic.w	r3, r3, #3
 8001406:	f043 0201 	orr.w	r2, r3, #1
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	659a      	str	r2, [r3, #88]	; 0x58
 800140e:	e007      	b.n	8001420 <HAL_ADC_Init+0x384>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	f043 0210 	orr.w	r2, r3, #16
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001420:	7dfb      	ldrb	r3, [r7, #23]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop

0800142c <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_Flag_End = 0U;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  uint32_t tmp_cfgr = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	2b08      	cmp	r3, #8
 800145c:	d102      	bne.n	8001464 <HAL_ADC_PollForConversion+0x24>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800145e:	2308      	movs	r3, #8
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	e04a      	b.n	80014fa <HAL_ADC_PollForConversion+0xba>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if(ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE(hadc) == RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a70      	ldr	r2, [pc, #448]	; (800162c <HAL_ADC_PollForConversion+0x1ec>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d004      	beq.n	8001478 <HAL_ADC_PollForConversion+0x38>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a6f      	ldr	r2, [pc, #444]	; (8001630 <HAL_ADC_PollForConversion+0x1f0>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d113      	bne.n	80014a0 <HAL_ADC_PollForConversion+0x60>
 8001478:	4b6e      	ldr	r3, [pc, #440]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 031f 	and.w	r3, r3, #31
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00d      	beq.n	80014a0 <HAL_ADC_PollForConversion+0x60>
 8001484:	4b6b      	ldr	r3, [pc, #428]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f003 031f 	and.w	r3, r3, #31
 800148c:	2b05      	cmp	r3, #5
 800148e:	d007      	beq.n	80014a0 <HAL_ADC_PollForConversion+0x60>
 8001490:	4b68      	ldr	r3, [pc, #416]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 031f 	and.w	r3, r3, #31
 8001498:	2b09      	cmp	r3, #9
 800149a:	d001      	beq.n	80014a0 <HAL_ADC_PollForConversion+0x60>
 800149c:	2301      	movs	r3, #1
 800149e:	e000      	b.n	80014a2 <HAL_ADC_PollForConversion+0x62>
 80014a0:	2300      	movs	r3, #0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d111      	bne.n	80014ca <HAL_ADC_PollForConversion+0x8a>
    {
      /* Check ADC DMA mode in independant mode */
      if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d007      	beq.n	80014c4 <HAL_ADC_PollForConversion+0x84>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b8:	f043 0220 	orr.w	r2, r3, #32
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	659a      	str	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0af      	b.n	8001624 <HAL_ADC_PollForConversion+0x1e4>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80014c4:	2304      	movs	r3, #4
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	e017      	b.n	80014fa <HAL_ADC_PollForConversion+0xba>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode */
      if(ADC_MULTIMODE_DMA_ENABLED(hadc))
 80014ca:	4b5a      	ldr	r3, [pc, #360]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014d6:	d006      	beq.n	80014e6 <HAL_ADC_PollForConversion+0xa6>
 80014d8:	4b56      	ldr	r3, [pc, #344]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014e0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80014e4:	d107      	bne.n	80014f6 <HAL_ADC_PollForConversion+0xb6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ea:	f043 0220 	orr.w	r2, r3, #32
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	659a      	str	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e096      	b.n	8001624 <HAL_ADC_PollForConversion+0x1e4>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80014f6:	2304      	movs	r3, #4
 80014f8:	617b      	str	r3, [r7, #20]
      }
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80014fa:	f7ff fda5 	bl	8001048 <HAL_GetTick>
 80014fe:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_End))
 8001500:	e01a      	b.n	8001538 <HAL_ADC_PollForConversion+0xf8>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001508:	d016      	beq.n	8001538 <HAL_ADC_PollForConversion+0xf8>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d007      	beq.n	8001520 <HAL_ADC_PollForConversion+0xe0>
 8001510:	f7ff fd9a 	bl	8001048 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	1ad2      	subs	r2, r2, r3
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d90b      	bls.n	8001538 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001524:	f043 0204 	orr.w	r2, r3, #4
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        
        return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e075      	b.n	8001624 <HAL_ADC_PollForConversion+0x1e4>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_End))
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	4013      	ands	r3, r2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0dd      	beq.n	8001502 <HAL_ADC_PollForConversion+0xc2>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800155c:	2b00      	cmp	r3, #0
 800155e:	d11c      	bne.n	800159a <HAL_ADC_PollForConversion+0x15a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69db      	ldr	r3, [r3, #28]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001564:	2b00      	cmp	r3, #0
 8001566:	d118      	bne.n	800159a <HAL_ADC_PollForConversion+0x15a>
  {
    /* Check whether end of sequence is reached */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	2b08      	cmp	r3, #8
 8001574:	d111      	bne.n	800159a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	659a      	str	r2, [r3, #88]	; 0x58
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d105      	bne.n	800159a <HAL_ADC_PollForConversion+0x15a>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001592:	f043 0201 	orr.w	r2, r3, #1
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if (ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc)) 
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a23      	ldr	r2, [pc, #140]	; (800162c <HAL_ADC_PollForConversion+0x1ec>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d016      	beq.n	80015d2 <HAL_ADC_PollForConversion+0x192>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a23      	ldr	r2, [pc, #140]	; (8001638 <HAL_ADC_PollForConversion+0x1f8>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d011      	beq.n	80015d2 <HAL_ADC_PollForConversion+0x192>
 80015ae:	4b21      	ldr	r3, [pc, #132]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 031f 	and.w	r3, r3, #31
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <HAL_ADC_PollForConversion+0x192>
 80015ba:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 031f 	and.w	r3, r3, #31
 80015c2:	2b05      	cmp	r3, #5
 80015c4:	d005      	beq.n	80015d2 <HAL_ADC_PollForConversion+0x192>
 80015c6:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <HAL_ADC_PollForConversion+0x1f4>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 031f 	and.w	r3, r3, #31
 80015ce:	2b09      	cmp	r3, #9
 80015d0:	d104      	bne.n	80015dc <HAL_ADC_PollForConversion+0x19c>
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);  
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	e011      	b.n	8001600 <HAL_ADC_PollForConversion+0x1c0>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = ADC_MASTER_REGISTER(hadc);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a12      	ldr	r2, [pc, #72]	; (800162c <HAL_ADC_PollForConversion+0x1ec>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d004      	beq.n	80015f0 <HAL_ADC_PollForConversion+0x1b0>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a13      	ldr	r2, [pc, #76]	; (8001638 <HAL_ADC_PollForConversion+0x1f8>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d102      	bne.n	80015f6 <HAL_ADC_PollForConversion+0x1b6>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	e000      	b.n	80015f8 <HAL_ADC_PollForConversion+0x1b8>
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <HAL_ADC_PollForConversion+0x1ec>)
 80015f8:	60bb      	str	r3, [r7, #8]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	613b      	str	r3, [r7, #16]
  }
  
  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	2b08      	cmp	r3, #8
 8001604:	d104      	bne.n	8001610 <HAL_ADC_PollForConversion+0x1d0>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);  
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2208      	movs	r2, #8
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	e008      	b.n	8001622 <HAL_ADC_PollForConversion+0x1e2>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d103      	bne.n	8001622 <HAL_ADC_PollForConversion+0x1e2>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	220c      	movs	r2, #12
 8001620:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	50040000 	.word	0x50040000
 8001630:	50040100 	.word	0x50040100
 8001634:	50040300 	.word	0x50040300
 8001638:	50040200 	.word	0x50040200

0800163c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001644:	2300      	movs	r3, #0
 8001646:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	2b00      	cmp	r3, #0
 8001654:	f040 8120 	bne.w	8001898 <HAL_ADC_Start_IT+0x25c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800165e:	2b01      	cmp	r3, #1
 8001660:	d101      	bne.n	8001666 <HAL_ADC_Start_IT+0x2a>
 8001662:	2302      	movs	r3, #2
 8001664:	e11b      	b.n	800189e <HAL_ADC_Start_IT+0x262>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2201      	movs	r2, #1
 800166a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f000 ff98 	bl	80025a4 <ADC_Enable>
 8001674:	4603      	mov	r3, r0
 8001676:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	2b00      	cmp	r3, #0
 800167c:	f040 8107 	bne.w	800188e <HAL_ADC_Start_IT+0x252>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001684:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001688:	f023 0301 	bic.w	r3, r3, #1
 800168c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - by default if ADC is Master or Independent or if multimode feature is not available
        - if multimode setting is set to independent mode (no dual regular or injected conversions are configured) */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a83      	ldr	r2, [pc, #524]	; (80018a8 <HAL_ADC_Start_IT+0x26c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d00a      	beq.n	80016b4 <HAL_ADC_Start_IT+0x78>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a82      	ldr	r2, [pc, #520]	; (80018ac <HAL_ADC_Start_IT+0x270>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d005      	beq.n	80016b4 <HAL_ADC_Start_IT+0x78>
 80016a8:	4b81      	ldr	r3, [pc, #516]	; (80018b0 <HAL_ADC_Start_IT+0x274>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f003 031f 	and.w	r3, r3, #31
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d105      	bne.n	80016c0 <HAL_ADC_Start_IT+0x84>
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	659a      	str	r2, [r3, #88]	; 0x58
      }
      
      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016cc:	d106      	bne.n	80016dc <HAL_ADC_Start_IT+0xa0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d2:	f023 0206 	bic.w	r2, r3, #6
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80016da:	e002      	b.n	80016e2 <HAL_ADC_Start_IT+0xa6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc); 
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	65da      	str	r2, [r3, #92]	; 0x5c
      }
      
      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	221c      	movs	r2, #28
 80016e8:	601a      	str	r2, [r3, #0]
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      
      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	6852      	ldr	r2, [r2, #4]
 80016fc:	f022 021c 	bic.w	r2, r2, #28
 8001700:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2b08      	cmp	r3, #8
 8001708:	d108      	bne.n	800171c <HAL_ADC_Start_IT+0xe0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	6812      	ldr	r2, [r2, #0]
 8001712:	6852      	ldr	r2, [r2, #4]
 8001714:	f042 0208 	orr.w	r2, r2, #8
 8001718:	605a      	str	r2, [r3, #4]
          break;
 800171a:	e008      	b.n	800172e <HAL_ADC_Start_IT+0xf2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6812      	ldr	r2, [r2, #0]
 8001724:	6852      	ldr	r2, [r2, #4]
 8001726:	f042 0204 	orr.w	r2, r2, #4
 800172a:	605a      	str	r2, [r3, #4]
          break;
 800172c:	bf00      	nop
      
      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001732:	2b00      	cmp	r3, #0
 8001734:	d107      	bne.n	8001746 <HAL_ADC_Start_IT+0x10a>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);  
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	6812      	ldr	r2, [r2, #0]
 800173e:	6852      	ldr	r2, [r2, #4]
 8001740:	f042 0210 	orr.w	r2, r2, #16
 8001744:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */ 
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if(ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a57      	ldr	r2, [pc, #348]	; (80018a8 <HAL_ADC_Start_IT+0x26c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d016      	beq.n	800177e <HAL_ADC_Start_IT+0x142>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a55      	ldr	r2, [pc, #340]	; (80018ac <HAL_ADC_Start_IT+0x270>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d011      	beq.n	800177e <HAL_ADC_Start_IT+0x142>
 800175a:	4b55      	ldr	r3, [pc, #340]	; (80018b0 <HAL_ADC_Start_IT+0x274>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 031f 	and.w	r3, r3, #31
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00b      	beq.n	800177e <HAL_ADC_Start_IT+0x142>
 8001766:	4b52      	ldr	r3, [pc, #328]	; (80018b0 <HAL_ADC_Start_IT+0x274>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 031f 	and.w	r3, r3, #31
 800176e:	2b05      	cmp	r3, #5
 8001770:	d005      	beq.n	800177e <HAL_ADC_Start_IT+0x142>
 8001772:	4b4f      	ldr	r3, [pc, #316]	; (80018b0 <HAL_ADC_Start_IT+0x274>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 031f 	and.w	r3, r3, #31
 800177a:	2b09      	cmp	r3, #9
 800177c:	d13d      	bne.n	80017fa <HAL_ADC_Start_IT+0x1be>
      {
        /* Multimode feature is not available or ADC Instance is Independent or Master, 
           or is not Slave ADC with dual regular conversions enabled.         
           Then set HAL_ADC_STATE_INJ_BUSY and reset HAL_ADC_STATE_INJ_EOC if JAUTO is set. */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d02d      	beq.n	80017e8 <HAL_ADC_Start_IT+0x1ac>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001790:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001794:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Enable as well injected interruptions in case 
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch(hadc->Init.EOCSelection)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	2b08      	cmp	r3, #8
 80017a2:	d110      	bne.n	80017c6 <HAL_ADC_Start_IT+0x18a>
          {
            case ADC_EOC_SEQ_CONV: 
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	6812      	ldr	r2, [r2, #0]
 80017ac:	6852      	ldr	r2, [r2, #4]
 80017ae:	f022 0220 	bic.w	r2, r2, #32
 80017b2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	6852      	ldr	r2, [r2, #4]
 80017be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017c2:	605a      	str	r2, [r3, #4]
            break;
 80017c4:	e010      	b.n	80017e8 <HAL_ADC_Start_IT+0x1ac>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	6852      	ldr	r2, [r2, #4]
 80017d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017d4:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	6852      	ldr	r2, [r2, #4]
 80017e0:	f042 0220 	orr.w	r2, r2, #32
 80017e4:	605a      	str	r2, [r3, #4]
            break;
 80017e6:	bf00      	nop
          }
        }
        
        /* Start ADC group regular conversion */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	6812      	ldr	r2, [r2, #0]
 80017f0:	6892      	ldr	r2, [r2, #8]
 80017f2:	f042 0204 	orr.w	r2, r2, #4
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	e050      	b.n	800189c <HAL_ADC_Start_IT+0x260>
      }
      else
      {
        /* hadc is the handle of a Slave ADC with dual regular conversions
           enabled. Therefore, ADC_CR_ADSTART is NOT set */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	659a      	str	r2, [r3, #88]	; 0x58
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = ADC_MASTER_REGISTER(hadc); 
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a27      	ldr	r2, [pc, #156]	; (80018a8 <HAL_ADC_Start_IT+0x26c>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d004      	beq.n	800181a <HAL_ADC_Start_IT+0x1de>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a25      	ldr	r2, [pc, #148]	; (80018ac <HAL_ADC_Start_IT+0x270>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d102      	bne.n	8001820 <HAL_ADC_Start_IT+0x1e4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	e000      	b.n	8001822 <HAL_ADC_Start_IT+0x1e6>
 8001820:	4b21      	ldr	r3, [pc, #132]	; (80018a8 <HAL_ADC_Start_IT+0x26c>)
 8001822:	60bb      	str	r3, [r7, #8]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d035      	beq.n	800189c <HAL_ADC_Start_IT+0x260>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit 
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001834:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001838:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	659a      	str	r2, [r3, #88]	; 0x58
          /* Next, set Slave injected interruptions */
          switch(hadc->Init.EOCSelection)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	2b08      	cmp	r3, #8
 8001846:	d110      	bne.n	800186a <HAL_ADC_Start_IT+0x22e>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	6852      	ldr	r2, [r2, #4]
 8001852:	f022 0220 	bic.w	r2, r2, #32
 8001856:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6812      	ldr	r2, [r2, #0]
 8001860:	6852      	ldr	r2, [r2, #4]
 8001862:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001866:	605a      	str	r2, [r3, #4]
            break;
 8001868:	e018      	b.n	800189c <HAL_ADC_Start_IT+0x260>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	6812      	ldr	r2, [r2, #0]
 8001872:	6852      	ldr	r2, [r2, #4]
 8001874:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001878:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6812      	ldr	r2, [r2, #0]
 8001882:	6852      	ldr	r2, [r2, #4]
 8001884:	f042 0220 	orr.w	r2, r2, #32
 8001888:	605a      	str	r2, [r3, #4]
            break;
 800188a:	bf00      	nop
 800188c:	e006      	b.n	800189c <HAL_ADC_Start_IT+0x260>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8001896:	e001      	b.n	800189c <HAL_ADC_Start_IT+0x260>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001898:	2302      	movs	r3, #2
 800189a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800189c:	7bfb      	ldrb	r3, [r7, #15]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	50040000 	.word	0x50040000
 80018ac:	50040200 	.word	0x50040200
 80018b0:	50040300 	.word	0x50040300

080018b4 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d101      	bne.n	80018ce <HAL_ADC_Stop_IT+0x1a>
 80018ca:	2302      	movs	r3, #2
 80018cc:	e02b      	b.n	8001926 <HAL_ADC_Stop_IT+0x72>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80018d6:	216c      	movs	r1, #108	; 0x6c
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f000 fdb5 	bl	8002448 <ADC_ConversionStop>
 80018de:	4603      	mov	r3, r0
 80018e0:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d119      	bne.n	800191c <HAL_ADC_Stop_IT+0x68>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6812      	ldr	r2, [r2, #0]
 80018f0:	6852      	ldr	r2, [r2, #4]
 80018f2:	f022 021c 	bic.w	r2, r2, #28
 80018f6:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 feb9 	bl	8002670 <ADC_Disable>
 80018fe:	4603      	mov	r3, r0
 8001900:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d109      	bne.n	800191c <HAL_ADC_Stop_IT+0x68>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800190c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001910:	f023 0301 	bic.w	r3, r3, #1
 8001914:	f043 0201 	orr.w	r2, r3, #1
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  
  /* Return function status */
  return tmp_hal_status;
 8001924:	7bfb      	ldrb	r3, [r7, #15]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0; /* flag set if overrun occurrence has to be considered as an error */
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_ier = hadc->Instance->IER;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr = 0x0;
 8001964:	2300      	movs	r3, #0
 8001966:	61bb      	str	r3, [r7, #24]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d017      	beq.n	80019a2 <HAL_ADC_IRQHandler+0x5a>
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d012      	beq.n	80019a2 <HAL_ADC_IRQHandler+0x5a>
  {
    /* Update state machine on end of sampling status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001980:	f003 0310 	and.w	r3, r3, #16
 8001984:	2b00      	cmp	r3, #0
 8001986:	d105      	bne.n	8001994 <HAL_ADC_IRQHandler+0x4c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* End Of Sampling callback */
      HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f000 fef2 	bl	800277e <HAL_ADCEx_EndOfSamplingCallback>
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP );
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2202      	movs	r2, #2
 80019a0:	601a      	str	r2, [r3, #0]
  }
  
  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d004      	beq.n	80019b6 <HAL_ADC_IRQHandler+0x6e>
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10b      	bne.n	80019ce <HAL_ADC_IRQHandler+0x86>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f003 0308 	and.w	r3, r3, #8
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f000 808d 	beq.w	8001adc <HAL_ADC_IRQHandler+0x194>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f000 8087 	beq.w	8001adc <HAL_ADC_IRQHandler+0x194>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d2:	f003 0310 	and.w	r3, r3, #16
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d105      	bne.n	80019e6 <HAL_ADC_IRQHandler+0x9e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d16c      	bne.n	8001ace <HAL_ADC_IRQHandler+0x186>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if (ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a86      	ldr	r2, [pc, #536]	; (8001c14 <HAL_ADC_IRQHandler+0x2cc>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d016      	beq.n	8001a2c <HAL_ADC_IRQHandler+0xe4>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a85      	ldr	r2, [pc, #532]	; (8001c18 <HAL_ADC_IRQHandler+0x2d0>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d011      	beq.n	8001a2c <HAL_ADC_IRQHandler+0xe4>
 8001a08:	4b84      	ldr	r3, [pc, #528]	; (8001c1c <HAL_ADC_IRQHandler+0x2d4>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f003 031f 	and.w	r3, r3, #31
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d00b      	beq.n	8001a2c <HAL_ADC_IRQHandler+0xe4>
 8001a14:	4b81      	ldr	r3, [pc, #516]	; (8001c1c <HAL_ADC_IRQHandler+0x2d4>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 031f 	and.w	r3, r3, #31
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	d005      	beq.n	8001a2c <HAL_ADC_IRQHandler+0xe4>
 8001a20:	4b7e      	ldr	r3, [pc, #504]	; (8001c1c <HAL_ADC_IRQHandler+0x2d4>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 031f 	and.w	r3, r3, #31
 8001a28:	2b09      	cmp	r3, #9
 8001a2a:	d104      	bne.n	8001a36 <HAL_ADC_IRQHandler+0xee>
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	61bb      	str	r3, [r7, #24]
 8001a34:	e011      	b.n	8001a5a <HAL_ADC_IRQHandler+0x112>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = ADC_MASTER_REGISTER(hadc);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a76      	ldr	r2, [pc, #472]	; (8001c14 <HAL_ADC_IRQHandler+0x2cc>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d004      	beq.n	8001a4a <HAL_ADC_IRQHandler+0x102>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a74      	ldr	r2, [pc, #464]	; (8001c18 <HAL_ADC_IRQHandler+0x2d0>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d102      	bne.n	8001a50 <HAL_ADC_IRQHandler+0x108>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	e000      	b.n	8001a52 <HAL_ADC_IRQHandler+0x10a>
 8001a50:	4b70      	ldr	r3, [pc, #448]	; (8001c14 <HAL_ADC_IRQHandler+0x2cc>)
 8001a52:	60fb      	str	r3, [r7, #12]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR); 
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	61bb      	str	r3, [r7, #24]
      }
      
      /* Carry on if continuous mode is disabled */
      if (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d134      	bne.n	8001ace <HAL_ADC_IRQHandler+0x186>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	2b08      	cmp	r3, #8
 8001a70:	d12d      	bne.n	8001ace <HAL_ADC_IRQHandler+0x186>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d11a      	bne.n	8001ab6 <HAL_ADC_IRQHandler+0x16e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	6852      	ldr	r2, [r2, #4]
 8001a8a:	f022 020c 	bic.w	r2, r2, #12
 8001a8e:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); 
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	659a      	str	r2, [r3, #88]	; 0x58
            
            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d112      	bne.n	8001ace <HAL_ADC_IRQHandler+0x186>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aac:	f043 0201 	orr.w	r2, r3, #1
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	659a      	str	r2, [r3, #88]	; 0x58
 8001ab4:	e00b      	b.n	8001ace <HAL_ADC_IRQHandler+0x186>
            }           
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aba:	f043 0210 	orr.w	r2, r3, #16
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	659a      	str	r2, [r3, #88]	; 0x58
            
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac6:	f043 0201 	orr.w	r2, r3, #1
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Conversion complete callback */
    /* Note: Into callback function "HAL_ADC_ConvCpltCallback()",             */
    /*       to determine if conversion has been triggered from EOC or EOS,   */
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
    HAL_ADC_ConvCpltCallback(hadc);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f97e 	bl	8001dd0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	220c      	movs	r2, #12
 8001ada:	601a      	str	r2, [r3, #0]
  }
  
  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	f003 0320 	and.w	r3, r3, #32
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d004      	beq.n	8001af0 <HAL_ADC_IRQHandler+0x1a8>
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	f003 0320 	and.w	r3, r3, #32
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d10b      	bne.n	8001b08 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 80a5 	beq.w	8001c46 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 809f 	beq.w	8001c46 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0c:	f003 0310 	and.w	r3, r3, #16
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d105      	bne.n	8001b20 <HAL_ADC_IRQHandler+0x1d8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b18:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if (ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE(hadc))
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a3b      	ldr	r2, [pc, #236]	; (8001c14 <HAL_ADC_IRQHandler+0x2cc>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d016      	beq.n	8001b58 <HAL_ADC_IRQHandler+0x210>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a3a      	ldr	r2, [pc, #232]	; (8001c18 <HAL_ADC_IRQHandler+0x2d0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d011      	beq.n	8001b58 <HAL_ADC_IRQHandler+0x210>
 8001b34:	4b39      	ldr	r3, [pc, #228]	; (8001c1c <HAL_ADC_IRQHandler+0x2d4>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f003 031f 	and.w	r3, r3, #31
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d00b      	beq.n	8001b58 <HAL_ADC_IRQHandler+0x210>
 8001b40:	4b36      	ldr	r3, [pc, #216]	; (8001c1c <HAL_ADC_IRQHandler+0x2d4>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f003 031f 	and.w	r3, r3, #31
 8001b48:	2b06      	cmp	r3, #6
 8001b4a:	d005      	beq.n	8001b58 <HAL_ADC_IRQHandler+0x210>
 8001b4c:	4b33      	ldr	r3, [pc, #204]	; (8001c1c <HAL_ADC_IRQHandler+0x2d4>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 031f 	and.w	r3, r3, #31
 8001b54:	2b07      	cmp	r3, #7
 8001b56:	d104      	bne.n	8001b62 <HAL_ADC_IRQHandler+0x21a>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	61bb      	str	r3, [r7, #24]
 8001b60:	e011      	b.n	8001b86 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = ADC_MASTER_REGISTER(hadc);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2b      	ldr	r2, [pc, #172]	; (8001c14 <HAL_ADC_IRQHandler+0x2cc>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_ADC_IRQHandler+0x22e>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a29      	ldr	r2, [pc, #164]	; (8001c18 <HAL_ADC_IRQHandler+0x2d0>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d102      	bne.n	8001b7c <HAL_ADC_IRQHandler+0x234>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	e000      	b.n	8001b7e <HAL_ADC_IRQHandler+0x236>
 8001b7c:	4b25      	ldr	r3, [pc, #148]	; (8001c14 <HAL_ADC_IRQHandler+0x2cc>)
 8001b7e:	60fb      	str	r3, [r7, #12]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d010      	beq.n	8001bb6 <HAL_ADC_IRQHandler+0x26e>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d14c      	bne.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d145      	bne.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d140      	bne.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bc0:	2b40      	cmp	r3, #64	; 0x40
 8001bc2:	d139      	bne.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == RESET)
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d134      	bne.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 0308 	and.w	r3, r3, #8
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d121      	bne.n	8001c20 <HAL_ADC_IRQHandler+0x2d8>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	6852      	ldr	r2, [r2, #4]
 8001be6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001bea:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	659a      	str	r2, [r3, #88]	; 0x58

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d119      	bne.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c08:	f043 0201 	orr.w	r2, r3, #1
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	659a      	str	r2, [r3, #88]	; 0x58
 8001c10:	e012      	b.n	8001c38 <HAL_ADC_IRQHandler+0x2f0>
 8001c12:	bf00      	nop
 8001c14:	50040000 	.word	0x50040000
 8001c18:	50040200 	.word	0x50040200
 8001c1c:	50040300 	.word	0x50040300
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c24:	f043 0210 	orr.w	r2, r3, #16
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	659a      	str	r2, [r3, #88]	; 0x58
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c30:	f043 0201 	orr.w	r2, r3, #1
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note:  HAL_ADCEx_InjectedConvCpltCallback can resort to 
              if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) or
              if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOC)) to determine whether
              interruption has been triggered by end of conversion or end of 
              sequence.    */    
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f000 fd78 	bl	800272e <HAL_ADCEx_InjectedConvCpltCallback>
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2260      	movs	r2, #96	; 0x60
 8001c44:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))      
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d011      	beq.n	8001c74 <HAL_ADC_IRQHandler+0x32c>
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00c      	beq.n	8001c74 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Level out of window 1 callback */
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f8bc 	bl	8001de4 <HAL_ADC_LevelOutOfWindowCallback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2280      	movs	r2, #128	; 0x80
 8001c72:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))      
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d012      	beq.n	8001ca4 <HAL_ADC_IRQHandler+0x35c>
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00d      	beq.n	8001ca4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 fd5e 	bl	8002756 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ca2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))      
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d012      	beq.n	8001cd4 <HAL_ADC_IRQHandler+0x38c>
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00d      	beq.n	8001cd4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 fd50 	bl	800276a <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cd2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) 
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d050      	beq.n	8001d80 <HAL_ADC_IRQHandler+0x438>
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	f003 0310 	and.w	r3, r3, #16
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d04b      	beq.n	8001d80 <HAL_ADC_IRQHandler+0x438>
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	61fb      	str	r3, [r7, #28]
 8001cf4:	e02e      	b.n	8001d54 <HAL_ADC_IRQHandler+0x40c>
    }
    else
    {
      /* Check DMA configuration */
      if (ADC_IS_DUAL_CONVERSION_ENABLE(hadc) == RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a32      	ldr	r2, [pc, #200]	; (8001dc4 <HAL_ADC_IRQHandler+0x47c>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d004      	beq.n	8001d0a <HAL_ADC_IRQHandler+0x3c2>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a30      	ldr	r2, [pc, #192]	; (8001dc8 <HAL_ADC_IRQHandler+0x480>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d107      	bne.n	8001d1a <HAL_ADC_IRQHandler+0x3d2>
 8001d0a:	4b30      	ldr	r3, [pc, #192]	; (8001dcc <HAL_ADC_IRQHandler+0x484>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f003 031f 	and.w	r3, r3, #31
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <HAL_ADC_IRQHandler+0x3d2>
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <HAL_ADC_IRQHandler+0x3d4>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d109      	bne.n	8001d34 <HAL_ADC_IRQHandler+0x3ec>
      {
        /* Multimode not set or feature not available or ADC independent */
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d112      	bne.n	8001d54 <HAL_ADC_IRQHandler+0x40c>
        {
          overrun_error = 1;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	61fb      	str	r3, [r7, #28]
 8001d32:	e00f      	b.n	8001d54 <HAL_ADC_IRQHandler+0x40c>
      }
      else
      {
        /* Multimode (when feature is available) is enabled, 
           Common Control Register MDMA bits must be checked. */
        if (ADC_MULTIMODE_DMA_ENABLED(hadc))
 8001d34:	4b25      	ldr	r3, [pc, #148]	; (8001dcc <HAL_ADC_IRQHandler+0x484>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d40:	d006      	beq.n	8001d50 <HAL_ADC_IRQHandler+0x408>
 8001d42:	4b22      	ldr	r3, [pc, #136]	; (8001dcc <HAL_ADC_IRQHandler+0x484>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d4a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001d4e:	d101      	bne.n	8001d54 <HAL_ADC_IRQHandler+0x40c>
        {
          overrun_error = 1;
 8001d50:	2301      	movs	r3, #1
 8001d52:	61fb      	str	r3, [r7, #28]
        }
      }
    }
        
    if (overrun_error == 1)
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d10e      	bne.n	8001d78 <HAL_ADC_IRQHandler+0x430>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d6a:	f043 0202 	orr.w	r2, r3, #2
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Error callback */
      /* Note: In case of overrun, ADC conversion data is preserved until     */
      /*       flag OVR is reset.                                             */
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
      HAL_ADC_ErrorCallback(hadc);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f000 f840 	bl	8001df8 <HAL_ADC_ErrorCallback>
    }
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2210      	movs	r2, #16
 8001d7e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) 
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d018      	beq.n	8001dbc <HAL_ADC_IRQHandler+0x474>
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d013      	beq.n	8001dbc <HAL_ADC_IRQHandler+0x474>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d98:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	659a      	str	r2, [r3, #88]	; 0x58
        
    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001da4:	f043 0208 	orr.w	r2, r3, #8
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001db4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 fcc3 	bl	8002742 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001dbc:	bf00      	nop
 8001dbe:	3720      	adds	r7, #32
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	50040000 	.word	0x50040000
 8001dc8:	50040100 	.word	0x50040100
 8001dcc:	50040300 	.word	0x50040300

08001dd0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e0c:	b490      	push	{r4, r7}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	75fb      	strb	r3, [r7, #23]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d101      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x20>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	e2fd      	b.n	8002428 <HAL_ADC_ConfigChannel+0x61c>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 0304 	and.w	r3, r3, #4
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f040 82e3 	bne.w	800240a <HAL_ADC_ConfigChannel+0x5fe>
  {
    
      /* Regular sequence configuration */
      /* Clear the old SQx bits then set the new ones for the selected rank */
      /* For Rank 1 to 4 */
      if (sConfig->Rank < 5)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d81c      	bhi.n	8001e86 <HAL_ADC_ConfigChannel+0x7a>
      {      
        MODIFY_REG(hadc->Instance->SQR1, 
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6819      	ldr	r1, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	4413      	add	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	461a      	mov	r2, r3
 8001e64:	231f      	movs	r3, #31
 8001e66:	4093      	lsls	r3, r2
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	4018      	ands	r0, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681c      	ldr	r4, [r3, #0]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	fa04 f303 	lsl.w	r3, r4, r3
 8001e80:	4303      	orrs	r3, r0
 8001e82:	630b      	str	r3, [r1, #48]	; 0x30
 8001e84:	e063      	b.n	8001f4e <HAL_ADC_ConfigChannel+0x142>
                  ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank), 
                  ADC_SQR1_RK(sConfig->Channel, sConfig->Rank));
      }
      /* For Rank 5 to 9 */
      else if (sConfig->Rank < 10)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b09      	cmp	r3, #9
 8001e8c:	d81e      	bhi.n	8001ecc <HAL_ADC_ConfigChannel+0xc0>
      {
        MODIFY_REG(hadc->Instance->SQR2, 
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6819      	ldr	r1, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	4413      	add	r3, r2
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	3b1e      	subs	r3, #30
 8001ea6:	221f      	movs	r2, #31
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	4018      	ands	r0, r3
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681c      	ldr	r4, [r3, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685a      	ldr	r2, [r3, #4]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	3b1e      	subs	r3, #30
 8001ec2:	fa04 f303 	lsl.w	r3, r4, r3
 8001ec6:	4303      	orrs	r3, r0
 8001ec8:	634b      	str	r3, [r1, #52]	; 0x34
 8001eca:	e040      	b.n	8001f4e <HAL_ADC_ConfigChannel+0x142>
                  ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank), 
                  ADC_SQR2_RK(sConfig->Channel, sConfig->Rank));
      }
      /* For Rank 10 to 14 */
      else if (sConfig->Rank < 15)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b0e      	cmp	r3, #14
 8001ed2:	d81e      	bhi.n	8001f12 <HAL_ADC_ConfigChannel+0x106>
      {
        MODIFY_REG(hadc->Instance->SQR3, 
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6819      	ldr	r1, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	4413      	add	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	3b3c      	subs	r3, #60	; 0x3c
 8001eec:	221f      	movs	r2, #31
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	4018      	ands	r0, r3
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681c      	ldr	r4, [r3, #0]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	3b3c      	subs	r3, #60	; 0x3c
 8001f08:	fa04 f303 	lsl.w	r3, r4, r3
 8001f0c:	4303      	orrs	r3, r0
 8001f0e:	638b      	str	r3, [r1, #56]	; 0x38
 8001f10:	e01d      	b.n	8001f4e <HAL_ADC_ConfigChannel+0x142>
                  ADC_SQR3_RK(sConfig->Channel, sConfig->Rank));
      }
      /* For Rank 15 to 16 */
      else
      {   
        MODIFY_REG(hadc->Instance->SQR4, 
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6819      	ldr	r1, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	4613      	mov	r3, r2
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	4413      	add	r3, r2
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	3b5a      	subs	r3, #90	; 0x5a
 8001f2a:	221f      	movs	r2, #31
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	4018      	ands	r0, r3
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681c      	ldr	r4, [r3, #0]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4413      	add	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	3b5a      	subs	r3, #90	; 0x5a
 8001f46:	fa04 f303 	lsl.w	r3, r4, r3
 8001f4a:	4303      	orrs	r3, r0
 8001f4c:	63cb      	str	r3, [r1, #60]	; 0x3c
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f003 030c 	and.w	r3, r3, #12
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	f040 80e4 	bne.w	8002126 <HAL_ADC_ConfigChannel+0x31a>
      {
       
        /* Channel sampling time configuration */
        /* Clear the old sample time then set the new one for the selected channel */
        /* For channels 10 to 18 */
        if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b09      	cmp	r3, #9
 8001f64:	d91c      	bls.n	8001fa0 <HAL_ADC_ConfigChannel+0x194>
        {
          ADC_SMPR2_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6819      	ldr	r1, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6998      	ldr	r0, [r3, #24]
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4613      	mov	r3, r2
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	4413      	add	r3, r2
 8001f7a:	3b1e      	subs	r3, #30
 8001f7c:	2207      	movs	r2, #7
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43db      	mvns	r3, r3
 8001f84:	4018      	ands	r0, r3
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	689c      	ldr	r4, [r3, #8]
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	4413      	add	r3, r2
 8001f94:	3b1e      	subs	r3, #30
 8001f96:	fa04 f303 	lsl.w	r3, r4, r3
 8001f9a:	4303      	orrs	r3, r0
 8001f9c:	618b      	str	r3, [r1, #24]
 8001f9e:	e019      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x1c8>
        }
        else /* For channels 0 to 9 */
        {
          ADC_SMPR1_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6819      	ldr	r1, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6958      	ldr	r0, [r3, #20]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	2207      	movs	r2, #7
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43db      	mvns	r3, r3
 8001fbc:	4018      	ands	r0, r3
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	689c      	ldr	r4, [r3, #8]
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	4413      	add	r3, r2
 8001fcc:	fa04 f303 	lsl.w	r3, r4, r3
 8001fd0:	4303      	orrs	r3, r0
 8001fd2:	614b      	str	r3, [r1, #20]
  
       /* Configure the offset: offset enable/disable, channel, offset value */
  
       /* Shift the offset with respect to the selected ADC resolution. */
       /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
       tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	695a      	ldr	r2, [r3, #20]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	08db      	lsrs	r3, r3, #3
 8001fe0:	f003 0303 	and.w	r3, r3, #3
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	613b      	str	r3, [r7, #16]
      
       switch (sConfig->OffsetNumber)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	2b03      	cmp	r3, #3
 8001ff4:	d84e      	bhi.n	8002094 <HAL_ADC_ConfigChannel+0x288>
 8001ff6:	a201      	add	r2, pc, #4	; (adr r2, 8001ffc <HAL_ADC_ConfigChannel+0x1f0>)
 8001ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ffc:	0800200d 	.word	0x0800200d
 8002000:	0800202f 	.word	0x0800202f
 8002004:	08002051 	.word	0x08002051
 8002008:	08002073 	.word	0x08002073
        /* Configure offset register i when applicable:                         */
        /* - Enable offset                                                      */
        /* - Set channel number                                                 */
        /* - Set offset value                                                   */
       case ADC_OFFSET_1:
          MODIFY_REG(hadc->Instance->OFR1,
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002016:	4b97      	ldr	r3, [pc, #604]	; (8002274 <HAL_ADC_ConfigChannel+0x468>)
 8002018:	400b      	ands	r3, r1
 800201a:	6839      	ldr	r1, [r7, #0]
 800201c:	6809      	ldr	r1, [r1, #0]
 800201e:	0688      	lsls	r0, r1, #26
 8002020:	6939      	ldr	r1, [r7, #16]
 8002022:	4301      	orrs	r1, r0
 8002024:	430b      	orrs	r3, r1
 8002026:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800202a:	6613      	str	r3, [r2, #96]	; 0x60
                  ADC_OFR_FIELDS,
                  ADC_OFR1_OFFSET1_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                   
         break;
 800202c:	e07b      	b.n	8002126 <HAL_ADC_ConfigChannel+0x31a>
      
       case ADC_OFFSET_2:
         MODIFY_REG(hadc->Instance->OFR2,
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8002038:	4b8e      	ldr	r3, [pc, #568]	; (8002274 <HAL_ADC_ConfigChannel+0x468>)
 800203a:	400b      	ands	r3, r1
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	6809      	ldr	r1, [r1, #0]
 8002040:	0688      	lsls	r0, r1, #26
 8002042:	6939      	ldr	r1, [r7, #16]
 8002044:	4301      	orrs	r1, r0
 8002046:	430b      	orrs	r3, r1
 8002048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800204c:	6653      	str	r3, [r2, #100]	; 0x64
                  ADC_OFR_FIELDS,
                  ADC_OFR2_OFFSET2_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                  
         break;
 800204e:	e06a      	b.n	8002126 <HAL_ADC_ConfigChannel+0x31a>
          
       case ADC_OFFSET_3:
         MODIFY_REG(hadc->Instance->OFR3,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800205a:	4b86      	ldr	r3, [pc, #536]	; (8002274 <HAL_ADC_ConfigChannel+0x468>)
 800205c:	400b      	ands	r3, r1
 800205e:	6839      	ldr	r1, [r7, #0]
 8002060:	6809      	ldr	r1, [r1, #0]
 8002062:	0688      	lsls	r0, r1, #26
 8002064:	6939      	ldr	r1, [r7, #16]
 8002066:	4301      	orrs	r1, r0
 8002068:	430b      	orrs	r3, r1
 800206a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800206e:	6693      	str	r3, [r2, #104]	; 0x68
                  ADC_OFR_FIELDS,
                  ADC_OFR3_OFFSET3_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                  
         break;
 8002070:	e059      	b.n	8002126 <HAL_ADC_ConfigChannel+0x31a>
      
       case ADC_OFFSET_4:
         MODIFY_REG(hadc->Instance->OFR4,
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800207c:	4b7d      	ldr	r3, [pc, #500]	; (8002274 <HAL_ADC_ConfigChannel+0x468>)
 800207e:	400b      	ands	r3, r1
 8002080:	6839      	ldr	r1, [r7, #0]
 8002082:	6809      	ldr	r1, [r1, #0]
 8002084:	0688      	lsls	r0, r1, #26
 8002086:	6939      	ldr	r1, [r7, #16]
 8002088:	4301      	orrs	r1, r0
 800208a:	430b      	orrs	r3, r1
 800208c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002090:	66d3      	str	r3, [r2, #108]	; 0x6c
                  ADC_OFR_FIELDS,
                  ADC_OFR4_OFFSET4_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                  
         break;
 8002092:	e048      	b.n	8002126 <HAL_ADC_ConfigChannel+0x31a>
       /* Case ADC_OFFSET_NONE */
       default :
       /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
         if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800209a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	069b      	lsls	r3, r3, #26
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d107      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x2ac>
         {
           CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80020b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80020b6:	661a      	str	r2, [r3, #96]	; 0x60
         }
         if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	069b      	lsls	r3, r3, #26
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d107      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x2d0>
         {
           CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80020d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80020da:	665a      	str	r2, [r3, #100]	; 0x64
         }
         if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80020e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	069b      	lsls	r3, r3, #26
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d107      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x2f4>
         {
           CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80020fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80020fe:	669a      	str	r2, [r3, #104]	; 0x68
         }
         if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002106:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	069b      	lsls	r3, r3, #26
 8002110:	429a      	cmp	r2, r3
 8002112:	d107      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x318>
         {
           CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	6812      	ldr	r2, [r2, #0]
 800211c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800211e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002122:	66da      	str	r2, [r3, #108]	; 0x6c
         }
         break;
 8002124:	bf00      	nop
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b01      	cmp	r3, #1
 8002132:	d108      	bne.n	8002146 <HAL_ADC_ConfigChannel+0x33a>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <HAL_ADC_ConfigChannel+0x33a>
 8002142:	2301      	movs	r3, #1
 8002144:	e000      	b.n	8002148 <HAL_ADC_ConfigChannel+0x33c>
 8002146:	2300      	movs	r3, #0
 8002148:	2b00      	cmp	r3, #0
 800214a:	f040 8168 	bne.w	800241e <HAL_ADC_ConfigChannel+0x612>
    {
      /* Configuration of differential mode */
      if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002156:	d00f      	beq.n	8002178 <HAL_ADC_ConfigChannel+0x36c>
      {
        /* Disable differential mode (default mode: single-ended) */
        CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	2001      	movs	r0, #1
 800216a:	fa00 f202 	lsl.w	r2, r0, r2
 800216e:	43d2      	mvns	r2, r2
 8002170:	400a      	ands	r2, r1
 8002172:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002176:	e04a      	b.n	800220e <HAL_ADC_ConfigChannel+0x402>
      }
      else
      {
        /* Enable differential mode */
        SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6812      	ldr	r2, [r2, #0]
 8002180:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	6812      	ldr	r2, [r2, #0]
 8002188:	2001      	movs	r0, #1
 800218a:	fa00 f202 	lsl.w	r2, r0, r2
 800218e:	430a      	orrs	r2, r1
 8002190:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        
        /* Sampling time configuration of channel ADC_IN+1 (negative input)     */
        /* Clear the old sample time then set the new one for the selected      */
        /* channel.                                                             */
        /* Starting from channel 9, SMPR2 register must be configured           */
        if (sConfig->Channel >= ADC_CHANNEL_9)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b08      	cmp	r3, #8
 800219a:	d91c      	bls.n	80021d6 <HAL_ADC_ConfigChannel+0x3ca>
        {
          ADC_SMPR2_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel+1);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6819      	ldr	r1, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6998      	ldr	r0, [r3, #24]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4613      	mov	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	4413      	add	r3, r2
 80021b0:	3b1b      	subs	r3, #27
 80021b2:	2207      	movs	r2, #7
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	4018      	ands	r0, r3
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689c      	ldr	r4, [r3, #8]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	3b1b      	subs	r3, #27
 80021cc:	fa04 f303 	lsl.w	r3, r4, r3
 80021d0:	4303      	orrs	r3, r0
 80021d2:	618b      	str	r3, [r1, #24]
 80021d4:	e01b      	b.n	800220e <HAL_ADC_ConfigChannel+0x402>
        }
        else /* For channels 0 to 8, SMPR1 must be configured */
        {
          ADC_SMPR1_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel+1);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6819      	ldr	r1, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6958      	ldr	r0, [r3, #20]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	4613      	mov	r3, r2
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	4413      	add	r3, r2
 80021ec:	2207      	movs	r2, #7
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	4018      	ands	r0, r3
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	689c      	ldr	r4, [r3, #8]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	1c5a      	adds	r2, r3, #1
 8002200:	4613      	mov	r3, r2
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	4413      	add	r3, r2
 8002206:	fa04 f303 	lsl.w	r3, r4, r3
 800220a:	4303      	orrs	r3, r0
 800220c:	614b      	str	r3, [r1, #20]
      /*  paths.                                                                */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */
         
      /* Configuration of common ADC parameters                                 */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800220e:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <HAL_ADC_ConfigChannel+0x46c>)
 8002210:	60fb      	str	r3, [r7, #12]
    
  
      /* If the requested internal measurement path has already been enabled,   */
      /* bypass the configuration processing.                                   */
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b11      	cmp	r3, #17
 8002218:	d105      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x41a>
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002222:	2b00      	cmp	r3, #0
 8002224:	d015      	beq.n	8002252 <HAL_ADC_ConfigChannel+0x446>
          ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800222a:	2b12      	cmp	r3, #18
 800222c:	d105      	bne.n	800223a <HAL_ADC_ConfigChannel+0x42e>
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
          ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00b      	beq.n	8002252 <HAL_ADC_ConfigChannel+0x446>
          ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800223e:	2b00      	cmp	r3, #0
 8002240:	f040 80ed 	bne.w	800241e <HAL_ADC_ConfigChannel+0x612>
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
          ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800224c:	2b00      	cmp	r3, #0
 800224e:	f040 80e6 	bne.w	800241e <HAL_ADC_ConfigChannel+0x612>
      {
        /* Configuration of common ADC parameters (continuation)                */
  
        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	2b01      	cmp	r3, #1
 800225e:	d10d      	bne.n	800227c <HAL_ADC_ConfigChannel+0x470>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b01      	cmp	r3, #1
 800226c:	d106      	bne.n	800227c <HAL_ADC_ConfigChannel+0x470>
 800226e:	2301      	movs	r3, #1
 8002270:	e005      	b.n	800227e <HAL_ADC_ConfigChannel+0x472>
 8002272:	bf00      	nop
 8002274:	03fff000 	.word	0x03fff000
 8002278:	50040300 	.word	0x50040300
 800227c:	2300      	movs	r3, #0
 800227e:	2b00      	cmp	r3, #0
 8002280:	f040 80ba 	bne.w	80023f8 <HAL_ADC_ConfigChannel+0x5ec>
           (ADC_ANY_OTHER_ENABLED(hadc) == RESET) )
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
        if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 8002288:	4a6a      	ldr	r2, [pc, #424]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d11d      	bne.n	80022ca <HAL_ADC_ConfigChannel+0x4be>
           (ADC_ANY_OTHER_ENABLED(hadc) == RESET) )
 800228e:	4b6a      	ldr	r3, [pc, #424]	; (8002438 <HAL_ADC_ConfigChannel+0x62c>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	2b01      	cmp	r3, #1
 8002298:	d105      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x49a>
 800229a:	4b67      	ldr	r3, [pc, #412]	; (8002438 <HAL_ADC_ConfigChannel+0x62c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d00b      	beq.n	80022be <HAL_ADC_ConfigChannel+0x4b2>
 80022a6:	4b65      	ldr	r3, [pc, #404]	; (800243c <HAL_ADC_ConfigChannel+0x630>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d107      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x4b6>
 80022b2:	4b62      	ldr	r3, [pc, #392]	; (800243c <HAL_ADC_ConfigChannel+0x630>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x4b6>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <HAL_ADC_ConfigChannel+0x4b8>
 80022c2:	2300      	movs	r3, #0
        if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d04b      	beq.n	8002360 <HAL_ADC_ConfigChannel+0x554>
 80022c8:	e096      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x5ec>
           (ADC_ANY_OTHER_ENABLED(hadc) == RESET) )
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a5a      	ldr	r2, [pc, #360]	; (8002438 <HAL_ADC_ConfigChannel+0x62c>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d120      	bne.n	8002316 <HAL_ADC_ConfigChannel+0x50a>
 80022d4:	4b57      	ldr	r3, [pc, #348]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d105      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x4e0>
 80022e0:	4b54      	ldr	r3, [pc, #336]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d00b      	beq.n	8002304 <HAL_ADC_ConfigChannel+0x4f8>
 80022ec:	4b53      	ldr	r3, [pc, #332]	; (800243c <HAL_ADC_ConfigChannel+0x630>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d107      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x4fc>
 80022f8:	4b50      	ldr	r3, [pc, #320]	; (800243c <HAL_ADC_ConfigChannel+0x630>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d101      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x4fc>
 8002304:	2301      	movs	r3, #1
 8002306:	e000      	b.n	800230a <HAL_ADC_ConfigChannel+0x4fe>
 8002308:	2300      	movs	r3, #0
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	d120      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x54a>
 8002314:	e013      	b.n	800233e <HAL_ADC_ConfigChannel+0x532>
 8002316:	4b47      	ldr	r3, [pc, #284]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	2b01      	cmp	r3, #1
 8002320:	d107      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x526>
 8002322:	4b44      	ldr	r3, [pc, #272]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b01      	cmp	r3, #1
 800232c:	d101      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x526>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_ADC_ConfigChannel+0x528>
 8002332:	2300      	movs	r3, #0
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10b      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x54a>
 800233e:	4b3e      	ldr	r3, [pc, #248]	; (8002438 <HAL_ADC_ConfigChannel+0x62c>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b01      	cmp	r3, #1
 8002348:	d107      	bne.n	800235a <HAL_ADC_ConfigChannel+0x54e>
 800234a:	4b3b      	ldr	r3, [pc, #236]	; (8002438 <HAL_ADC_ConfigChannel+0x62c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <HAL_ADC_ConfigChannel+0x54e>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <HAL_ADC_ConfigChannel+0x550>
 800235a:	2300      	movs	r3, #0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d14b      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x5ec>
        {
          if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b11      	cmp	r3, #17
 8002366:	d122      	bne.n	80023ae <HAL_ADC_ConfigChannel+0x5a2>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a31      	ldr	r2, [pc, #196]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d004      	beq.n	800237c <HAL_ADC_ConfigChannel+0x570>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a31      	ldr	r2, [pc, #196]	; (800243c <HAL_ADC_ConfigChannel+0x630>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d14f      	bne.n	800241c <HAL_ADC_ConfigChannel+0x610>
            {
              SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	609a      	str	r2, [r3, #8]
            
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially          */
              /*       CPU processing cycles.                                 */
              wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / (1000000 * 2)));
 8002388:	4b2d      	ldr	r3, [pc, #180]	; (8002440 <HAL_ADC_ConfigChannel+0x634>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a2d      	ldr	r2, [pc, #180]	; (8002444 <HAL_ADC_ConfigChannel+0x638>)
 800238e:	fba2 2303 	umull	r2, r3, r2, r3
 8002392:	0cda      	lsrs	r2, r3, #19
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0)
 800239e:	e002      	b.n	80023a6 <HAL_ADC_ConfigChannel+0x59a>
              {
                wait_loop_index--;
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0)
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1f9      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x594>
          if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023ac:	e036      	b.n	800241c <HAL_ADC_ConfigChannel+0x610>
              }
            }
          }
          else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b12      	cmp	r3, #18
 80023b4:	d110      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x5cc>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a1e      	ldr	r2, [pc, #120]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d004      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x5be>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a1d      	ldr	r2, [pc, #116]	; (800243c <HAL_ADC_ConfigChannel+0x630>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d128      	bne.n	800241c <HAL_ADC_ConfigChannel+0x610>
            {
              SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	609a      	str	r2, [r3, #8]
          if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023d6:	e021      	b.n	800241c <HAL_ADC_ConfigChannel+0x610>
            }
          }
          else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d11d      	bne.n	800241c <HAL_ADC_ConfigChannel+0x610>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a13      	ldr	r2, [pc, #76]	; (8002434 <HAL_ADC_ConfigChannel+0x628>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d118      	bne.n	800241c <HAL_ADC_ConfigChannel+0x610>
            {
              SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	609a      	str	r2, [r3, #8]
          if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023f6:	e011      	b.n	800241c <HAL_ADC_ConfigChannel+0x610>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else  
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fc:	f043 0220 	orr.w	r2, r3, #32
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	659a      	str	r2, [r3, #88]	; 0x58
          
          tmp_hal_status = HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	75fb      	strb	r3, [r7, #23]
 8002408:	e009      	b.n	800241e <HAL_ADC_ConfigChannel+0x612>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240e:	f043 0220 	orr.w	r2, r3, #32
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	75fb      	strb	r3, [r7, #23]
 800241a:	e000      	b.n	800241e <HAL_ADC_ConfigChannel+0x612>
          if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800241c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  
  /* Return function status */
  return tmp_hal_status;
 8002426:	7dfb      	ldrb	r3, [r7, #23]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bc90      	pop	{r4, r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	50040000 	.word	0x50040000
 8002438:	50040100 	.word	0x50040100
 800243c:	50040200 	.word	0x50040200
 8002440:	2000002c 	.word	0x2000002c
 8002444:	431bde83 	.word	0x431bde83

08002448 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f003 030c 	and.w	r3, r3, #12
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 8093 	beq.w	8002594 <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) 
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002478:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800247c:	d12a      	bne.n	80024d4 <ADC_ConversionStop+0x8c>
         && (hadc->Init.ContinuousConvMode==ENABLE) 
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d126      	bne.n	80024d4 <ADC_ConversionStop+0x8c>
         && (hadc->Init.LowPowerAutoWait==ENABLE))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d122      	bne.n	80024d4 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800248e:	230c      	movs	r3, #12
 8002490:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002492:	e014      	b.n	80024be <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4))
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	4a42      	ldr	r2, [pc, #264]	; (80025a0 <ADC_ConversionStop+0x158>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d90d      	bls.n	80024b8 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a0:	f043 0210 	orr.w	r2, r3, #16
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	65da      	str	r2, [r3, #92]	; 0x5c
          
          return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e06e      	b.n	8002596 <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	3301      	adds	r3, #1
 80024bc:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c8:	2b40      	cmp	r3, #64	; 0x40
 80024ca:	d1e3      	bne.n	8002494 <ADC_ConversionStop+0x4c>
      }
      
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2240      	movs	r2, #64	; 0x40
 80024d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b60      	cmp	r3, #96	; 0x60
 80024d8:	d015      	beq.n	8002506 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d10e      	bne.n	8002506 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d107      	bne.n	8002506 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTP);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6812      	ldr	r2, [r2, #0]
 80024fe:	6892      	ldr	r2, [r2, #8]
 8002500:	f042 0210 	orr.w	r2, r2, #16
 8002504:	609a      	str	r2, [r3, #8]
      }
    }
    
    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	2b0c      	cmp	r3, #12
 800250a:	d015      	beq.n	8002538 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b08      	cmp	r3, #8
 8002518:	d10e      	bne.n	8002538 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002524:	2b00      	cmp	r3, #0
 8002526:	d107      	bne.n	8002538 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTP);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6812      	ldr	r2, [r2, #0]
 8002530:	6892      	ldr	r2, [r2, #8]
 8002532:	f042 0220 	orr.w	r2, r2, #32
 8002536:	609a      	str	r2, [r3, #8]
      }   
    }
    
    /* Selection of start and stop bits with respect to the regular or injected group */
    switch(ConversionGroup)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	2b60      	cmp	r3, #96	; 0x60
 800253c:	d004      	beq.n	8002548 <ADC_ConversionStop+0x100>
 800253e:	2b6c      	cmp	r3, #108	; 0x6c
 8002540:	d105      	bne.n	800254e <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002542:	230c      	movs	r3, #12
 8002544:	617b      	str	r3, [r7, #20]
        break;
 8002546:	e005      	b.n	8002554 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002548:	2308      	movs	r3, #8
 800254a:	617b      	str	r3, [r7, #20]
        break;
 800254c:	e002      	b.n	8002554 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP only*/
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800254e:	2304      	movs	r3, #4
 8002550:	617b      	str	r3, [r7, #20]
        break;
 8002552:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    
    
    tickstart = HAL_GetTick();
 8002554:	f7fe fd78 	bl	8001048 <HAL_GetTick>
 8002558:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800255a:	e014      	b.n	8002586 <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick()-tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800255c:	f7fe fd74 	bl	8001048 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b05      	cmp	r3, #5
 8002568:	d90d      	bls.n	8002586 <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800256e:	f043 0210 	orr.w	r2, r3, #16
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800257a:	f043 0201 	orr.w	r2, r3, #1
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e007      	b.n	8002596 <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	4013      	ands	r3, r2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1e3      	bne.n	800255c <ADC_ConversionStop+0x114>
    }
    
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	0a33ffff 	.word	0x0a33ffff

080025a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d108      	bne.n	80025d0 <ADC_Enable+0x2c>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d101      	bne.n	80025d0 <ADC_Enable+0x2c>
 80025cc:	2301      	movs	r3, #1
 80025ce:	e000      	b.n	80025d2 <ADC_Enable+0x2e>
 80025d0:	2300      	movs	r3, #0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d144      	bne.n	8002660 <ADC_Enable+0xbc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	4b23      	ldr	r3, [pc, #140]	; (800266c <ADC_Enable+0xc8>)
 80025de:	4013      	ands	r3, r2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00d      	beq.n	8002600 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025e8:	f043 0210 	orr.w	r2, r3, #16
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f4:	f043 0201 	orr.w	r2, r3, #1
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e030      	b.n	8002662 <ADC_Enable+0xbe>
    }
    
    /* Enable the ADC peripheral */
    ADC_ENABLE(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6812      	ldr	r2, [r2, #0]
 8002608:	6892      	ldr	r2, [r2, #8]
 800260a:	f042 0201 	orr.w	r2, r2, #1
 800260e:	609a      	str	r2, [r3, #8]
    
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002610:	f7fe fd1a 	bl	8001048 <HAL_GetTick>
 8002614:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002616:	e01c      	b.n	8002652 <ADC_Enable+0xae>
          has been cleared (after a calibration), ADEN bit is reset by the 
          calibration logic.
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      ADC_ENABLE(hadc);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6812      	ldr	r2, [r2, #0]
 8002620:	6892      	ldr	r2, [r2, #8]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	609a      	str	r2, [r3, #8]

      if((HAL_GetTick()-tickstart) > ADC_ENABLE_TIMEOUT)
 8002628:	f7fe fd0e 	bl	8001048 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d90d      	bls.n	8002652 <ADC_Enable+0xae>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263a:	f043 0210 	orr.w	r2, r3, #16
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002646:	f043 0201 	orr.w	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e007      	b.n	8002662 <ADC_Enable+0xbe>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	2b01      	cmp	r3, #1
 800265e:	d1db      	bne.n	8002618 <ADC_Enable+0x74>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	8000003f 	.word	0x8000003f

08002670 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	2b01      	cmp	r3, #1
 8002688:	d108      	bne.n	800269c <ADC_Disable+0x2c>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b01      	cmp	r3, #1
 8002696:	d101      	bne.n	800269c <ADC_Disable+0x2c>
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <ADC_Disable+0x2e>
 800269c:	2300      	movs	r3, #0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d040      	beq.n	8002724 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 030d 	and.w	r3, r3, #13
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d10f      	bne.n	80026d0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      ADC_DISABLE(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	6892      	ldr	r2, [r2, #8]
 80026ba:	f042 0202 	orr.w	r2, r2, #2
 80026be:	609a      	str	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2203      	movs	r2, #3
 80026c6:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026c8:	f7fe fcbe 	bl	8001048 <HAL_GetTick>
 80026cc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026ce:	e022      	b.n	8002716 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d4:	f043 0210 	orr.w	r2, r3, #16
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e0:	f043 0201 	orr.w	r2, r3, #1
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e01c      	b.n	8002726 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026ec:	f7fe fcac 	bl	8001048 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d90d      	bls.n	8002716 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026fe:	f043 0210 	orr.w	r2, r3, #16
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270a:	f043 0201 	orr.w	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e007      	b.n	8002726 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	2b01      	cmp	r3, #1
 8002722:	d0e3      	beq.n	80026ec <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef* hadc)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
	...

08002794 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800279c:	4905      	ldr	r1, [pc, #20]	; (80027b4 <LL_EXTI_EnableIT_0_31+0x20>)
 800279e:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <LL_EXTI_EnableIT_0_31+0x20>)
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	600b      	str	r3, [r1, #0]
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	40010400 	.word	0x40010400

080027b8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80027c0:	4906      	ldr	r1, [pc, #24]	; (80027dc <LL_EXTI_DisableIT_0_31+0x24>)
 80027c2:	4b06      	ldr	r3, [pc, #24]	; (80027dc <LL_EXTI_DisableIT_0_31+0x24>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	43db      	mvns	r3, r3
 80027ca:	4013      	ands	r3, r2
 80027cc:	600b      	str	r3, [r1, #0]
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	40010400 	.word	0x40010400

080027e0 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80027e8:	4905      	ldr	r1, [pc, #20]	; (8002800 <LL_EXTI_EnableEvent_0_31+0x20>)
 80027ea:	4b05      	ldr	r3, [pc, #20]	; (8002800 <LL_EXTI_EnableEvent_0_31+0x20>)
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]

}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	40010400 	.word	0x40010400

08002804 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800280c:	4906      	ldr	r1, [pc, #24]	; (8002828 <LL_EXTI_DisableEvent_0_31+0x24>)
 800280e:	4b06      	ldr	r3, [pc, #24]	; (8002828 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	43db      	mvns	r3, r3
 8002816:	4013      	ands	r3, r2
 8002818:	604b      	str	r3, [r1, #4]
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	40010400 	.word	0x40010400

0800282c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002834:	4905      	ldr	r1, [pc, #20]	; (800284c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002836:	4b05      	ldr	r3, [pc, #20]	; (800284c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4313      	orrs	r3, r2
 800283e:	608b      	str	r3, [r1, #8]

}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	40010400 	.word	0x40010400

08002850 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002858:	4906      	ldr	r1, [pc, #24]	; (8002874 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800285a:	4b06      	ldr	r3, [pc, #24]	; (8002874 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	43db      	mvns	r3, r3
 8002862:	4013      	ands	r3, r2
 8002864:	608b      	str	r3, [r1, #8]

}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	40010400 	.word	0x40010400

08002878 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002880:	4905      	ldr	r1, [pc, #20]	; (8002898 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002882:	4b05      	ldr	r3, [pc, #20]	; (8002898 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4313      	orrs	r3, r2
 800288a:	60cb      	str	r3, [r1, #12]
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	40010400 	.word	0x40010400

0800289c <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80028a4:	4906      	ldr	r1, [pc, #24]	; (80028c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	43db      	mvns	r3, r3
 80028ae:	4013      	ands	r3, r2
 80028b0:	60cb      	str	r3, [r1, #12]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40010400 	.word	0x40010400

080028c4 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 80028cc:	4b07      	ldr	r3, [pc, #28]	; (80028ec <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80028ce:	695a      	ldr	r2, [r3, #20]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	401a      	ands	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	bf0c      	ite	eq
 80028da:	2301      	moveq	r3, #1
 80028dc:	2300      	movne	r3, #0
 80028de:	b2db      	uxtb	r3, r3
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	40010400 	.word	0x40010400

080028f0 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80028f8:	4a04      	ldr	r2, [pc, #16]	; (800290c <LL_EXTI_ClearFlag_0_31+0x1c>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6153      	str	r3, [r2, #20]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	40010400 	.word	0x40010400

08002910 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	61bb      	str	r3, [r7, #24]
  uint32_t exti_line = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
  uint32_t comp_voltage_scaler_not_initialized = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	613b      	str	r3, [r7, #16]
  __IO uint32_t wait_loop_index = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8002928:	2300      	movs	r3, #0
 800292a:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || (__HAL_COMP_IS_LOCKED(hcomp)))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <HAL_COMP_Init+0x32>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800293c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002940:	d102      	bne.n	8002948 <HAL_COMP_Init+0x38>
  {
    status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	77fb      	strb	r3, [r7, #31]
 8002946:	e0c5      	b.n	8002ad4 <HAL_COMP_Init+0x1c4>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    
    if(hcomp->State == HAL_COMP_STATE_RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	d112      	bne.n	800297a <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295c:	4a60      	ldr	r2, [pc, #384]	; (8002ae0 <HAL_COMP_Init+0x1d0>)
 800295e:	4b60      	ldr	r3, [pc, #384]	; (8002ae0 <HAL_COMP_Init+0x1d0>)
 8002960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	6613      	str	r3, [r2, #96]	; 0x60
 8002968:	4b5d      	ldr	r3, [pc, #372]	; (8002ae0 <HAL_COMP_Init+0x1d0>)
 800296a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	68bb      	ldr	r3, [r7, #8]
      
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f8bf 	bl	8002af8 <HAL_COMP_MspInit>
    }
    
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_not_initialized = (READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) == 0);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	613b      	str	r3, [r7, #16]
    
    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.NonInvertingInput
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (  hcomp->Init.NonInvertingInput
 80029b0:	4313      	orrs	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
               COMP_CSR_WINMODE  | COMP_CSR_POLARITY | COMP_CSR_HYST    |
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CSR,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6819      	ldr	r1, [r3, #0]
 80029be:	4b49      	ldr	r3, [pc, #292]	; (8002ae4 <HAL_COMP_Init+0x1d4>)
 80029c0:	400b      	ands	r3, r1
 80029c2:	69b9      	ldr	r1, [r7, #24]
 80029c4:	430b      	orrs	r3, r1
 80029c6:	6013      	str	r3, [r2, #0]
    
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029d0:	d106      	bne.n	80029e0 <HAL_COMP_Init+0xd0>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80029d2:	4a45      	ldr	r2, [pc, #276]	; (8002ae8 <HAL_COMP_Init+0x1d8>)
 80029d4:	4b44      	ldr	r3, [pc, #272]	; (8002ae8 <HAL_COMP_Init+0x1d8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029dc:	6013      	str	r3, [r2, #0]
 80029de:	e005      	b.n	80029ec <HAL_COMP_Init+0xdc>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80029e0:	4a41      	ldr	r2, [pc, #260]	; (8002ae8 <HAL_COMP_Init+0x1d8>)
 80029e2:	4b41      	ldr	r3, [pc, #260]	; (8002ae8 <HAL_COMP_Init+0x1d8>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80029ea:	6013      	str	r3, [r2, #0]
    }
    
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0U) &&
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d013      	beq.n	8002a22 <HAL_COMP_Init+0x112>
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d010      	beq.n	8002a22 <HAL_COMP_Init+0x112>
        (comp_voltage_scaler_not_initialized != 0U)               )
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      wait_loop_index = (COMP_DELAY_VOLTAGE_SCALER_STAB_US * (SystemCoreClock / (1000000 * 2U)));
 8002a00:	4b3a      	ldr	r3, [pc, #232]	; (8002aec <HAL_COMP_Init+0x1dc>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a3a      	ldr	r2, [pc, #232]	; (8002af0 <HAL_COMP_Init+0x1e0>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	0cdb      	lsrs	r3, r3, #19
 8002a0c:	22c8      	movs	r2, #200	; 0xc8
 8002a0e:	fb02 f303 	mul.w	r3, r2, r3
 8002a12:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0U)
 8002a14:	e002      	b.n	8002a1c <HAL_COMP_Init+0x10c>
      {
        wait_loop_index--;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f9      	bne.n	8002a16 <HAL_COMP_Init+0x106>
      }
    }
    
    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a33      	ldr	r2, [pc, #204]	; (8002af4 <HAL_COMP_Init+0x1e4>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d102      	bne.n	8002a32 <HAL_COMP_Init+0x122>
 8002a2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a30:	e001      	b.n	8002a36 <HAL_COMP_Init+0x126>
 8002a32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a36:	617b      	str	r3, [r7, #20]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d037      	beq.n	8002ab4 <HAL_COMP_Init+0x1a4>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	f003 0310 	and.w	r3, r3, #16
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_COMP_Init+0x148>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8002a50:	6978      	ldr	r0, [r7, #20]
 8002a52:	f7ff feeb 	bl	800282c <LL_EXTI_EnableRisingTrig_0_31>
 8002a56:	e002      	b.n	8002a5e <HAL_COMP_Init+0x14e>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8002a58:	6978      	ldr	r0, [r7, #20]
 8002a5a:	f7ff fef9 	bl	8002850 <LL_EXTI_DisableRisingTrig_0_31>
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	f003 0320 	and.w	r3, r3, #32
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_COMP_Init+0x162>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8002a6a:	6978      	ldr	r0, [r7, #20]
 8002a6c:	f7ff ff04 	bl	8002878 <LL_EXTI_EnableFallingTrig_0_31>
 8002a70:	e002      	b.n	8002a78 <HAL_COMP_Init+0x168>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8002a72:	6978      	ldr	r0, [r7, #20]
 8002a74:	f7ff ff12 	bl	800289c <LL_EXTI_DisableFallingTrig_0_31>
      }
      
      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8002a78:	6978      	ldr	r0, [r7, #20]
 8002a7a:	f7ff ff39 	bl	80028f0 <LL_EXTI_ClearFlag_0_31>
      
      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_COMP_Init+0x182>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8002a8a:	6978      	ldr	r0, [r7, #20]
 8002a8c:	f7ff fea8 	bl	80027e0 <LL_EXTI_EnableEvent_0_31>
 8002a90:	e002      	b.n	8002a98 <HAL_COMP_Init+0x188>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8002a92:	6978      	ldr	r0, [r7, #20]
 8002a94:	f7ff feb6 	bl	8002804 <LL_EXTI_DisableEvent_0_31>
      }
      
      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_COMP_Init+0x19c>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8002aa4:	6978      	ldr	r0, [r7, #20]
 8002aa6:	f7ff fe75 	bl	8002794 <LL_EXTI_EnableIT_0_31>
 8002aaa:	e009      	b.n	8002ac0 <HAL_COMP_Init+0x1b0>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8002aac:	6978      	ldr	r0, [r7, #20]
 8002aae:	f7ff fe83 	bl	80027b8 <LL_EXTI_DisableIT_0_31>
 8002ab2:	e005      	b.n	8002ac0 <HAL_COMP_Init+0x1b0>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8002ab4:	6978      	ldr	r0, [r7, #20]
 8002ab6:	f7ff fea5 	bl	8002804 <LL_EXTI_DisableEvent_0_31>
      
      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8002aba:	6978      	ldr	r0, [r7, #20]
 8002abc:	f7ff fe7c 	bl	80027b8 <LL_EXTI_DisableIT_0_31>
    }
    
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d103      	bne.n	8002ad4 <HAL_COMP_Init+0x1c4>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
  
  return status;
 8002ad4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3720      	adds	r7, #32
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	ff207d03 	.word	0xff207d03
 8002ae8:	40010204 	.word	0x40010204
 8002aec:	2000002c 	.word	0x2000002c
 8002af0:	431bde83 	.word	0x431bde83
 8002af4:	40010200 	.word	0x40010200

08002af8 <HAL_COMP_MspInit>:
  * @brief  Initialize the COMP MSP.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_MspInit could be implemented in the user file
   */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || (__HAL_COMP_IS_LOCKED(hcomp)))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d007      	beq.n	8002b32 <HAL_COMP_Start+0x26>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b30:	d102      	bne.n	8002b38 <HAL_COMP_Start+0x2c>
  {
    status = HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	73fb      	strb	r3, [r7, #15]
 8002b36:	e026      	b.n	8002b86 <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d11e      	bne.n	8002b82 <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6812      	ldr	r2, [r2, #0]
 8002b4c:	6812      	ldr	r2, [r2, #0]
 8002b4e:	f042 0201 	orr.w	r2, r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
      
      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000U * 2U)));
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <HAL_COMP_Start+0x88>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a0d      	ldr	r2, [pc, #52]	; (8002b98 <HAL_COMP_Start+0x8c>)
 8002b62:	fba2 2303 	umull	r2, r3, r2, r3
 8002b66:	0cda      	lsrs	r2, r3, #19
 8002b68:	4613      	mov	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 8002b72:	e002      	b.n	8002b7a <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1f9      	bne.n	8002b74 <HAL_COMP_Start+0x68>
 8002b80:	e001      	b.n	8002b86 <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	2000002c 	.word	0x2000002c
 8002b98:	431bde83 	.word	0x431bde83

08002b9c <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a11      	ldr	r2, [pc, #68]	; (8002bf0 <HAL_COMP_IRQHandler+0x54>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d102      	bne.n	8002bb4 <HAL_COMP_IRQHandler+0x18>
 8002bae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002bb2:	e001      	b.n	8002bb8 <HAL_COMP_IRQHandler+0x1c>
 8002bb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bb8:	60fb      	str	r3, [r7, #12]
  
  /* Check COMP EXTI flag */
  if(LL_EXTI_IsActiveFlag_0_31(exti_line) != RESET)
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7ff fe82 	bl	80028c4 <LL_EXTI_IsActiveFlag_0_31>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d010      	beq.n	8002be8 <HAL_COMP_IRQHandler+0x4c>
  {
    /* Check whether comparator is in independent or window mode */
    if(READ_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE) != RESET)
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_COMP_IRQHandler+0x58>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d004      	beq.n	8002bdc <HAL_COMP_IRQHandler+0x40>
      /* Note: Pair of comparators in window mode can both trig IRQ when      */
      /*       input voltage is changing from "out of window" area            */
      /*       (low or high ) to the other "out of window" area (high or low).*/
      /*       Both flags must be cleared to call comparator trigger          */
      /*       callback is called once.                                       */
      LL_EXTI_ClearFlag_0_31((COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 8002bd2:	f44f 00c0 	mov.w	r0, #6291456	; 0x600000
 8002bd6:	f7ff fe8b 	bl	80028f0 <LL_EXTI_ClearFlag_0_31>
 8002bda:	e002      	b.n	8002be2 <HAL_COMP_IRQHandler+0x46>
    }
    else
    {
      /* Clear COMP EXTI line pending bit */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f7ff fe87 	bl	80028f0 <LL_EXTI_ClearFlag_0_31>
    }
    
    /* COMP trigger user callback */
    HAL_COMP_TriggerCallback(hcomp);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f808 	bl	8002bf8 <HAL_COMP_TriggerCallback>
  }
}
 8002be8:	bf00      	nop
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40010200 	.word	0x40010200
 8002bf4:	40010204 	.word	0x40010204

08002bf8 <HAL_COMP_TriggerCallback>:
  * @brief  Comparator callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <NVIC_SetPriorityGrouping+0x44>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c3e:	4a04      	ldr	r2, [pc, #16]	; (8002c50 <NVIC_SetPriorityGrouping+0x44>)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	60d3      	str	r3, [r2, #12]
}
 8002c44:	bf00      	nop
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <NVIC_GetPriorityGrouping+0x18>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	f003 0307 	and.w	r3, r3, #7
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002c7a:	4909      	ldr	r1, [pc, #36]	; (8002ca0 <NVIC_EnableIRQ+0x30>)
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	095b      	lsrs	r3, r3, #5
 8002c82:	79fa      	ldrb	r2, [r7, #7]
 8002c84:	f002 021f 	and.w	r2, r2, #31
 8002c88:	2001      	movs	r0, #1
 8002c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	e000e100 	.word	0xe000e100

08002ca4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	6039      	str	r1, [r7, #0]
 8002cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	da0b      	bge.n	8002cd0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb8:	490d      	ldr	r1, [pc, #52]	; (8002cf0 <NVIC_SetPriority+0x4c>)
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	f003 030f 	and.w	r3, r3, #15
 8002cc0:	3b04      	subs	r3, #4
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	0112      	lsls	r2, r2, #4
 8002cc8:	b2d2      	uxtb	r2, r2
 8002cca:	440b      	add	r3, r1
 8002ccc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cce:	e009      	b.n	8002ce4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd0:	4908      	ldr	r1, [pc, #32]	; (8002cf4 <NVIC_SetPriority+0x50>)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	440b      	add	r3, r1
 8002ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	e000ed00 	.word	0xe000ed00
 8002cf4:	e000e100 	.word	0xe000e100

08002cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b089      	sub	sp, #36	; 0x24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	f1c3 0307 	rsb	r3, r3, #7
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	bf28      	it	cs
 8002d16:	2304      	movcs	r3, #4
 8002d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	2b06      	cmp	r3, #6
 8002d20:	d902      	bls.n	8002d28 <NVIC_EncodePriority+0x30>
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3b03      	subs	r3, #3
 8002d26:	e000      	b.n	8002d2a <NVIC_EncodePriority+0x32>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	1e5a      	subs	r2, r3, #1
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	401a      	ands	r2, r3
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d3e:	2101      	movs	r1, #1
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	1e59      	subs	r1, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d4c:	4313      	orrs	r3, r2
         );
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3724      	adds	r7, #36	; 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff ff52 	bl	8002c0c <NVIC_SetPriorityGrouping>
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
 8002d7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d82:	f7ff ff67 	bl	8002c54 <NVIC_GetPriorityGrouping>
 8002d86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	68b9      	ldr	r1, [r7, #8]
 8002d8c:	6978      	ldr	r0, [r7, #20]
 8002d8e:	f7ff ffb3 	bl	8002cf8 <NVIC_EncodePriority>
 8002d92:	4602      	mov	r2, r0
 8002d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d98:	4611      	mov	r1, r2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff ff82 	bl	8002ca4 <NVIC_SetPriority>
}
 8002da0:	bf00      	nop
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7ff ff5a 	bl	8002c70 <NVIC_EnableIRQ>
}
 8002dbc:	bf00      	nop
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002dc8:	f000 f802 	bl	8002dd0 <HAL_SYSTICK_Callback>
}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
	...

08002de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b087      	sub	sp, #28
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002df6:	e17f      	b.n	80030f8 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	fa01 f303 	lsl.w	r3, r1, r3
 8002e04:	4013      	ands	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	f000 8171 	beq.w	80030f2 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x40>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b12      	cmp	r3, #18
 8002e1e:	d123      	bne.n	8002e68 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	08da      	lsrs	r2, r3, #3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3208      	adds	r2, #8
 8002e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	220f      	movs	r2, #15
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	4013      	ands	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	691a      	ldr	r2, [r3, #16]
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	08da      	lsrs	r2, r3, #3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3208      	adds	r2, #8
 8002e62:	6939      	ldr	r1, [r7, #16]
 8002e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	2203      	movs	r2, #3
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0203 	and.w	r2, r3, #3
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d00b      	beq.n	8002ebc <HAL_GPIO_Init+0xdc>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d007      	beq.n	8002ebc <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002eb0:	2b11      	cmp	r3, #17
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b12      	cmp	r3, #18
 8002eba:	d130      	bne.n	8002f1e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	68da      	ldr	r2, [r3, #12]
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	43db      	mvns	r3, r3
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	4013      	ands	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	091b      	lsrs	r3, r3, #4
 8002f08:	f003 0201 	and.w	r2, r3, #1
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d118      	bne.n	8002f5c <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f30:	2201      	movs	r2, #1
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	08db      	lsrs	r3, r3, #3
 8002f46:	f003 0201 	and.w	r2, r3, #1
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	2203      	movs	r2, #3
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4013      	ands	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 80ac 	beq.w	80030f2 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f9a:	4a5e      	ldr	r2, [pc, #376]	; (8003114 <HAL_GPIO_Init+0x334>)
 8002f9c:	4b5d      	ldr	r3, [pc, #372]	; (8003114 <HAL_GPIO_Init+0x334>)
 8002f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6613      	str	r3, [r2, #96]	; 0x60
 8002fa6:	4b5b      	ldr	r3, [pc, #364]	; (8003114 <HAL_GPIO_Init+0x334>)
 8002fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
 8002fb0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002fb2:	4a59      	ldr	r2, [pc, #356]	; (8003118 <HAL_GPIO_Init+0x338>)
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	089b      	lsrs	r3, r3, #2
 8002fb8:	3302      	adds	r3, #2
 8002fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	220f      	movs	r2, #15
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002fdc:	d025      	beq.n	800302a <HAL_GPIO_Init+0x24a>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4e      	ldr	r2, [pc, #312]	; (800311c <HAL_GPIO_Init+0x33c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d01f      	beq.n	8003026 <HAL_GPIO_Init+0x246>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4d      	ldr	r2, [pc, #308]	; (8003120 <HAL_GPIO_Init+0x340>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d019      	beq.n	8003022 <HAL_GPIO_Init+0x242>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a4c      	ldr	r2, [pc, #304]	; (8003124 <HAL_GPIO_Init+0x344>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d013      	beq.n	800301e <HAL_GPIO_Init+0x23e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a4b      	ldr	r2, [pc, #300]	; (8003128 <HAL_GPIO_Init+0x348>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d00d      	beq.n	800301a <HAL_GPIO_Init+0x23a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a4a      	ldr	r2, [pc, #296]	; (800312c <HAL_GPIO_Init+0x34c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d007      	beq.n	8003016 <HAL_GPIO_Init+0x236>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a49      	ldr	r2, [pc, #292]	; (8003130 <HAL_GPIO_Init+0x350>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_GPIO_Init+0x232>
 800300e:	2306      	movs	r3, #6
 8003010:	e00c      	b.n	800302c <HAL_GPIO_Init+0x24c>
 8003012:	2307      	movs	r3, #7
 8003014:	e00a      	b.n	800302c <HAL_GPIO_Init+0x24c>
 8003016:	2305      	movs	r3, #5
 8003018:	e008      	b.n	800302c <HAL_GPIO_Init+0x24c>
 800301a:	2304      	movs	r3, #4
 800301c:	e006      	b.n	800302c <HAL_GPIO_Init+0x24c>
 800301e:	2303      	movs	r3, #3
 8003020:	e004      	b.n	800302c <HAL_GPIO_Init+0x24c>
 8003022:	2302      	movs	r3, #2
 8003024:	e002      	b.n	800302c <HAL_GPIO_Init+0x24c>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <HAL_GPIO_Init+0x24c>
 800302a:	2300      	movs	r3, #0
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	f002 0203 	and.w	r2, r2, #3
 8003032:	0092      	lsls	r2, r2, #2
 8003034:	4093      	lsls	r3, r2
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800303c:	4936      	ldr	r1, [pc, #216]	; (8003118 <HAL_GPIO_Init+0x338>)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	089b      	lsrs	r3, r3, #2
 8003042:	3302      	adds	r3, #2
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800304a:	4b3a      	ldr	r3, [pc, #232]	; (8003134 <HAL_GPIO_Init+0x354>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	43db      	mvns	r3, r3
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	4013      	ands	r3, r2
 8003058:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4313      	orrs	r3, r2
 800306c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800306e:	4a31      	ldr	r2, [pc, #196]	; (8003134 <HAL_GPIO_Init+0x354>)
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003074:	4b2f      	ldr	r3, [pc, #188]	; (8003134 <HAL_GPIO_Init+0x354>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	43db      	mvns	r3, r3
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	4013      	ands	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4313      	orrs	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003098:	4a26      	ldr	r2, [pc, #152]	; (8003134 <HAL_GPIO_Init+0x354>)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800309e:	4b25      	ldr	r3, [pc, #148]	; (8003134 <HAL_GPIO_Init+0x354>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	43db      	mvns	r3, r3
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4013      	ands	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4313      	orrs	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030c2:	4a1c      	ldr	r2, [pc, #112]	; (8003134 <HAL_GPIO_Init+0x354>)
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030c8:	4b1a      	ldr	r3, [pc, #104]	; (8003134 <HAL_GPIO_Init+0x354>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4013      	ands	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030ec:	4a11      	ldr	r2, [pc, #68]	; (8003134 <HAL_GPIO_Init+0x354>)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	3301      	adds	r3, #1
 80030f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	f47f ae78 	bne.w	8002df8 <HAL_GPIO_Init+0x18>
  }
}
 8003108:	bf00      	nop
 800310a:	371c      	adds	r7, #28
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	40021000 	.word	0x40021000
 8003118:	40010000 	.word	0x40010000
 800311c:	48000400 	.word	0x48000400
 8003120:	48000800 	.word	0x48000800
 8003124:	48000c00 	.word	0x48000c00
 8003128:	48001000 	.word	0x48001000
 800312c:	48001400 	.word	0x48001400
 8003130:	48001800 	.word	0x48001800
 8003134:	40010400 	.word	0x40010400

08003138 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	887b      	ldrh	r3, [r7, #2]
 800314a:	4013      	ands	r3, r2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003150:	2301      	movs	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
 8003154:	e001      	b.n	800315a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003156:	2300      	movs	r3, #0
 8003158:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800315a:	7bfb      	ldrb	r3, [r7, #15]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	807b      	strh	r3, [r7, #2]
 8003174:	4613      	mov	r3, r2
 8003176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003178:	787b      	ldrb	r3, [r7, #1]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800317e:	887a      	ldrh	r2, [r7, #2]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003184:	e002      	b.n	800318c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003186:	887a      	ldrh	r2, [r7, #2]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80031a0:	2300      	movs	r3, #0
 80031a2:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80031a4:	2300      	movs	r3, #0
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e0a8      	b.n	8003304 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d106      	bne.n	80031cc <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f8a2 	bl	8003310 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2202      	movs	r2, #2
 80031d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80031e4:	2300      	movs	r3, #0
 80031e6:	60fb      	str	r3, [r7, #12]
 80031e8:	e00a      	b.n	8003200 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3304      	adds	r3, #4
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	2200      	movs	r2, #0
 80031f8:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	3301      	adds	r3, #1
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2b0f      	cmp	r3, #15
 8003204:	d9f1      	bls.n	80031ea <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6812      	ldr	r2, [r2, #0]
 800320e:	6892      	ldr	r2, [r2, #8]
 8003210:	f042 0204 	orr.w	r2, r2, #4
 8003214:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6859      	ldr	r1, [r3, #4]
 8003220:	4b3a      	ldr	r3, [pc, #232]	; (800330c <HAL_LCD_Init+0x174>)
 8003222:	400b      	ands	r3, r1
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	6848      	ldr	r0, [r1, #4]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	6889      	ldr	r1, [r1, #8]
 800322c:	4308      	orrs	r0, r1
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8003232:	4308      	orrs	r0, r1
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003238:	4308      	orrs	r0, r1
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	69c9      	ldr	r1, [r1, #28]
 800323e:	4308      	orrs	r0, r1
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	6a09      	ldr	r1, [r1, #32]
 8003244:	4308      	orrs	r0, r1
 8003246:	6879      	ldr	r1, [r7, #4]
 8003248:	6989      	ldr	r1, [r1, #24]
 800324a:	4308      	orrs	r0, r1
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8003250:	4301      	orrs	r1, r0
 8003252:	430b      	orrs	r3, r1
 8003254:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f958 	bl	800350c <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68d0      	ldr	r0, [r2, #12]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6912      	ldr	r2, [r2, #16]
 8003272:	4310      	orrs	r0, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6952      	ldr	r2, [r2, #20]
 8003278:	4310      	orrs	r0, r2
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800327e:	4302      	orrs	r2, r0
 8003280:	430a      	orrs	r2, r1
 8003282:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	6812      	ldr	r2, [r2, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003294:	f7fd fed8 	bl	8001048 <HAL_GetTick>
 8003298:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800329a:	e00c      	b.n	80032b6 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800329c:	f7fd fed4 	bl	8001048 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032aa:	d904      	bls.n	80032b6 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2208      	movs	r2, #8
 80032b0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e026      	b.n	8003304 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d1eb      	bne.n	800329c <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80032c4:	f7fd fec0 	bl	8001048 <HAL_GetTick>
 80032c8:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80032ca:	e00c      	b.n	80032e6 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80032cc:	f7fd febc 	bl	8001048 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032da:	d904      	bls.n	80032e6 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2210      	movs	r2, #16
 80032e0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e00e      	b.n	8003304 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0310 	and.w	r3, r3, #16
 80032f0:	2b10      	cmp	r3, #16
 80032f2:	d1eb      	bne.n	80032cc <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	fc00000e 	.word	0xfc00000e

08003310 <HAL_LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
__weak void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  UNUSED(hlcd);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_LCD_MspInit is to be implemented in the user file
   */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8003332:	2300      	movs	r3, #0
 8003334:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b01      	cmp	r3, #1
 8003340:	d005      	beq.n	800334e <HAL_LCD_Write+0x2a>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d144      	bne.n	80033d8 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b01      	cmp	r3, #1
 8003358:	d12a      	bne.n	80033b0 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <HAL_LCD_Write+0x44>
 8003364:	2302      	movs	r3, #2
 8003366:	e038      	b.n	80033da <HAL_LCD_Write+0xb6>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2202      	movs	r2, #2
 8003374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8003378:	f7fd fe66 	bl	8001048 <HAL_GetTick>
 800337c:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800337e:	e010      	b.n	80033a2 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003380:	f7fd fe62 	bl	8001048 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800338e:	d908      	bls.n	80033a2 <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2202      	movs	r2, #2
 8003394:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e01b      	b.n	80033da <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d0e7      	beq.n	8003380 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6819      	ldr	r1, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	3304      	adds	r3, #4
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	401a      	ands	r2, r3
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	431a      	orrs	r2, r3
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	3304      	adds	r3, #4
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80033ea:	2300      	movs	r3, #0
 80033ec:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d005      	beq.n	800340a <HAL_LCD_Clear+0x28>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d140      	bne.n	800348c <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003410:	2b01      	cmp	r3, #1
 8003412:	d101      	bne.n	8003418 <HAL_LCD_Clear+0x36>
 8003414:	2302      	movs	r3, #2
 8003416:	e03a      	b.n	800348e <HAL_LCD_Clear+0xac>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003428:	f7fd fe0e 	bl	8001048 <HAL_GetTick>
 800342c:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800342e:	e010      	b.n	8003452 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003430:	f7fd fe0a 	bl	8001048 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800343e:	d908      	bls.n	8003452 <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e01d      	b.n	800348e <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b04      	cmp	r3, #4
 800345e:	d0e7      	beq.n	8003430 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	e00a      	b.n	800347c <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3304      	adds	r3, #4
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	2200      	movs	r2, #0
 8003474:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	3301      	adds	r3, #1
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2b0f      	cmp	r3, #15
 8003480:	d9f1      	bls.n	8003466 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f807 	bl	8003496 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8003488:	2300      	movs	r3, #0
 800348a:	e000      	b.n	800348e <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
  }
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b084      	sub	sp, #16
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800349e:	2300      	movs	r3, #0
 80034a0:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2208      	movs	r2, #8
 80034a8:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	6892      	ldr	r2, [r2, #8]
 80034b4:	f042 0204 	orr.w	r2, r2, #4
 80034b8:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80034ba:	f7fd fdc5 	bl	8001048 <HAL_GetTick>
 80034be:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80034c0:	e010      	b.n	80034e4 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80034c2:	f7fd fdc1 	bl	8001048 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034d0:	d908      	bls.n	80034e4 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2204      	movs	r2, #4
 80034d6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e00f      	b.n	8003504 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0308 	and.w	r3, r3, #8
 80034ee:	2b08      	cmp	r3, #8
 80034f0:	d1e7      	bne.n	80034c2 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003514:	2300      	movs	r3, #0
 8003516:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003518:	f7fd fd96 	bl	8001048 <HAL_GetTick>
 800351c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800351e:	e00c      	b.n	800353a <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003520:	f7fd fd92 	bl	8001048 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800352e:	d904      	bls.n	800353a <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e007      	b.n	800354a <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b20      	cmp	r3, #32
 8003546:	d1eb      	bne.n	8003520 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 8003552:	b480      	push	{r7}
 8003554:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
}
 8003556:	bf00      	nop
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003564:	4b04      	ldr	r3, [pc, #16]	; (8003578 <HAL_PWREx_GetVoltageRange+0x18>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 800356c:	4618      	mov	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40007000 	.word	0x40007000

0800357c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800358e:	d12f      	bne.n	80035f0 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003590:	4b22      	ldr	r3, [pc, #136]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003598:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800359c:	d037      	beq.n	800360e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800359e:	4a1f      	ldr	r2, [pc, #124]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035a0:	4b1e      	ldr	r3, [pc, #120]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80035a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035ac:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80035ae:	4b1c      	ldr	r3, [pc, #112]	; (8003620 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a1c      	ldr	r2, [pc, #112]	; (8003624 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035b4:	fba2 2303 	umull	r2, r3, r2, r3
 80035b8:	0c9b      	lsrs	r3, r3, #18
 80035ba:	2232      	movs	r2, #50	; 0x32
 80035bc:	fb02 f303 	mul.w	r3, r2, r3
 80035c0:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80035c2:	e002      	b.n	80035ca <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	3b01      	subs	r3, #1
 80035c8:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d006      	beq.n	80035de <HAL_PWREx_ControlVoltageScaling+0x62>
 80035d0:	4b12      	ldr	r3, [pc, #72]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035dc:	d0f2      	beq.n	80035c4 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035de:	4b0f      	ldr	r3, [pc, #60]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ea:	d110      	bne.n	800360e <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e00f      	b.n	8003610 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035f0:	4b0a      	ldr	r3, [pc, #40]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035fc:	d007      	beq.n	800360e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035fe:	4a07      	ldr	r2, [pc, #28]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003600:	4b06      	ldr	r3, [pc, #24]	; (800361c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003608:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800360c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}  
 8003610:	4618      	mov	r0, r3
 8003612:	3714      	adds	r7, #20
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	40007000 	.word	0x40007000
 8003620:	2000002c 	.word	0x2000002c
 8003624:	431bde83 	.word	0x431bde83

08003628 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80d0 	beq.w	80037e2 <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8003642:	4ba1      	ldr	r3, [pc, #644]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 030c 	and.w	r3, r3, #12
 800364a:	2b00      	cmp	r3, #0
 800364c:	d179      	bne.n	8003742 <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800364e:	4b9e      	ldr	r3, [pc, #632]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d005      	beq.n	8003666 <HAL_RCC_OscConfig+0x3e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e33c      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1a      	ldr	r2, [r3, #32]
 800366a:	4b97      	ldr	r3, [pc, #604]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d004      	beq.n	8003680 <HAL_RCC_OscConfig+0x58>
 8003676:	4b94      	ldr	r3, [pc, #592]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800367e:	e005      	b.n	800368c <HAL_RCC_OscConfig+0x64>
 8003680:	4b91      	ldr	r3, [pc, #580]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003686:	091b      	lsrs	r3, r3, #4
 8003688:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800368c:	429a      	cmp	r2, r3
 800368e:	d923      	bls.n	80036d8 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	4618      	mov	r0, r3
 8003696:	f000 fd57 	bl	8004148 <RCC_SetFlashLatencyFromMSIRange>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e31d      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036a4:	4a88      	ldr	r2, [pc, #544]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036a6:	4b88      	ldr	r3, [pc, #544]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f043 0308 	orr.w	r3, r3, #8
 80036ae:	6013      	str	r3, [r2, #0]
 80036b0:	4985      	ldr	r1, [pc, #532]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036b2:	4b85      	ldr	r3, [pc, #532]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	4313      	orrs	r3, r2
 80036c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036c2:	4981      	ldr	r1, [pc, #516]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036c4:	4b80      	ldr	r3, [pc, #512]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	69db      	ldr	r3, [r3, #28]
 80036d0:	021b      	lsls	r3, r3, #8
 80036d2:	4313      	orrs	r3, r2
 80036d4:	604b      	str	r3, [r1, #4]
 80036d6:	e022      	b.n	800371e <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036d8:	4a7b      	ldr	r2, [pc, #492]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036da:	4b7b      	ldr	r3, [pc, #492]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f043 0308 	orr.w	r3, r3, #8
 80036e2:	6013      	str	r3, [r2, #0]
 80036e4:	4978      	ldr	r1, [pc, #480]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036e6:	4b78      	ldr	r3, [pc, #480]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036f6:	4974      	ldr	r1, [pc, #464]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036f8:	4b73      	ldr	r3, [pc, #460]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	021b      	lsls	r3, r3, #8
 8003706:	4313      	orrs	r3, r2
 8003708:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	4618      	mov	r0, r3
 8003710:	f000 fd1a 	bl	8004148 <RCC_SetFlashLatencyFromMSIRange>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e2e0      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800371e:	f000 fbfd 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8003722:	4601      	mov	r1, r0
 8003724:	4b68      	ldr	r3, [pc, #416]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	4a67      	ldr	r2, [pc, #412]	; (80038cc <HAL_RCC_OscConfig+0x2a4>)
 8003730:	5cd3      	ldrb	r3, [r2, r3]
 8003732:	fa21 f303 	lsr.w	r3, r1, r3
 8003736:	4a66      	ldr	r2, [pc, #408]	; (80038d0 <HAL_RCC_OscConfig+0x2a8>)
 8003738:	6013      	str	r3, [r2, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 800373a:	200f      	movs	r0, #15
 800373c:	f001 fcba 	bl	80050b4 <HAL_InitTick>
 8003740:	e04f      	b.n	80037e2 <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d032      	beq.n	80037b0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800374a:	4a5f      	ldr	r2, [pc, #380]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800374c:	4b5e      	ldr	r3, [pc, #376]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003756:	f7fd fc77 	bl	8001048 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800375e:	f7fd fc73 	bl	8001048 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e2b7      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8003770:	4b55      	ldr	r3, [pc, #340]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800377c:	4a52      	ldr	r2, [pc, #328]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800377e:	4b52      	ldr	r3, [pc, #328]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f043 0308 	orr.w	r3, r3, #8
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	494f      	ldr	r1, [pc, #316]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800378a:	4b4f      	ldr	r3, [pc, #316]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4313      	orrs	r3, r2
 8003798:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800379a:	494b      	ldr	r1, [pc, #300]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800379c:	4b4a      	ldr	r3, [pc, #296]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
 80037ae:	e018      	b.n	80037e2 <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037b0:	4a45      	ldr	r2, [pc, #276]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80037b2:	4b45      	ldr	r3, [pc, #276]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f023 0301 	bic.w	r3, r3, #1
 80037ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037bc:	f7fd fc44 	bl	8001048 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037c4:	f7fd fc40 	bl	8001048 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e284      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80037d6:	4b3c      	ldr	r3, [pc, #240]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d07a      	beq.n	80038e4 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 80037ee:	4b36      	ldr	r3, [pc, #216]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b08      	cmp	r3, #8
 80037f8:	d00b      	beq.n	8003812 <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037fa:	4b33      	ldr	r3, [pc, #204]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8003802:	2b0c      	cmp	r3, #12
 8003804:	d111      	bne.n	800382a <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003806:	4b30      	ldr	r3, [pc, #192]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b03      	cmp	r3, #3
 8003810:	d10b      	bne.n	800382a <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003812:	4b2d      	ldr	r3, [pc, #180]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d061      	beq.n	80038e2 <HAL_RCC_OscConfig+0x2ba>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d15d      	bne.n	80038e2 <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e25a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003832:	d106      	bne.n	8003842 <HAL_RCC_OscConfig+0x21a>
 8003834:	4a24      	ldr	r2, [pc, #144]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003836:	4b24      	ldr	r3, [pc, #144]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383e:	6013      	str	r3, [r2, #0]
 8003840:	e01d      	b.n	800387e <HAL_RCC_OscConfig+0x256>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800384a:	d10c      	bne.n	8003866 <HAL_RCC_OscConfig+0x23e>
 800384c:	4a1e      	ldr	r2, [pc, #120]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800384e:	4b1e      	ldr	r3, [pc, #120]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4a1b      	ldr	r2, [pc, #108]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800385a:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	e00b      	b.n	800387e <HAL_RCC_OscConfig+0x256>
 8003866:	4a18      	ldr	r2, [pc, #96]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003868:	4b17      	ldr	r3, [pc, #92]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	4a15      	ldr	r2, [pc, #84]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003874:	4b14      	ldr	r3, [pc, #80]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800387c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d013      	beq.n	80038ae <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003886:	f7fd fbdf 	bl	8001048 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800388e:	f7fd fbdb 	bl	8001048 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b64      	cmp	r3, #100	; 0x64
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e21f      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80038a0:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <HAL_RCC_OscConfig+0x2a0>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x266>
 80038ac:	e01a      	b.n	80038e4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ae:	f7fd fbcb 	bl	8001048 <HAL_GetTick>
 80038b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80038b4:	e00e      	b.n	80038d4 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b6:	f7fd fbc7 	bl	8001048 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b64      	cmp	r3, #100	; 0x64
 80038c2:	d907      	bls.n	80038d4 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e20b      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
 80038c8:	40021000 	.word	0x40021000
 80038cc:	0800cd14 	.word	0x0800cd14
 80038d0:	2000002c 	.word	0x2000002c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80038d4:	4ba9      	ldr	r3, [pc, #676]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1ea      	bne.n	80038b6 <HAL_RCC_OscConfig+0x28e>
 80038e0:	e000      	b.n	80038e4 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d069      	beq.n	80039c4 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80038f0:	4ba2      	ldr	r3, [pc, #648]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 030c 	and.w	r3, r3, #12
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d00b      	beq.n	8003914 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038fc:	4b9f      	ldr	r3, [pc, #636]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8003904:	2b0c      	cmp	r3, #12
 8003906:	d11c      	bne.n	8003942 <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003908:	4b9c      	ldr	r3, [pc, #624]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	f003 0303 	and.w	r3, r3, #3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d116      	bne.n	8003942 <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003914:	4b99      	ldr	r3, [pc, #612]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800391c:	2b00      	cmp	r3, #0
 800391e:	d005      	beq.n	800392c <HAL_RCC_OscConfig+0x304>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e1d9      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392c:	4993      	ldr	r1, [pc, #588]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 800392e:	4b93      	ldr	r3, [pc, #588]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	061b      	lsls	r3, r3, #24
 800393c:	4313      	orrs	r3, r2
 800393e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003940:	e040      	b.n	80039c4 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d023      	beq.n	8003992 <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800394a:	4a8c      	ldr	r2, [pc, #560]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 800394c:	4b8b      	ldr	r3, [pc, #556]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003954:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003956:	f7fd fb77 	bl	8001048 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800395e:	f7fd fb73 	bl	8001048 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e1b7      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003970:	4b82      	ldr	r3, [pc, #520]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0f0      	beq.n	800395e <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397c:	497f      	ldr	r1, [pc, #508]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 800397e:	4b7f      	ldr	r3, [pc, #508]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	061b      	lsls	r3, r3, #24
 800398c:	4313      	orrs	r3, r2
 800398e:	604b      	str	r3, [r1, #4]
 8003990:	e018      	b.n	80039c4 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003992:	4a7a      	ldr	r2, [pc, #488]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003994:	4b79      	ldr	r3, [pc, #484]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800399c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399e:	f7fd fb53 	bl	8001048 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a6:	f7fd fb4f 	bl	8001048 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e193      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 80039b8:	4b70      	ldr	r3, [pc, #448]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1f0      	bne.n	80039a6 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d03c      	beq.n	8003a4a <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d01c      	beq.n	8003a12 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039d8:	4a68      	ldr	r2, [pc, #416]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 80039da:	4b68      	ldr	r3, [pc, #416]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 80039dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039e0:	f043 0301 	orr.w	r3, r3, #1
 80039e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e8:	f7fd fb2e 	bl	8001048 <HAL_GetTick>
 80039ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f0:	f7fd fb2a 	bl	8001048 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e16e      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8003a02:	4b5e      	ldr	r3, [pc, #376]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0ef      	beq.n	80039f0 <HAL_RCC_OscConfig+0x3c8>
 8003a10:	e01b      	b.n	8003a4a <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a12:	4a5a      	ldr	r2, [pc, #360]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a14:	4b59      	ldr	r3, [pc, #356]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a1a:	f023 0301 	bic.w	r3, r3, #1
 8003a1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a22:	f7fd fb11 	bl	8001048 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2a:	f7fd fb0d 	bl	8001048 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e151      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8003a3c:	4b4f      	ldr	r3, [pc, #316]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1ef      	bne.n	8003a2a <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 80a6 	beq.w	8003ba4 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a5c:	4b47      	ldr	r3, [pc, #284]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10d      	bne.n	8003a84 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a68:	4a44      	ldr	r2, [pc, #272]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a6a:	4b44      	ldr	r3, [pc, #272]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a72:	6593      	str	r3, [r2, #88]	; 0x58
 8003a74:	4b41      	ldr	r3, [pc, #260]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a80:	2301      	movs	r3, #1
 8003a82:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a84:	4b3e      	ldr	r3, [pc, #248]	; (8003b80 <HAL_RCC_OscConfig+0x558>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d118      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a90:	4a3b      	ldr	r2, [pc, #236]	; (8003b80 <HAL_RCC_OscConfig+0x558>)
 8003a92:	4b3b      	ldr	r3, [pc, #236]	; (8003b80 <HAL_RCC_OscConfig+0x558>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a9a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a9c:	f7fd fad4 	bl	8001048 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa4:	f7fd fad0 	bl	8001048 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e114      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ab6:	4b32      	ldr	r3, [pc, #200]	; (8003b80 <HAL_RCC_OscConfig+0x558>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0f0      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d108      	bne.n	8003adc <HAL_RCC_OscConfig+0x4b4>
 8003aca:	4a2c      	ldr	r2, [pc, #176]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003acc:	4b2b      	ldr	r3, [pc, #172]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad2:	f043 0301 	orr.w	r3, r3, #1
 8003ad6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ada:	e024      	b.n	8003b26 <HAL_RCC_OscConfig+0x4fe>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b05      	cmp	r3, #5
 8003ae2:	d110      	bne.n	8003b06 <HAL_RCC_OscConfig+0x4de>
 8003ae4:	4a25      	ldr	r2, [pc, #148]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003ae6:	4b25      	ldr	r3, [pc, #148]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aec:	f043 0304 	orr.w	r3, r3, #4
 8003af0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003af4:	4a21      	ldr	r2, [pc, #132]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003af6:	4b21      	ldr	r3, [pc, #132]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b04:	e00f      	b.n	8003b26 <HAL_RCC_OscConfig+0x4fe>
 8003b06:	4a1d      	ldr	r2, [pc, #116]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003b08:	4b1c      	ldr	r3, [pc, #112]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b0e:	f023 0301 	bic.w	r3, r3, #1
 8003b12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b16:	4a19      	ldr	r2, [pc, #100]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003b18:	4b18      	ldr	r3, [pc, #96]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b1e:	f023 0304 	bic.w	r3, r3, #4
 8003b22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d016      	beq.n	8003b5c <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b2e:	f7fd fa8b 	bl	8001048 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003b34:	e00a      	b.n	8003b4c <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b36:	f7fd fa87 	bl	8001048 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e0c9      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	; (8003b7c <HAL_RCC_OscConfig+0x554>)
 8003b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0ed      	beq.n	8003b36 <HAL_RCC_OscConfig+0x50e>
 8003b5a:	e01a      	b.n	8003b92 <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5c:	f7fd fa74 	bl	8001048 <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8003b62:	e00f      	b.n	8003b84 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b64:	f7fd fa70 	bl	8001048 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d906      	bls.n	8003b84 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e0b2      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
 8003b7a:	bf00      	nop
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8003b84:	4b58      	ldr	r3, [pc, #352]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1e8      	bne.n	8003b64 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b92:	7dfb      	ldrb	r3, [r7, #23]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d105      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b98:	4a53      	ldr	r2, [pc, #332]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003b9a:	4b53      	ldr	r3, [pc, #332]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ba2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8098 	beq.w	8003cde <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bae:	4b4e      	ldr	r3, [pc, #312]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 030c 	and.w	r3, r3, #12
 8003bb6:	2b0c      	cmp	r3, #12
 8003bb8:	f000 808f 	beq.w	8003cda <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d156      	bne.n	8003c72 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc4:	4a48      	ldr	r2, [pc, #288]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003bc6:	4b48      	ldr	r3, [pc, #288]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd0:	f7fd fa3a 	bl	8001048 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fd fa36 	bl	8001048 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e07a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003bea:	4b3f      	ldr	r3, [pc, #252]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bf6:	493c      	ldr	r1, [pc, #240]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	011a      	lsls	r2, r3, #4
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0c:	091b      	lsrs	r3, r3, #4
 8003c0e:	045b      	lsls	r3, r3, #17
 8003c10:	431a      	orrs	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	055b      	lsls	r3, r3, #21
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c28:	085b      	lsrs	r3, r3, #1
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	065b      	lsls	r3, r3, #25
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c32:	4a2d      	ldr	r2, [pc, #180]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c34:	4b2c      	ldr	r3, [pc, #176]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c3c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c3e:	4a2a      	ldr	r2, [pc, #168]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c40:	4b29      	ldr	r3, [pc, #164]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c48:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4a:	f7fd f9fd 	bl	8001048 <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c52:	f7fd f9f9 	bl	8001048 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e03d      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8003c64:	4b20      	ldr	r3, [pc, #128]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_RCC_OscConfig+0x62a>
 8003c70:	e035      	b.n	8003cde <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c72:	4a1d      	ldr	r2, [pc, #116]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c74:	4b1c      	ldr	r3, [pc, #112]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c7c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8003c7e:	4b1a      	ldr	r3, [pc, #104]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10b      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8003c8a:	4b17      	ldr	r3, [pc, #92]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           && 
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d105      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003c96:	4a14      	ldr	r2, [pc, #80]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c98:	4b13      	ldr	r3, [pc, #76]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f023 0303 	bic.w	r3, r3, #3
 8003ca0:	60d3      	str	r3, [r2, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ca2:	4a11      	ldr	r2, [pc, #68]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003ca4:	4b10      	ldr	r3, [pc, #64]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003cac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cb0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb2:	f7fd f9c9 	bl	8001048 <HAL_GetTick>
 8003cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cba:	f7fd f9c5 	bl	8001048 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e009      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003ccc:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <HAL_RCC_OscConfig+0x6c0>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1f0      	bne.n	8003cba <HAL_RCC_OscConfig+0x692>
 8003cd8:	e001      	b.n	8003cde <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40021000 	.word	0x40021000

08003cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003cfa:	4b84      	ldr	r3, [pc, #528]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0207 	and.w	r2, r3, #7
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d210      	bcs.n	8003d2a <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d08:	4980      	ldr	r1, [pc, #512]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003d0a:	4b80      	ldr	r3, [pc, #512]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f023 0207 	bic.w	r2, r3, #7
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d18:	4b7c      	ldr	r3, [pc, #496]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0207 	and.w	r2, r3, #7
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d001      	beq.n	8003d2a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e0ec      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 808e 	beq.w	8003e54 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d107      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8003d40:	4b73      	ldr	r3, [pc, #460]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d121      	bne.n	8003d90 <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0d9      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d107      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8003d58:	4b6d      	ldr	r3, [pc, #436]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d115      	bne.n	8003d90 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0cd      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d107      	bne.n	8003d80 <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8003d70:	4b67      	ldr	r3, [pc, #412]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d109      	bne.n	8003d90 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e0c1      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003d80:	4b63      	ldr	r3, [pc, #396]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e0b9      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
      }
#endif
      
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d90:	495f      	ldr	r1, [pc, #380]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003d92:	4b5f      	ldr	r3, [pc, #380]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f023 0203 	bic.w	r2, r3, #3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003da2:	f7fd f951 	bl	8001048 <HAL_GetTick>
 8003da6:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d112      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003db0:	e00a      	b.n	8003dc8 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003db2:	f7fd f949 	bl	8001048 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e09d      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dc8:	4b51      	ldr	r3, [pc, #324]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b0c      	cmp	r3, #12
 8003dd2:	d1ee      	bne.n	8003db2 <HAL_RCC_ClockConfig+0xc6>
 8003dd4:	e03e      	b.n	8003e54 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d112      	bne.n	8003e04 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8003dde:	e00a      	b.n	8003df6 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de0:	f7fd f932 	bl	8001048 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e086      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8003df6:	4b46      	ldr	r3, [pc, #280]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 030c 	and.w	r3, r3, #12
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d1ee      	bne.n	8003de0 <HAL_RCC_ClockConfig+0xf4>
 8003e02:	e027      	b.n	8003e54 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d11d      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003e0c:	e00a      	b.n	8003e24 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e0e:	f7fd f91b 	bl	8001048 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e06f      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003e24:	4b3a      	ldr	r3, [pc, #232]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f003 030c 	and.w	r3, r3, #12
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d1ee      	bne.n	8003e0e <HAL_RCC_ClockConfig+0x122>
 8003e30:	e010      	b.n	8003e54 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e32:	f7fd f909 	bl	8001048 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e05d      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8003e48:	4b31      	ldr	r3, [pc, #196]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d1ee      	bne.n	8003e32 <HAL_RCC_ClockConfig+0x146>
      }
    }
  }
    
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d008      	beq.n	8003e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e60:	492b      	ldr	r1, [pc, #172]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003e62:	4b2b      	ldr	r3, [pc, #172]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003e72:	4b26      	ldr	r3, [pc, #152]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0207 	and.w	r2, r3, #7
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d910      	bls.n	8003ea2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e80:	4922      	ldr	r1, [pc, #136]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003e82:	4b22      	ldr	r3, [pc, #136]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f023 0207 	bic.w	r2, r3, #7
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e90:	4b1e      	ldr	r3, [pc, #120]	; (8003f0c <HAL_RCC_ClockConfig+0x220>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0207 	and.w	r2, r3, #7
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d001      	beq.n	8003ea2 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e030      	b.n	8003f04 <HAL_RCC_ClockConfig+0x218>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d008      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eae:	4918      	ldr	r1, [pc, #96]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003eb0:	4b17      	ldr	r3, [pc, #92]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d009      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ecc:	4910      	ldr	r1, [pc, #64]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003ece:	4b10      	ldr	r3, [pc, #64]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	4313      	orrs	r3, r2
 8003ede:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ee0:	f000 f81c 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8003ee4:	4601      	mov	r1, r0
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <HAL_RCC_ClockConfig+0x224>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	091b      	lsrs	r3, r3, #4
 8003eec:	f003 030f 	and.w	r3, r3, #15
 8003ef0:	4a08      	ldr	r2, [pc, #32]	; (8003f14 <HAL_RCC_ClockConfig+0x228>)
 8003ef2:	5cd3      	ldrb	r3, [r2, r3]
 8003ef4:	fa21 f303 	lsr.w	r3, r1, r3
 8003ef8:	4a07      	ldr	r2, [pc, #28]	; (8003f18 <HAL_RCC_ClockConfig+0x22c>)
 8003efa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003efc:	200f      	movs	r0, #15
 8003efe:	f001 f8d9 	bl	80050b4 <HAL_InitTick>

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40022000 	.word	0x40022000
 8003f10:	40021000 	.word	0x40021000
 8003f14:	0800cd14 	.word	0x0800cd14
 8003f18:	2000002c 	.word	0x2000002c

08003f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	2300      	movs	r3, #0
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60bb      	str	r3, [r7, #8]
 8003f2e:	2302      	movs	r3, #2
 8003f30:	607b      	str	r3, [r7, #4]
 8003f32:	2302      	movs	r3, #2
 8003f34:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8003f3a:	4b4c      	ldr	r3, [pc, #304]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 030c 	and.w	r3, r3, #12
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00b      	beq.n	8003f5e <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8003f46:	4b49      	ldr	r3, [pc, #292]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8003f4e:	2b0c      	cmp	r3, #12
 8003f50:	d127      	bne.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8003f52:	4b46      	ldr	r3, [pc, #280]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d121      	bne.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8003f5e:	4b43      	ldr	r3, [pc, #268]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d107      	bne.n	8003f7a <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f6a:	4b40      	ldr	r3, [pc, #256]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f70:	0a1b      	lsrs	r3, r3, #8
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	617b      	str	r3, [r7, #20]
 8003f78:	e005      	b.n	8003f86 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f7a:	4b3c      	ldr	r3, [pc, #240]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	091b      	lsrs	r3, r3, #4
 8003f80:	f003 030f 	and.w	r3, r3, #15
 8003f84:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003f86:	4a3a      	ldr	r2, [pc, #232]	; (8004070 <HAL_RCC_GetSysClockFreq+0x154>)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f8e:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8003f90:	4b36      	ldr	r3, [pc, #216]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 030c 	and.w	r3, r3, #12
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d113      	bne.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8003fa0:	e010      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003fa2:	4b32      	ldr	r3, [pc, #200]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 030c 	and.w	r3, r3, #12
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d102      	bne.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fae:	4b31      	ldr	r3, [pc, #196]	; (8004074 <HAL_RCC_GetSysClockFreq+0x158>)
 8003fb0:	60fb      	str	r3, [r7, #12]
 8003fb2:	e007      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003fb4:	4b2d      	ldr	r3, [pc, #180]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f003 030c 	and.w	r3, r3, #12
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	d101      	bne.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fc0:	4b2d      	ldr	r3, [pc, #180]	; (8004078 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003fc2:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003fc4:	4b29      	ldr	r3, [pc, #164]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f003 030c 	and.w	r3, r3, #12
 8003fcc:	2b0c      	cmp	r3, #12
 8003fce:	d145      	bne.n	800405c <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003fd0:	4b26      	ldr	r3, [pc, #152]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	f003 0303 	and.w	r3, r3, #3
 8003fd8:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fda:	4b24      	ldr	r3, [pc, #144]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	091b      	lsrs	r3, r3, #4
 8003fe0:	f003 0307 	and.w	r3, r3, #7
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d002      	beq.n	8003ff4 <HAL_RCC_GetSysClockFreq+0xd8>
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d00d      	beq.n	800400e <HAL_RCC_GetSysClockFreq+0xf2>
 8003ff2:	e019      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ff4:	4a1f      	ldr	r2, [pc, #124]	; (8004074 <HAL_RCC_GetSysClockFreq+0x158>)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffc:	4a1b      	ldr	r2, [pc, #108]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8003ffe:	68d2      	ldr	r2, [r2, #12]
 8004000:	0a12      	lsrs	r2, r2, #8
 8004002:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004006:	fb02 f303 	mul.w	r3, r2, r3
 800400a:	613b      	str	r3, [r7, #16]
      break;
 800400c:	e019      	b.n	8004042 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800400e:	4a1a      	ldr	r2, [pc, #104]	; (8004078 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	fbb2 f3f3 	udiv	r3, r2, r3
 8004016:	4a15      	ldr	r2, [pc, #84]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8004018:	68d2      	ldr	r2, [r2, #12]
 800401a:	0a12      	lsrs	r2, r2, #8
 800401c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	613b      	str	r3, [r7, #16]
      break;
 8004026:	e00c      	b.n	8004042 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004030:	4a0e      	ldr	r2, [pc, #56]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8004032:	68d2      	ldr	r2, [r2, #12]
 8004034:	0a12      	lsrs	r2, r2, #8
 8004036:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800403a:	fb02 f303 	mul.w	r3, r2, r3
 800403e:	613b      	str	r3, [r7, #16]
      break;
 8004040:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004042:	4b0a      	ldr	r3, [pc, #40]	; (800406c <HAL_RCC_GetSysClockFreq+0x150>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	0e5b      	lsrs	r3, r3, #25
 8004048:	f003 0303 	and.w	r3, r3, #3
 800404c:	3301      	adds	r3, #1
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	fbb2 f3f3 	udiv	r3, r2, r3
 800405a:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 800405c:	68fb      	ldr	r3, [r7, #12]
}
 800405e:	4618      	mov	r0, r3
 8004060:	371c      	adds	r7, #28
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000
 8004070:	0800cd2c 	.word	0x0800cd2c
 8004074:	00f42400 	.word	0x00f42400
 8004078:	007a1200 	.word	0x007a1200

0800407c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <HAL_RCC_GetHCLKFreq+0x14>)
 8004082:	681b      	ldr	r3, [r3, #0]
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	2000002c 	.word	0x2000002c

08004094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004098:	f7ff fff0 	bl	800407c <HAL_RCC_GetHCLKFreq>
 800409c:	4601      	mov	r1, r0
 800409e:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	0a1b      	lsrs	r3, r3, #8
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	4a03      	ldr	r2, [pc, #12]	; (80040b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040aa:	5cd3      	ldrb	r3, [r2, r3]
 80040ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40021000 	.word	0x40021000
 80040b8:	0800cd24 	.word	0x0800cd24

080040bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040c0:	f7ff ffdc 	bl	800407c <HAL_RCC_GetHCLKFreq>
 80040c4:	4601      	mov	r1, r0
 80040c6:	4b05      	ldr	r3, [pc, #20]	; (80040dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	0adb      	lsrs	r3, r3, #11
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	4a03      	ldr	r2, [pc, #12]	; (80040e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040d2:	5cd3      	ldrb	r3, [r2, r3]
 80040d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040d8:	4618      	mov	r0, r3
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40021000 	.word	0x40021000
 80040e0:	0800cd24 	.word	0x0800cd24

080040e4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	220f      	movs	r2, #15
 80040f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040f4:	4b12      	ldr	r3, [pc, #72]	; (8004140 <HAL_RCC_GetClockConfig+0x5c>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 0203 	and.w	r2, r3, #3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004100:	4b0f      	ldr	r3, [pc, #60]	; (8004140 <HAL_RCC_GetClockConfig+0x5c>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800410c:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <HAL_RCC_GetClockConfig+0x5c>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004118:	4b09      	ldr	r3, [pc, #36]	; (8004140 <HAL_RCC_GetClockConfig+0x5c>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	08db      	lsrs	r3, r3, #3
 800411e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004126:	4b07      	ldr	r3, [pc, #28]	; (8004144 <HAL_RCC_GetClockConfig+0x60>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0207 	and.w	r2, r3, #7
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	601a      	str	r2, [r3, #0]
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	40021000 	.word	0x40021000
 8004144:	40022000 	.word	0x40022000

08004148 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8004150:	2300      	movs	r3, #0
 8004152:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004154:	2300      	movs	r3, #0
 8004156:	613b      	str	r3, [r7, #16]
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004158:	4b2a      	ldr	r3, [pc, #168]	; (8004204 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800415a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800415c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004164:	f7ff f9fc 	bl	8003560 <HAL_PWREx_GetVoltageRange>
 8004168:	6178      	str	r0, [r7, #20]
 800416a:	e014      	b.n	8004196 <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800416c:	4a25      	ldr	r2, [pc, #148]	; (8004204 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800416e:	4b25      	ldr	r3, [pc, #148]	; (8004204 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004176:	6593      	str	r3, [r2, #88]	; 0x58
 8004178:	4b22      	ldr	r3, [pc, #136]	; (8004204 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800417a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004184:	f7ff f9ec 	bl	8003560 <HAL_PWREx_GetVoltageRange>
 8004188:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800418a:	4a1e      	ldr	r2, [pc, #120]	; (8004204 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800418c:	4b1d      	ldr	r3, [pc, #116]	; (8004204 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800418e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004190:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004194:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800419c:	d10b      	bne.n	80041b6 <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b80      	cmp	r3, #128	; 0x80
 80041a2:	d919      	bls.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2ba0      	cmp	r3, #160	; 0xa0
 80041a8:	d902      	bls.n	80041b0 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041aa:	2302      	movs	r3, #2
 80041ac:	613b      	str	r3, [r7, #16]
 80041ae:	e013      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041b0:	2301      	movs	r3, #1
 80041b2:	613b      	str	r3, [r7, #16]
 80041b4:	e010      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b80      	cmp	r3, #128	; 0x80
 80041ba:	d902      	bls.n	80041c2 <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80041bc:	2303      	movs	r3, #3
 80041be:	613b      	str	r3, [r7, #16]
 80041c0:	e00a      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b80      	cmp	r3, #128	; 0x80
 80041c6:	d102      	bne.n	80041ce <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041c8:	2302      	movs	r3, #2
 80041ca:	613b      	str	r3, [r7, #16]
 80041cc:	e004      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7) 
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b70      	cmp	r3, #112	; 0x70
 80041d2:	d101      	bne.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041d4:	2301      	movs	r3, #1
 80041d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 80041d8:	490b      	ldr	r1, [pc, #44]	; (8004208 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80041da:	4b0b      	ldr	r3, [pc, #44]	; (8004208 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f023 0207 	bic.w	r2, r3, #7
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80041e8:	4b07      	ldr	r3, [pc, #28]	; (8004208 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0207 	and.w	r2, r3, #7
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d001      	beq.n	80041fa <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }
  
  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40021000 	.word	0x40021000
 8004208:	40022000 	.word	0x40022000

0800420c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800421c:	2300      	movs	r3, #0
 800421e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004220:	2300      	movs	r3, #0
 8004222:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800422c:	2b00      	cmp	r3, #0
 800422e:	d03f      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004234:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004238:	d01c      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800423a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800423e:	d802      	bhi.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00e      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004244:	e01f      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004246:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800424a:	d003      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x48>
 800424c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004250:	d01c      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x80>
 8004252:	e018      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004254:	4a82      	ldr	r2, [pc, #520]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004256:	4b82      	ldr	r3, [pc, #520]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800425e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004260:	e015      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	3304      	adds	r3, #4
 8004266:	2100      	movs	r1, #0
 8004268:	4618      	mov	r0, r3
 800426a:	f000 fab3 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 800426e:	4603      	mov	r3, r0
 8004270:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004272:	e00c      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3320      	adds	r3, #32
 8004278:	2100      	movs	r1, #0
 800427a:	4618      	mov	r0, r3
 800427c:	f000 fb9c 	bl	80049b8 <RCCEx_PLLSAI2_Config>
 8004280:	4603      	mov	r3, r0
 8004282:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004284:	e003      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	74fb      	strb	r3, [r7, #19]
      break;
 800428a:	e000      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 800428c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800428e:	7cfb      	ldrb	r3, [r7, #19]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10b      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004294:	4972      	ldr	r1, [pc, #456]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004296:	4b72      	ldr	r3, [pc, #456]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800429c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80042aa:	e001      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ac:	7cfb      	ldrb	r3, [r7, #19]
 80042ae:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d03f      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042c4:	d01c      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80042c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042ca:	d802      	bhi.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00e      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80042d0:	e01f      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80042d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80042d6:	d003      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80042d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80042dc:	d01c      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80042de:	e018      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042e0:	4a5f      	ldr	r2, [pc, #380]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80042e2:	4b5f      	ldr	r3, [pc, #380]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042ec:	e015      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	3304      	adds	r3, #4
 80042f2:	2100      	movs	r1, #0
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 fa6d 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80042fa:	4603      	mov	r3, r0
 80042fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042fe:	e00c      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3320      	adds	r3, #32
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f000 fb56 	bl	80049b8 <RCCEx_PLLSAI2_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004310:	e003      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	74fb      	strb	r3, [r7, #19]
      break;
 8004316:	e000      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004318:	bf00      	nop
    }

    if(ret == HAL_OK)
 800431a:	7cfb      	ldrb	r3, [r7, #19]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10b      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004320:	494f      	ldr	r1, [pc, #316]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004322:	4b4f      	ldr	r3, [pc, #316]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004328:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004336:	e001      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004338:	7cfb      	ldrb	r3, [r7, #19]
 800433a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 809a 	beq.w	800447e <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 800434a:	2300      	movs	r3, #0
 800434c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800434e:	4b44      	ldr	r3, [pc, #272]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10d      	bne.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800435a:	4a41      	ldr	r2, [pc, #260]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800435c:	4b40      	ldr	r3, [pc, #256]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800435e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004364:	6593      	str	r3, [r2, #88]	; 0x58
 8004366:	4b3e      	ldr	r3, [pc, #248]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436e:	60bb      	str	r3, [r7, #8]
 8004370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004372:	2301      	movs	r3, #1
 8004374:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004376:	4a3b      	ldr	r2, [pc, #236]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004378:	4b3a      	ldr	r3, [pc, #232]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004380:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004382:	f7fc fe61 	bl	8001048 <HAL_GetTick>
 8004386:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004388:	e009      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800438a:	f7fc fe5d 	bl	8001048 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d902      	bls.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	74fb      	strb	r3, [r7, #19]
        break;
 800439c:	e005      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800439e:	4b31      	ldr	r3, [pc, #196]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0ef      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 80043aa:	7cfb      	ldrb	r3, [r7, #19]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d15b      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043b0:	4b2b      	ldr	r3, [pc, #172]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d01f      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d019      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043ce:	4b24      	ldr	r3, [pc, #144]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043da:	4a21      	ldr	r2, [pc, #132]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043dc:	4b20      	ldr	r3, [pc, #128]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043ea:	4a1d      	ldr	r2, [pc, #116]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043ec:	4b1c      	ldr	r3, [pc, #112]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043fa:	4a19      	ldr	r2, [pc, #100]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d016      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7fc fe1c 	bl	8001048 <HAL_GetTick>
 8004410:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8004412:	e00b      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004414:	f7fc fe18 	bl	8001048 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d902      	bls.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	74fb      	strb	r3, [r7, #19]
            break;
 800442a:	e006      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800442c:	4b0c      	ldr	r3, [pc, #48]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800442e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0ec      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }
      
      if(ret == HAL_OK)
 800443a:	7cfb      	ldrb	r3, [r7, #19]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10c      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004440:	4907      	ldr	r1, [pc, #28]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004442:	4b07      	ldr	r3, [pc, #28]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004448:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004458:	e008      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800445a:	7cfb      	ldrb	r3, [r7, #19]
 800445c:	74bb      	strb	r3, [r7, #18]
 800445e:	e005      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x260>
 8004460:	40021000 	.word	0x40021000
 8004464:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004468:	7cfb      	ldrb	r3, [r7, #19]
 800446a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800446c:	7c7b      	ldrb	r3, [r7, #17]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d105      	bne.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004472:	4a9e      	ldr	r2, [pc, #632]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004474:	4b9d      	ldr	r3, [pc, #628]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004478:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800447c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800448a:	4998      	ldr	r1, [pc, #608]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800448c:	4b97      	ldr	r3, [pc, #604]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004492:	f023 0203 	bic.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00a      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044ac:	498f      	ldr	r1, [pc, #572]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80044ae:	4b8f      	ldr	r3, [pc, #572]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80044b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b4:	f023 020c 	bic.w	r2, r3, #12
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044bc:	4313      	orrs	r3, r2
 80044be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00a      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044ce:	4987      	ldr	r1, [pc, #540]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80044d0:	4b86      	ldr	r3, [pc, #536]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	4313      	orrs	r3, r2
 80044e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044f0:	497e      	ldr	r1, [pc, #504]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80044f2:	4b7e      	ldr	r3, [pc, #504]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80044f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004500:	4313      	orrs	r3, r2
 8004502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0310 	and.w	r3, r3, #16
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00a      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004512:	4976      	ldr	r1, [pc, #472]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004514:	4b75      	ldr	r3, [pc, #468]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800451a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004522:	4313      	orrs	r3, r2
 8004524:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0320 	and.w	r3, r3, #32
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004534:	496d      	ldr	r1, [pc, #436]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004536:	4b6d      	ldr	r3, [pc, #436]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800453c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004556:	4965      	ldr	r1, [pc, #404]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004558:	4b64      	ldr	r3, [pc, #400]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800455a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004578:	495c      	ldr	r1, [pc, #368]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800457a:	4b5c      	ldr	r3, [pc, #368]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800457c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004580:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800459a:	4954      	ldr	r1, [pc, #336]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800459c:	4b53      	ldr	r3, [pc, #332]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)  

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045bc:	494b      	ldr	r1, [pc, #300]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80045be:	4b4b      	ldr	r3, [pc, #300]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80045c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045de:	4943      	ldr	r1, [pc, #268]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80045e0:	4b42      	ldr	r3, [pc, #264]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80045e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d028      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004600:	493a      	ldr	r1, [pc, #232]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004602:	4b3a      	ldr	r3, [pc, #232]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004608:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800461a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800461e:	d106      	bne.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004620:	4a32      	ldr	r2, [pc, #200]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004622:	4b32      	ldr	r3, [pc, #200]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800462a:	60d3      	str	r3, [r2, #12]
 800462c:	e011      	b.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004632:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004636:	d10c      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3304      	adds	r3, #4
 800463c:	2101      	movs	r1, #1
 800463e:	4618      	mov	r0, r3
 8004640:	f000 f8c8 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004644:	4603      	mov	r3, r0
 8004646:	74fb      	strb	r3, [r7, #19]
      
        if(ret != HAL_OK)
 8004648:	7cfb      	ldrb	r3, [r7, #19]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 800464e:	7cfb      	ldrb	r3, [r7, #19]
 8004650:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d028      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800465e:	4923      	ldr	r1, [pc, #140]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004660:	4b22      	ldr	r3, [pc, #136]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004666:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466e:	4313      	orrs	r3, r2
 8004670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004678:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800467c:	d106      	bne.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800467e:	4a1b      	ldr	r2, [pc, #108]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004680:	4b1a      	ldr	r3, [pc, #104]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004688:	60d3      	str	r3, [r2, #12]
 800468a:	e011      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    }
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004690:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004694:	d10c      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3304      	adds	r3, #4
 800469a:	2101      	movs	r1, #1
 800469c:	4618      	mov	r0, r3
 800469e:	f000 f899 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80046a2:	4603      	mov	r3, r0
 80046a4:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 80046a6:	7cfb      	ldrb	r3, [r7, #19]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d001      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 80046ac:	7cfb      	ldrb	r3, [r7, #19]
 80046ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d02b      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046bc:	490b      	ldr	r1, [pc, #44]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80046be:	4b0b      	ldr	r3, [pc, #44]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80046c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046da:	d109      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046dc:	4a03      	ldr	r2, [pc, #12]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80046de:	4b03      	ldr	r3, [pc, #12]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e6:	60d3      	str	r3, [r2, #12]
 80046e8:	e014      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80046ea:	bf00      	nop
 80046ec:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046f8:	d10c      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	3304      	adds	r3, #4
 80046fe:	2101      	movs	r1, #1
 8004700:	4618      	mov	r0, r3
 8004702:	f000 f867 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004706:	4603      	mov	r3, r0
 8004708:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 800470a:	7cfb      	ldrb	r3, [r7, #19]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d001      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8004710:	7cfb      	ldrb	r3, [r7, #19]
 8004712:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d02f      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004720:	492b      	ldr	r1, [pc, #172]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004722:	4b2b      	ldr	r3, [pc, #172]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004728:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004730:	4313      	orrs	r3, r2
 8004732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800473a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800473e:	d10d      	bne.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3304      	adds	r3, #4
 8004744:	2102      	movs	r1, #2
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f844 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 800474c:	4603      	mov	r3, r0
 800474e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004750:	7cfb      	ldrb	r3, [r7, #19]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d014      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8004756:	7cfb      	ldrb	r3, [r7, #19]
 8004758:	74bb      	strb	r3, [r7, #18]
 800475a:	e011      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004764:	d10c      	bne.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3320      	adds	r3, #32
 800476a:	2102      	movs	r1, #2
 800476c:	4618      	mov	r0, r3
 800476e:	f000 f923 	bl	80049b8 <RCCEx_PLLSAI2_Config>
 8004772:	4603      	mov	r3, r0
 8004774:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8004776:	7cfb      	ldrb	r3, [r7, #19]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 800477c:	7cfb      	ldrb	r3, [r7, #19]
 800477e:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00a      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800478c:	4910      	ldr	r1, [pc, #64]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800478e:	4b10      	ldr	r3, [pc, #64]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004794:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00b      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80047ae:	4908      	ldr	r1, [pc, #32]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80047b0:	4b07      	ldr	r3, [pc, #28]	; (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80047b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40021000 	.word	0x40021000

080047d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047de:	2300      	movs	r3, #0
 80047e0:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e6:	4b73      	ldr	r3, [pc, #460]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f003 0303 	and.w	r3, r3, #3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d018      	beq.n	8004824 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047f2:	4b70      	ldr	r3, [pc, #448]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f003 0203 	and.w	r2, r3, #3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d10d      	bne.n	800481e <RCCEx_PLLSAI1_Config+0x4a>
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
       || 
 8004806:	2b00      	cmp	r3, #0
 8004808:	d009      	beq.n	800481e <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800480a:	4b6a      	ldr	r3, [pc, #424]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	091b      	lsrs	r3, r3, #4
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	1c5a      	adds	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
       || 
 800481a:	429a      	cmp	r2, r3
 800481c:	d044      	beq.n	80048a8 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	73fb      	strb	r3, [r7, #15]
 8004822:	e041      	b.n	80048a8 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b02      	cmp	r3, #2
 800482a:	d00c      	beq.n	8004846 <RCCEx_PLLSAI1_Config+0x72>
 800482c:	2b03      	cmp	r3, #3
 800482e:	d013      	beq.n	8004858 <RCCEx_PLLSAI1_Config+0x84>
 8004830:	2b01      	cmp	r3, #1
 8004832:	d120      	bne.n	8004876 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004834:	4b5f      	ldr	r3, [pc, #380]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d11d      	bne.n	800487c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004844:	e01a      	b.n	800487c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004846:	4b5b      	ldr	r3, [pc, #364]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484e:	2b00      	cmp	r3, #0
 8004850:	d116      	bne.n	8004880 <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004856:	e013      	b.n	8004880 <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004858:	4b56      	ldr	r3, [pc, #344]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10f      	bne.n	8004884 <RCCEx_PLLSAI1_Config+0xb0>
 8004864:	4b53      	ldr	r3, [pc, #332]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004874:	e006      	b.n	8004884 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	73fb      	strb	r3, [r7, #15]
      break;
 800487a:	e004      	b.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800487c:	bf00      	nop
 800487e:	e002      	b.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8004880:	bf00      	nop
 8004882:	e000      	b.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8004884:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8004886:	7bfb      	ldrb	r3, [r7, #15]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10d      	bne.n	80048a8 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800488c:	4849      	ldr	r0, [pc, #292]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800488e:	4b49      	ldr	r3, [pc, #292]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6819      	ldr	r1, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	3b01      	subs	r3, #1
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	430b      	orrs	r3, r1
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }
  
  if(status == HAL_OK)
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d17d      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048ae:	4a41      	ldr	r2, [pc, #260]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b0:	4b40      	ldr	r3, [pc, #256]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048ba:	f7fc fbc5 	bl	8001048 <HAL_GetTick>
 80048be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80048c0:	e009      	b.n	80048d6 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048c2:	f7fc fbc1 	bl	8001048 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d902      	bls.n	80048d6 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	73fb      	strb	r3, [r7, #15]
        break;
 80048d4:	e005      	b.n	80048e2 <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80048d6:	4b37      	ldr	r3, [pc, #220]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1ef      	bne.n	80048c2 <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)    
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d160      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d111      	bne.n	8004912 <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR, 
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, 
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | 
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 80048ee:	4831      	ldr	r0, [pc, #196]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f0:	4b30      	ldr	r3, [pc, #192]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80048f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6892      	ldr	r2, [r2, #8]
 8004900:	0211      	lsls	r1, r2, #8
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	68d2      	ldr	r2, [r2, #12]
 8004906:	0912      	lsrs	r2, r2, #4
 8004908:	0452      	lsls	r2, r2, #17
 800490a:	430a      	orrs	r2, r1
 800490c:	4313      	orrs	r3, r2
 800490e:	6103      	str	r3, [r0, #16]
 8004910:	e027      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d112      	bne.n	800493e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | 
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8004918:	4826      	ldr	r0, [pc, #152]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800491a:	4b26      	ldr	r3, [pc, #152]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004922:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6892      	ldr	r2, [r2, #8]
 800492a:	0211      	lsls	r1, r2, #8
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	6912      	ldr	r2, [r2, #16]
 8004930:	0852      	lsrs	r2, r2, #1
 8004932:	3a01      	subs	r2, #1
 8004934:	0552      	lsls	r2, r2, #21
 8004936:	430a      	orrs	r2, r1
 8004938:	4313      	orrs	r3, r2
 800493a:	6103      	str	r3, [r0, #16]
 800493c:	e011      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 800493e:	481d      	ldr	r0, [pc, #116]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004940:	4b1c      	ldr	r3, [pc, #112]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004948:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6892      	ldr	r2, [r2, #8]
 8004950:	0211      	lsls	r1, r2, #8
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6952      	ldr	r2, [r2, #20]
 8004956:	0852      	lsrs	r2, r2, #1
 8004958:	3a01      	subs	r2, #1
 800495a:	0652      	lsls	r2, r2, #25
 800495c:	430a      	orrs	r2, r1
 800495e:	4313      	orrs	r3, r2
 8004960:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004962:	4a14      	ldr	r2, [pc, #80]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004964:	4b13      	ldr	r3, [pc, #76]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800496c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496e:	f7fc fb6b 	bl	8001048 <HAL_GetTick>
 8004972:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8004974:	e009      	b.n	800498a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004976:	f7fc fb67 	bl	8001048 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d902      	bls.n	800498a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	73fb      	strb	r3, [r7, #15]
          break;
 8004988:	e005      	b.n	8004996 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0ef      	beq.n	8004976 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)    
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d106      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800499c:	4905      	ldr	r1, [pc, #20]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499e:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a0:	691a      	ldr	r2, [r3, #16]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	610b      	str	r3, [r1, #16]
      }
    }
  }
  
  return status;
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40021000 	.word	0x40021000

080049b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80049c2:	2300      	movs	r3, #0
 80049c4:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
  
  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049ca:	4b68      	ldr	r3, [pc, #416]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d018      	beq.n	8004a08 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049d6:	4b65      	ldr	r3, [pc, #404]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f003 0203 	and.w	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d10d      	bne.n	8004a02 <RCCEx_PLLSAI2_Config+0x4a>
       || 
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
       || 
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d009      	beq.n	8004a02 <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049ee:	4b5f      	ldr	r3, [pc, #380]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	091b      	lsrs	r3, r3, #4
 80049f4:	f003 0307 	and.w	r3, r3, #7
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
       || 
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d044      	beq.n	8004a8c <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	73fb      	strb	r3, [r7, #15]
 8004a06:	e041      	b.n	8004a8c <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d00c      	beq.n	8004a2a <RCCEx_PLLSAI2_Config+0x72>
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d013      	beq.n	8004a3c <RCCEx_PLLSAI2_Config+0x84>
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d120      	bne.n	8004a5a <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a18:	4b54      	ldr	r3, [pc, #336]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d11d      	bne.n	8004a60 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a28:	e01a      	b.n	8004a60 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a2a:	4b50      	ldr	r3, [pc, #320]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d116      	bne.n	8004a64 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a3a:	e013      	b.n	8004a64 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a3c:	4b4b      	ldr	r3, [pc, #300]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d10f      	bne.n	8004a68 <RCCEx_PLLSAI2_Config+0xb0>
 8004a48:	4b48      	ldr	r3, [pc, #288]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d109      	bne.n	8004a68 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a58:	e006      	b.n	8004a68 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	73fb      	strb	r3, [r7, #15]
      break;
 8004a5e:	e004      	b.n	8004a6a <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004a60:	bf00      	nop
 8004a62:	e002      	b.n	8004a6a <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004a64:	bf00      	nop
 8004a66:	e000      	b.n	8004a6a <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004a68:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8004a6a:	7bfb      	ldrb	r3, [r7, #15]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10d      	bne.n	8004a8c <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a70:	483e      	ldr	r0, [pc, #248]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a72:	4b3e      	ldr	r3, [pc, #248]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6819      	ldr	r1, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	430b      	orrs	r3, r1
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }
  
  if(status == HAL_OK)
 8004a8c:	7bfb      	ldrb	r3, [r7, #15]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d167      	bne.n	8004b62 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a92:	4a36      	ldr	r2, [pc, #216]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a94:	4b35      	ldr	r3, [pc, #212]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9e:	f7fc fad3 	bl	8001048 <HAL_GetTick>
 8004aa2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8004aa4:	e009      	b.n	8004aba <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004aa6:	f7fc facf 	bl	8001048 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d902      	bls.n	8004aba <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	73fb      	strb	r3, [r7, #15]
        break;
 8004ab8:	e005      	b.n	8004ac6 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8004aba:	4b2c      	ldr	r3, [pc, #176]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1ef      	bne.n	8004aa6 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)    
 8004ac6:	7bfb      	ldrb	r3, [r7, #15]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d14a      	bne.n	8004b62 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d111      	bne.n	8004af6 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR, 
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, 
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | 
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8004ad2:	4826      	ldr	r0, [pc, #152]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ad4:	4b25      	ldr	r3, [pc, #148]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	6892      	ldr	r2, [r2, #8]
 8004ae4:	0211      	lsls	r1, r2, #8
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	68d2      	ldr	r2, [r2, #12]
 8004aea:	0912      	lsrs	r2, r2, #4
 8004aec:	0452      	lsls	r2, r2, #17
 8004aee:	430a      	orrs	r2, r1
 8004af0:	4313      	orrs	r3, r2
 8004af2:	6143      	str	r3, [r0, #20]
 8004af4:	e011      	b.n	8004b1a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | 
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8004af6:	481d      	ldr	r0, [pc, #116]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af8:	4b1c      	ldr	r3, [pc, #112]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b00:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6892      	ldr	r2, [r2, #8]
 8004b08:	0211      	lsls	r1, r2, #8
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6912      	ldr	r2, [r2, #16]
 8004b0e:	0852      	lsrs	r2, r2, #1
 8004b10:	3a01      	subs	r2, #1
 8004b12:	0652      	lsls	r2, r2, #25
 8004b14:	430a      	orrs	r2, r1
 8004b16:	4313      	orrs	r3, r2
 8004b18:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b1a:	4a14      	ldr	r2, [pc, #80]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b1c:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b26:	f7fc fa8f 	bl	8001048 <HAL_GetTick>
 8004b2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8004b2c:	e009      	b.n	8004b42 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b2e:	f7fc fa8b 	bl	8001048 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d902      	bls.n	8004b42 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	73fb      	strb	r3, [r7, #15]
          break;
 8004b40:	e005      	b.n	8004b4e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8004b42:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d0ef      	beq.n	8004b2e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)    
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d106      	bne.n	8004b62 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b54:	4905      	ldr	r1, [pc, #20]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b58:	695a      	ldr	r2, [r3, #20]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	614b      	str	r3, [r1, #20]
      }
    }
  }
  
  return status;
 8004b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40021000 	.word	0x40021000

08004b70 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e01d      	b.n	8004bbe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d106      	bne.n	8004b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f815 	bl	8004bc6 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f000 f97a 	bl	8004ea8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b083      	sub	sp, #12
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6812      	ldr	r2, [r2, #0]
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	f042 0201 	orr.w	r2, r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6812      	ldr	r2, [r2, #0]
 8004c20:	68d2      	ldr	r2, [r2, #12]
 8004c22:	f042 0201 	orr.w	r2, r2, #1
 8004c26:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	6812      	ldr	r2, [r2, #0]
 8004c30:	6812      	ldr	r2, [r2, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b082      	sub	sp, #8
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d122      	bne.n	8004ca2 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d11b      	bne.n	8004ca2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f06f 0202 	mvn.w	r2, #2
 8004c72:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	f003 0303 	and.w	r3, r3, #3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d003      	beq.n	8004c90 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 f8ee 	bl	8004e6a <HAL_TIM_IC_CaptureCallback>
 8004c8e:	e005      	b.n	8004c9c <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f8e0 	bl	8004e56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f8f1 	bl	8004e7e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d122      	bne.n	8004cf6 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f003 0304 	and.w	r3, r3, #4
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d11b      	bne.n	8004cf6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f06f 0204 	mvn.w	r2, #4
 8004cc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f8c4 	bl	8004e6a <HAL_TIM_IC_CaptureCallback>
 8004ce2:	e005      	b.n	8004cf0 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f8b6 	bl	8004e56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f8c7 	bl	8004e7e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d122      	bne.n	8004d4a <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b08      	cmp	r3, #8
 8004d10:	d11b      	bne.n	8004d4a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f06f 0208 	mvn.w	r2, #8
 8004d1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2204      	movs	r2, #4
 8004d20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	f003 0303 	and.w	r3, r3, #3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d003      	beq.n	8004d38 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f89a 	bl	8004e6a <HAL_TIM_IC_CaptureCallback>
 8004d36:	e005      	b.n	8004d44 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f88c 	bl	8004e56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f89d 	bl	8004e7e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	f003 0310 	and.w	r3, r3, #16
 8004d54:	2b10      	cmp	r3, #16
 8004d56:	d122      	bne.n	8004d9e <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	f003 0310 	and.w	r3, r3, #16
 8004d62:	2b10      	cmp	r3, #16
 8004d64:	d11b      	bne.n	8004d9e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f06f 0210 	mvn.w	r2, #16
 8004d6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2208      	movs	r2, #8
 8004d74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69db      	ldr	r3, [r3, #28]
 8004d7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d003      	beq.n	8004d8c <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f870 	bl	8004e6a <HAL_TIM_IC_CaptureCallback>
 8004d8a:	e005      	b.n	8004d98 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f862 	bl	8004e56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 f873 	bl	8004e7e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d10e      	bne.n	8004dca <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d107      	bne.n	8004dca <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f06f 0201 	mvn.w	r2, #1
 8004dc2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f9d9 	bl	800517c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd4:	2b80      	cmp	r3, #128	; 0x80
 8004dd6:	d10e      	bne.n	8004df6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b80      	cmp	r3, #128	; 0x80
 8004de4:	d107      	bne.n	8004df6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f955 	bl	80050a0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e00:	2b40      	cmp	r3, #64	; 0x40
 8004e02:	d10e      	bne.n	8004e22 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e0e:	2b40      	cmp	r3, #64	; 0x40
 8004e10:	d107      	bne.n	8004e22 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e1a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 f838 	bl	8004e92 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f003 0320 	and.w	r3, r3, #32
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d10e      	bne.n	8004e4e <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d107      	bne.n	8004e4e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f06f 0220 	mvn.w	r2, #32
 8004e46:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f91f 	bl	800508c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004e4e:	bf00      	nop
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e5e:	bf00      	nop
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e9a:	bf00      	nop
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a41      	ldr	r2, [pc, #260]	; (8004fc4 <TIM_Base_SetConfig+0x11c>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d013      	beq.n	8004eec <TIM_Base_SetConfig+0x44>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eca:	d00f      	beq.n	8004eec <TIM_Base_SetConfig+0x44>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a3e      	ldr	r2, [pc, #248]	; (8004fc8 <TIM_Base_SetConfig+0x120>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00b      	beq.n	8004eec <TIM_Base_SetConfig+0x44>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a3d      	ldr	r2, [pc, #244]	; (8004fcc <TIM_Base_SetConfig+0x124>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d007      	beq.n	8004eec <TIM_Base_SetConfig+0x44>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a3c      	ldr	r2, [pc, #240]	; (8004fd0 <TIM_Base_SetConfig+0x128>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d003      	beq.n	8004eec <TIM_Base_SetConfig+0x44>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a3b      	ldr	r2, [pc, #236]	; (8004fd4 <TIM_Base_SetConfig+0x12c>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d108      	bne.n	8004efe <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a30      	ldr	r2, [pc, #192]	; (8004fc4 <TIM_Base_SetConfig+0x11c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d01f      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f0c:	d01b      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a2d      	ldr	r2, [pc, #180]	; (8004fc8 <TIM_Base_SetConfig+0x120>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d017      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a2c      	ldr	r2, [pc, #176]	; (8004fcc <TIM_Base_SetConfig+0x124>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d013      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a2b      	ldr	r2, [pc, #172]	; (8004fd0 <TIM_Base_SetConfig+0x128>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d00f      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a2a      	ldr	r2, [pc, #168]	; (8004fd4 <TIM_Base_SetConfig+0x12c>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d00b      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a29      	ldr	r2, [pc, #164]	; (8004fd8 <TIM_Base_SetConfig+0x130>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d007      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a28      	ldr	r2, [pc, #160]	; (8004fdc <TIM_Base_SetConfig+0x134>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d003      	beq.n	8004f46 <TIM_Base_SetConfig+0x9e>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a27      	ldr	r2, [pc, #156]	; (8004fe0 <TIM_Base_SetConfig+0x138>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d108      	bne.n	8004f58 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f5e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a10      	ldr	r2, [pc, #64]	; (8004fc4 <TIM_Base_SetConfig+0x11c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00f      	beq.n	8004fa8 <TIM_Base_SetConfig+0x100>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a12      	ldr	r2, [pc, #72]	; (8004fd4 <TIM_Base_SetConfig+0x12c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d00b      	beq.n	8004fa8 <TIM_Base_SetConfig+0x100>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a11      	ldr	r2, [pc, #68]	; (8004fd8 <TIM_Base_SetConfig+0x130>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d007      	beq.n	8004fa8 <TIM_Base_SetConfig+0x100>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a10      	ldr	r2, [pc, #64]	; (8004fdc <TIM_Base_SetConfig+0x134>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d003      	beq.n	8004fa8 <TIM_Base_SetConfig+0x100>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a0f      	ldr	r2, [pc, #60]	; (8004fe0 <TIM_Base_SetConfig+0x138>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d103      	bne.n	8004fb0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	691a      	ldr	r2, [r3, #16]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	615a      	str	r2, [r3, #20]
}
 8004fb6:	bf00      	nop
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	40000400 	.word	0x40000400
 8004fcc:	40000800 	.word	0x40000800
 8004fd0:	40000c00 	.word	0x40000c00
 8004fd4:	40013400 	.word	0x40013400
 8004fd8:	40014000 	.word	0x40014000
 8004fdc:	40014400 	.word	0x40014400
 8004fe0:	40014800 	.word	0x40014800

08004fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d101      	bne.n	8004ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	e03d      	b.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1a      	ldr	r2, [pc, #104]	; (8005084 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d004      	beq.n	8005028 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a19      	ldr	r2, [pc, #100]	; (8005088 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d108      	bne.n	800503a <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800502e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005040:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	4313      	orrs	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005052:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	68ba      	ldr	r2, [r7, #8]
 800505a:	4313      	orrs	r3, r2
 800505c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr
 8005084:	40012c00 	.word	0x40012c00
 8005088:	40013400 	.word	0x40013400

0800508c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8005094:	bf00      	nop
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08c      	sub	sp, #48	; 0x30
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  
  /* Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80050c4:	2200      	movs	r2, #0
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	2036      	movs	r0, #54	; 0x36
 80050ca:	f7fd fe51 	bl	8002d70 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80050ce:	2036      	movs	r0, #54	; 0x36
 80050d0:	f7fd fe6a 	bl	8002da8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80050d4:	4a25      	ldr	r2, [pc, #148]	; (800516c <HAL_InitTick+0xb8>)
 80050d6:	4b25      	ldr	r3, [pc, #148]	; (800516c <HAL_InitTick+0xb8>)
 80050d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050da:	f043 0310 	orr.w	r3, r3, #16
 80050de:	6593      	str	r3, [r2, #88]	; 0x58
 80050e0:	4b22      	ldr	r3, [pc, #136]	; (800516c <HAL_InitTick+0xb8>)
 80050e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050e4:	f003 0310 	and.w	r3, r3, #16
 80050e8:	60bb      	str	r3, [r7, #8]
 80050ea:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80050ec:	f107 020c 	add.w	r2, r7, #12
 80050f0:	f107 0310 	add.w	r3, r7, #16
 80050f4:	4611      	mov	r1, r2
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fe fff4 	bl	80040e4 <HAL_RCC_GetClockConfig>
  
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1) 
 8005100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005102:	2b00      	cmp	r3, #0
 8005104:	d103      	bne.n	800510e <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005106:	f7fe ffc5 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 800510a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800510c:	e004      	b.n	8005118 <HAL_InitTick+0x64>
  }
  else
  {
    uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800510e:	f7fe ffc1 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8005112:	4603      	mov	r3, r0
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800511a:	4a15      	ldr	r2, [pc, #84]	; (8005170 <HAL_InitTick+0xbc>)
 800511c:	fba2 2303 	umull	r2, r3, r2, r3
 8005120:	0c9b      	lsrs	r3, r3, #18
 8005122:	3b01      	subs	r3, #1
 8005124:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Initialize TIM6 */
  TimHandle.Instance = TIM6;
 8005126:	4b13      	ldr	r3, [pc, #76]	; (8005174 <HAL_InitTick+0xc0>)
 8005128:	4a13      	ldr	r2, [pc, #76]	; (8005178 <HAL_InitTick+0xc4>)
 800512a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  TimHandle.Init.Period = (1000000U / 1000U) - 1U;
 800512c:	4b11      	ldr	r3, [pc, #68]	; (8005174 <HAL_InitTick+0xc0>)
 800512e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005132:	60da      	str	r2, [r3, #12]
  TimHandle.Init.Prescaler = uwPrescalerValue;
 8005134:	4a0f      	ldr	r2, [pc, #60]	; (8005174 <HAL_InitTick+0xc0>)
 8005136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005138:	6053      	str	r3, [r2, #4]
  TimHandle.Init.ClockDivision = 0;
 800513a:	4b0e      	ldr	r3, [pc, #56]	; (8005174 <HAL_InitTick+0xc0>)
 800513c:	2200      	movs	r2, #0
 800513e:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005140:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <HAL_InitTick+0xc0>)
 8005142:	2200      	movs	r2, #0
 8005144:	609a      	str	r2, [r3, #8]
  TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005146:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <HAL_InitTick+0xc0>)
 8005148:	2200      	movs	r2, #0
 800514a:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_Base_Init(&TimHandle) == HAL_OK)
 800514c:	4809      	ldr	r0, [pc, #36]	; (8005174 <HAL_InitTick+0xc0>)
 800514e:	f7ff fd0f 	bl	8004b70 <HAL_TIM_Base_Init>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d104      	bne.n	8005162 <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&TimHandle);
 8005158:	4806      	ldr	r0, [pc, #24]	; (8005174 <HAL_InitTick+0xc0>)
 800515a:	f7ff fd59 	bl	8004c10 <HAL_TIM_Base_Start_IT>
 800515e:	4603      	mov	r3, r0
 8005160:	e000      	b.n	8005164 <HAL_InitTick+0xb0>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
}
 8005164:	4618      	mov	r0, r3
 8005166:	3730      	adds	r7, #48	; 0x30
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40021000 	.word	0x40021000
 8005170:	431bde83 	.word	0x431bde83
 8005174:	20000710 	.word	0x20000710
 8005178:	40001000 	.word	0x40001000

0800517c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8005184:	f7fb ff52 	bl	800102c <HAL_IncTick>
}
 8005188:	bf00      	nop
 800518a:	3708      	adds	r7, #8
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8005194:	4802      	ldr	r0, [pc, #8]	; (80051a0 <TIM6_DAC_IRQHandler+0x10>)
 8005196:	f7ff fd56 	bl	8004c46 <HAL_TIM_IRQHandler>
}
 800519a:	bf00      	nop
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000710 	.word	0x20000710

080051a4 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e043      	b.n	800523e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d106      	bne.n	80051d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f002 fb3c 	bl	8007848 <HAL_UART_MspInit>
  }
  
  huart->gState = HAL_UART_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2224      	movs	r2, #36	; 0x24
 80051d4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	6812      	ldr	r2, [r2, #0]
 80051e2:	f022 0201 	bic.w	r2, r2, #1
 80051e6:	601a      	str	r2, [r3, #0]
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f8b9 	bl	8005360 <UART_SetConfig>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d101      	bne.n	80051f8 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e022      	b.n	800523e <HAL_UART_Init+0x9a>
  }
  
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 fbeb 	bl	80059dc <UART_AdvFeatureConfig>
  }
  
  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6812      	ldr	r2, [r2, #0]
 800520e:	6852      	ldr	r2, [r2, #4]
 8005210:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005214:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	6812      	ldr	r2, [r2, #0]
 800521e:	6892      	ldr	r2, [r2, #8]
 8005220:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005224:	609a      	str	r2, [r3, #8]
  
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6812      	ldr	r2, [r2, #0]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	f042 0201 	orr.w	r2, r2, #1
 8005234:	601a      	str	r2, [r3, #0]
  
  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 fc72 	bl	8005b20 <UART_CheckIdleState>
 800523c:	4603      	mov	r3, r0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b088      	sub	sp, #32
 800524a:	af02      	add	r7, sp, #8
 800524c:	60f8      	str	r0, [r7, #12]
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	4613      	mov	r3, r2
 8005254:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8005256:	2300      	movs	r3, #0
 8005258:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b20      	cmp	r3, #32
 8005264:	d177      	bne.n	8005356 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d002      	beq.n	8005272 <HAL_UART_Transmit+0x2c>
 800526c:	88fb      	ldrh	r3, [r7, #6]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e070      	b.n	8005358 <HAL_UART_Transmit+0x112>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800527c:	2b01      	cmp	r3, #1
 800527e:	d101      	bne.n	8005284 <HAL_UART_Transmit+0x3e>
 8005280:	2302      	movs	r3, #2
 8005282:	e069      	b.n	8005358 <HAL_UART_Transmit+0x112>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	675a      	str	r2, [r3, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2221      	movs	r2, #33	; 0x21
 8005296:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800529a:	f7fb fed5 	bl	8001048 <HAL_GetTick>
 800529e:	6178      	str	r0, [r7, #20]
    
    huart->TxXferSize  = Size;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	88fa      	ldrh	r2, [r7, #6]
 80052a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	88fa      	ldrh	r2, [r7, #6]
 80052ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    
    while(huart->TxXferCount > 0U)
 80052b0:	e034      	b.n	800531c <HAL_UART_Transmit+0xd6>
    {
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2200      	movs	r2, #0
 80052ba:	2180      	movs	r1, #128	; 0x80
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f000 fc78 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d001      	beq.n	80052cc <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e045      	b.n	8005358 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d4:	d111      	bne.n	80052fa <HAL_UART_Transmit+0xb4>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10d      	bne.n	80052fa <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t*) pData;
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	8812      	ldrh	r2, [r2, #0]
 80052ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052ee:	b292      	uxth	r2, r2
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	3302      	adds	r3, #2
 80052f6:	60bb      	str	r3, [r7, #8]
 80052f8:	e007      	b.n	800530a <HAL_UART_Transmit+0xc4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	1c59      	adds	r1, r3, #1
 8005302:	60b9      	str	r1, [r7, #8]
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	b29b      	uxth	r3, r3
 8005308:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005310:	b29b      	uxth	r3, r3
 8005312:	3b01      	subs	r3, #1
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005322:	b29b      	uxth	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1c4      	bne.n	80052b2 <HAL_UART_Transmit+0x6c>
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	2200      	movs	r2, #0
 8005330:	2140      	movs	r1, #64	; 0x40
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 fc3d 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e00a      	b.n	8005358 <HAL_UART_Transmit+0x112>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    return HAL_OK;
 8005352:	2300      	movs	r3, #0
 8005354:	e000      	b.n	8005358 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8005356:	2302      	movs	r3, #2
  }
}
 8005358:	4618      	mov	r0, r3
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005360:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005364:	b088      	sub	sp, #32
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800536a:	2300      	movs	r3, #0
 800536c:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800536e:	2310      	movs	r3, #16
 8005370:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 8005372:	2300      	movs	r3, #0
 8005374:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 8005376:	2300      	movs	r3, #0
 8005378:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689a      	ldr	r2, [r3, #8]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	4313      	orrs	r3, r2
 8005398:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6819      	ldr	r1, [r3, #0]
 80053a4:	4baa      	ldr	r3, [pc, #680]	; (8005650 <UART_SetConfig+0x2f0>)
 80053a6:	400b      	ands	r3, r1
 80053a8:	69f9      	ldr	r1, [r7, #28]
 80053aa:	430b      	orrs	r3, r1
 80053ac:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	6812      	ldr	r2, [r2, #0]
 80053b6:	6852      	ldr	r2, [r2, #4]
 80053b8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	68d2      	ldr	r2, [r2, #12]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	61fb      	str	r3, [r7, #28]
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4aa1      	ldr	r2, [pc, #644]	; (8005654 <UART_SetConfig+0x2f4>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d004      	beq.n	80053de <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	69fa      	ldr	r2, [r7, #28]
 80053da:	4313      	orrs	r3, r2
 80053dc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	6812      	ldr	r2, [r2, #0]
 80053e6:	6892      	ldr	r2, [r2, #8]
 80053e8:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80053ec:	69fa      	ldr	r2, [r7, #28]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a98      	ldr	r2, [pc, #608]	; (8005658 <UART_SetConfig+0x2f8>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d121      	bne.n	8005440 <UART_SetConfig+0xe0>
 80053fc:	4b97      	ldr	r3, [pc, #604]	; (800565c <UART_SetConfig+0x2fc>)
 80053fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005402:	f003 0303 	and.w	r3, r3, #3
 8005406:	2b03      	cmp	r3, #3
 8005408:	d816      	bhi.n	8005438 <UART_SetConfig+0xd8>
 800540a:	a201      	add	r2, pc, #4	; (adr r2, 8005410 <UART_SetConfig+0xb0>)
 800540c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005410:	08005421 	.word	0x08005421
 8005414:	0800542d 	.word	0x0800542d
 8005418:	08005427 	.word	0x08005427
 800541c:	08005433 	.word	0x08005433
 8005420:	2301      	movs	r3, #1
 8005422:	76fb      	strb	r3, [r7, #27]
 8005424:	e0e4      	b.n	80055f0 <UART_SetConfig+0x290>
 8005426:	2302      	movs	r3, #2
 8005428:	76fb      	strb	r3, [r7, #27]
 800542a:	e0e1      	b.n	80055f0 <UART_SetConfig+0x290>
 800542c:	2304      	movs	r3, #4
 800542e:	76fb      	strb	r3, [r7, #27]
 8005430:	e0de      	b.n	80055f0 <UART_SetConfig+0x290>
 8005432:	2308      	movs	r3, #8
 8005434:	76fb      	strb	r3, [r7, #27]
 8005436:	e0db      	b.n	80055f0 <UART_SetConfig+0x290>
 8005438:	2310      	movs	r3, #16
 800543a:	76fb      	strb	r3, [r7, #27]
 800543c:	bf00      	nop
 800543e:	e0d7      	b.n	80055f0 <UART_SetConfig+0x290>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a86      	ldr	r2, [pc, #536]	; (8005660 <UART_SetConfig+0x300>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d134      	bne.n	80054b4 <UART_SetConfig+0x154>
 800544a:	4b84      	ldr	r3, [pc, #528]	; (800565c <UART_SetConfig+0x2fc>)
 800544c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005450:	f003 030c 	and.w	r3, r3, #12
 8005454:	2b0c      	cmp	r3, #12
 8005456:	d829      	bhi.n	80054ac <UART_SetConfig+0x14c>
 8005458:	a201      	add	r2, pc, #4	; (adr r2, 8005460 <UART_SetConfig+0x100>)
 800545a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545e:	bf00      	nop
 8005460:	08005495 	.word	0x08005495
 8005464:	080054ad 	.word	0x080054ad
 8005468:	080054ad 	.word	0x080054ad
 800546c:	080054ad 	.word	0x080054ad
 8005470:	080054a1 	.word	0x080054a1
 8005474:	080054ad 	.word	0x080054ad
 8005478:	080054ad 	.word	0x080054ad
 800547c:	080054ad 	.word	0x080054ad
 8005480:	0800549b 	.word	0x0800549b
 8005484:	080054ad 	.word	0x080054ad
 8005488:	080054ad 	.word	0x080054ad
 800548c:	080054ad 	.word	0x080054ad
 8005490:	080054a7 	.word	0x080054a7
 8005494:	2300      	movs	r3, #0
 8005496:	76fb      	strb	r3, [r7, #27]
 8005498:	e0aa      	b.n	80055f0 <UART_SetConfig+0x290>
 800549a:	2302      	movs	r3, #2
 800549c:	76fb      	strb	r3, [r7, #27]
 800549e:	e0a7      	b.n	80055f0 <UART_SetConfig+0x290>
 80054a0:	2304      	movs	r3, #4
 80054a2:	76fb      	strb	r3, [r7, #27]
 80054a4:	e0a4      	b.n	80055f0 <UART_SetConfig+0x290>
 80054a6:	2308      	movs	r3, #8
 80054a8:	76fb      	strb	r3, [r7, #27]
 80054aa:	e0a1      	b.n	80055f0 <UART_SetConfig+0x290>
 80054ac:	2310      	movs	r3, #16
 80054ae:	76fb      	strb	r3, [r7, #27]
 80054b0:	bf00      	nop
 80054b2:	e09d      	b.n	80055f0 <UART_SetConfig+0x290>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a6a      	ldr	r2, [pc, #424]	; (8005664 <UART_SetConfig+0x304>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d120      	bne.n	8005500 <UART_SetConfig+0x1a0>
 80054be:	4b67      	ldr	r3, [pc, #412]	; (800565c <UART_SetConfig+0x2fc>)
 80054c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054c8:	2b10      	cmp	r3, #16
 80054ca:	d00f      	beq.n	80054ec <UART_SetConfig+0x18c>
 80054cc:	2b10      	cmp	r3, #16
 80054ce:	d802      	bhi.n	80054d6 <UART_SetConfig+0x176>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d005      	beq.n	80054e0 <UART_SetConfig+0x180>
 80054d4:	e010      	b.n	80054f8 <UART_SetConfig+0x198>
 80054d6:	2b20      	cmp	r3, #32
 80054d8:	d005      	beq.n	80054e6 <UART_SetConfig+0x186>
 80054da:	2b30      	cmp	r3, #48	; 0x30
 80054dc:	d009      	beq.n	80054f2 <UART_SetConfig+0x192>
 80054de:	e00b      	b.n	80054f8 <UART_SetConfig+0x198>
 80054e0:	2300      	movs	r3, #0
 80054e2:	76fb      	strb	r3, [r7, #27]
 80054e4:	e084      	b.n	80055f0 <UART_SetConfig+0x290>
 80054e6:	2302      	movs	r3, #2
 80054e8:	76fb      	strb	r3, [r7, #27]
 80054ea:	e081      	b.n	80055f0 <UART_SetConfig+0x290>
 80054ec:	2304      	movs	r3, #4
 80054ee:	76fb      	strb	r3, [r7, #27]
 80054f0:	e07e      	b.n	80055f0 <UART_SetConfig+0x290>
 80054f2:	2308      	movs	r3, #8
 80054f4:	76fb      	strb	r3, [r7, #27]
 80054f6:	e07b      	b.n	80055f0 <UART_SetConfig+0x290>
 80054f8:	2310      	movs	r3, #16
 80054fa:	76fb      	strb	r3, [r7, #27]
 80054fc:	bf00      	nop
 80054fe:	e077      	b.n	80055f0 <UART_SetConfig+0x290>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a58      	ldr	r2, [pc, #352]	; (8005668 <UART_SetConfig+0x308>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d120      	bne.n	800554c <UART_SetConfig+0x1ec>
 800550a:	4b54      	ldr	r3, [pc, #336]	; (800565c <UART_SetConfig+0x2fc>)
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005510:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005514:	2b40      	cmp	r3, #64	; 0x40
 8005516:	d00f      	beq.n	8005538 <UART_SetConfig+0x1d8>
 8005518:	2b40      	cmp	r3, #64	; 0x40
 800551a:	d802      	bhi.n	8005522 <UART_SetConfig+0x1c2>
 800551c:	2b00      	cmp	r3, #0
 800551e:	d005      	beq.n	800552c <UART_SetConfig+0x1cc>
 8005520:	e010      	b.n	8005544 <UART_SetConfig+0x1e4>
 8005522:	2b80      	cmp	r3, #128	; 0x80
 8005524:	d005      	beq.n	8005532 <UART_SetConfig+0x1d2>
 8005526:	2bc0      	cmp	r3, #192	; 0xc0
 8005528:	d009      	beq.n	800553e <UART_SetConfig+0x1de>
 800552a:	e00b      	b.n	8005544 <UART_SetConfig+0x1e4>
 800552c:	2300      	movs	r3, #0
 800552e:	76fb      	strb	r3, [r7, #27]
 8005530:	e05e      	b.n	80055f0 <UART_SetConfig+0x290>
 8005532:	2302      	movs	r3, #2
 8005534:	76fb      	strb	r3, [r7, #27]
 8005536:	e05b      	b.n	80055f0 <UART_SetConfig+0x290>
 8005538:	2304      	movs	r3, #4
 800553a:	76fb      	strb	r3, [r7, #27]
 800553c:	e058      	b.n	80055f0 <UART_SetConfig+0x290>
 800553e:	2308      	movs	r3, #8
 8005540:	76fb      	strb	r3, [r7, #27]
 8005542:	e055      	b.n	80055f0 <UART_SetConfig+0x290>
 8005544:	2310      	movs	r3, #16
 8005546:	76fb      	strb	r3, [r7, #27]
 8005548:	bf00      	nop
 800554a:	e051      	b.n	80055f0 <UART_SetConfig+0x290>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a46      	ldr	r2, [pc, #280]	; (800566c <UART_SetConfig+0x30c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d124      	bne.n	80055a0 <UART_SetConfig+0x240>
 8005556:	4b41      	ldr	r3, [pc, #260]	; (800565c <UART_SetConfig+0x2fc>)
 8005558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800555c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005564:	d012      	beq.n	800558c <UART_SetConfig+0x22c>
 8005566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800556a:	d802      	bhi.n	8005572 <UART_SetConfig+0x212>
 800556c:	2b00      	cmp	r3, #0
 800556e:	d007      	beq.n	8005580 <UART_SetConfig+0x220>
 8005570:	e012      	b.n	8005598 <UART_SetConfig+0x238>
 8005572:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005576:	d006      	beq.n	8005586 <UART_SetConfig+0x226>
 8005578:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800557c:	d009      	beq.n	8005592 <UART_SetConfig+0x232>
 800557e:	e00b      	b.n	8005598 <UART_SetConfig+0x238>
 8005580:	2300      	movs	r3, #0
 8005582:	76fb      	strb	r3, [r7, #27]
 8005584:	e034      	b.n	80055f0 <UART_SetConfig+0x290>
 8005586:	2302      	movs	r3, #2
 8005588:	76fb      	strb	r3, [r7, #27]
 800558a:	e031      	b.n	80055f0 <UART_SetConfig+0x290>
 800558c:	2304      	movs	r3, #4
 800558e:	76fb      	strb	r3, [r7, #27]
 8005590:	e02e      	b.n	80055f0 <UART_SetConfig+0x290>
 8005592:	2308      	movs	r3, #8
 8005594:	76fb      	strb	r3, [r7, #27]
 8005596:	e02b      	b.n	80055f0 <UART_SetConfig+0x290>
 8005598:	2310      	movs	r3, #16
 800559a:	76fb      	strb	r3, [r7, #27]
 800559c:	bf00      	nop
 800559e:	e027      	b.n	80055f0 <UART_SetConfig+0x290>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a2b      	ldr	r2, [pc, #172]	; (8005654 <UART_SetConfig+0x2f4>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d123      	bne.n	80055f2 <UART_SetConfig+0x292>
 80055aa:	4b2c      	ldr	r3, [pc, #176]	; (800565c <UART_SetConfig+0x2fc>)
 80055ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055b8:	d012      	beq.n	80055e0 <UART_SetConfig+0x280>
 80055ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055be:	d802      	bhi.n	80055c6 <UART_SetConfig+0x266>
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d007      	beq.n	80055d4 <UART_SetConfig+0x274>
 80055c4:	e012      	b.n	80055ec <UART_SetConfig+0x28c>
 80055c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ca:	d006      	beq.n	80055da <UART_SetConfig+0x27a>
 80055cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055d0:	d009      	beq.n	80055e6 <UART_SetConfig+0x286>
 80055d2:	e00b      	b.n	80055ec <UART_SetConfig+0x28c>
 80055d4:	2300      	movs	r3, #0
 80055d6:	76fb      	strb	r3, [r7, #27]
 80055d8:	e00a      	b.n	80055f0 <UART_SetConfig+0x290>
 80055da:	2302      	movs	r3, #2
 80055dc:	76fb      	strb	r3, [r7, #27]
 80055de:	e007      	b.n	80055f0 <UART_SetConfig+0x290>
 80055e0:	2304      	movs	r3, #4
 80055e2:	76fb      	strb	r3, [r7, #27]
 80055e4:	e004      	b.n	80055f0 <UART_SetConfig+0x290>
 80055e6:	2308      	movs	r3, #8
 80055e8:	76fb      	strb	r3, [r7, #27]
 80055ea:	e001      	b.n	80055f0 <UART_SetConfig+0x290>
 80055ec:	2310      	movs	r3, #16
 80055ee:	76fb      	strb	r3, [r7, #27]
 80055f0:	bf00      	nop
  
  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a17      	ldr	r2, [pc, #92]	; (8005654 <UART_SetConfig+0x2f4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	f040 80ee 	bne.w	80057da <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80055fe:	7efb      	ldrb	r3, [r7, #27]
 8005600:	2b08      	cmp	r3, #8
 8005602:	d837      	bhi.n	8005674 <UART_SetConfig+0x314>
 8005604:	a201      	add	r2, pc, #4	; (adr r2, 800560c <UART_SetConfig+0x2ac>)
 8005606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800560a:	bf00      	nop
 800560c:	08005631 	.word	0x08005631
 8005610:	08005675 	.word	0x08005675
 8005614:	08005639 	.word	0x08005639
 8005618:	08005675 	.word	0x08005675
 800561c:	0800563f 	.word	0x0800563f
 8005620:	08005675 	.word	0x08005675
 8005624:	08005675 	.word	0x08005675
 8005628:	08005675 	.word	0x08005675
 800562c:	08005647 	.word	0x08005647
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005630:	f7fe fd30 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8005634:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8005636:	e020      	b.n	800567a <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005638:	4b0d      	ldr	r3, [pc, #52]	; (8005670 <UART_SetConfig+0x310>)
 800563a:	60fb      	str	r3, [r7, #12]
#endif
      break;
 800563c:	e01d      	b.n	800567a <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800563e:	f7fe fc6d 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8005642:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8005644:	e019      	b.n	800567a <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005646:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800564a:	60fb      	str	r3, [r7, #12]
#endif
      break;
 800564c:	e015      	b.n	800567a <UART_SetConfig+0x31a>
 800564e:	bf00      	nop
 8005650:	efff69f3 	.word	0xefff69f3
 8005654:	40008000 	.word	0x40008000
 8005658:	40013800 	.word	0x40013800
 800565c:	40021000 	.word	0x40021000
 8005660:	40004400 	.word	0x40004400
 8005664:	40004800 	.word	0x40004800
 8005668:	40004c00 	.word	0x40004c00
 800566c:	40005000 	.word	0x40005000
 8005670:	00f42400 	.word	0x00f42400
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	74fb      	strb	r3, [r7, #19]
      break;
 8005678:	bf00      	nop
    }
    
    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 819e 	beq.w	80059be <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	4613      	mov	r3, r2
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	441a      	add	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	429a      	cmp	r2, r3
 8005690:	d805      	bhi.n	800569e <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) ))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	031a      	lsls	r2, r3, #12
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	429a      	cmp	r2, r3
 800569c:	d202      	bcs.n	80056a4 <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	74fb      	strb	r3, [r7, #19]
 80056a2:	e18c      	b.n	80059be <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 80056a4:	7efb      	ldrb	r3, [r7, #27]
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	f200 8084 	bhi.w	80057b4 <UART_SetConfig+0x454>
 80056ac:	a201      	add	r2, pc, #4	; (adr r2, 80056b4 <UART_SetConfig+0x354>)
 80056ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b2:	bf00      	nop
 80056b4:	080056d9 	.word	0x080056d9
 80056b8:	080057b5 	.word	0x080057b5
 80056bc:	08005719 	.word	0x08005719
 80056c0:	080057b5 	.word	0x080057b5
 80056c4:	0800574d 	.word	0x0800574d
 80056c8:	080057b5 	.word	0x080057b5
 80056cc:	080057b5 	.word	0x080057b5
 80056d0:	080057b5 	.word	0x080057b5
 80056d4:	0800578b 	.word	0x0800578b
        {
        case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80056d8:	f7fe fcdc 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 80056dc:	4603      	mov	r3, r0
 80056de:	f04f 0400 	mov.w	r4, #0
 80056e2:	ea4f 2904 	mov.w	r9, r4, lsl #8
 80056e6:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 80056ea:	ea4f 2803 	mov.w	r8, r3, lsl #8
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	085b      	lsrs	r3, r3, #1
 80056f4:	f04f 0400 	mov.w	r4, #0
 80056f8:	eb18 0003 	adds.w	r0, r8, r3
 80056fc:	eb49 0104 	adc.w	r1, r9, r4
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f04f 0400 	mov.w	r4, #0
 8005708:	461a      	mov	r2, r3
 800570a:	4623      	mov	r3, r4
 800570c:	f7fb faf8 	bl	8000d00 <__aeabi_uldivmod>
 8005710:	4603      	mov	r3, r0
 8005712:	460c      	mov	r4, r1
 8005714:	617b      	str	r3, [r7, #20]
#endif
          break;
 8005716:	e050      	b.n	80057ba <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	085b      	lsrs	r3, r3, #1
 800571e:	f04f 0400 	mov.w	r4, #0
 8005722:	49ad      	ldr	r1, [pc, #692]	; (80059d8 <UART_SetConfig+0x678>)
 8005724:	f04f 0200 	mov.w	r2, #0
 8005728:	eb13 0801 	adds.w	r8, r3, r1
 800572c:	eb44 0902 	adc.w	r9, r4, r2
 8005730:	4640      	mov	r0, r8
 8005732:	4649      	mov	r1, r9
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f04f 0400 	mov.w	r4, #0
 800573c:	461a      	mov	r2, r3
 800573e:	4623      	mov	r3, r4
 8005740:	f7fb fade 	bl	8000d00 <__aeabi_uldivmod>
 8005744:	4603      	mov	r3, r0
 8005746:	460c      	mov	r4, r1
 8005748:	617b      	str	r3, [r7, #20]
#endif
          break;
 800574a:	e036      	b.n	80057ba <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800574c:	f7fe fbe6 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8005750:	4603      	mov	r3, r0
 8005752:	461a      	mov	r2, r3
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	021d      	lsls	r5, r3, #8
 800575a:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800575e:	0214      	lsls	r4, r2, #8
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	085b      	lsrs	r3, r3, #1
 8005766:	461a      	mov	r2, r3
 8005768:	f04f 0300 	mov.w	r3, #0
 800576c:	18a0      	adds	r0, r4, r2
 800576e:	eb45 0103 	adc.w	r1, r5, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	f04f 0400 	mov.w	r4, #0
 800577a:	461a      	mov	r2, r3
 800577c:	4623      	mov	r3, r4
 800577e:	f7fb fabf 	bl	8000d00 <__aeabi_uldivmod>
 8005782:	4603      	mov	r3, r0
 8005784:	460c      	mov	r4, r1
 8005786:	617b      	str	r3, [r7, #20]
#endif
          break;
 8005788:	e017      	b.n	80057ba <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	085b      	lsrs	r3, r3, #1
 8005790:	f04f 0400 	mov.w	r4, #0
 8005794:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8005798:	f144 0100 	adc.w	r1, r4, #0
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f04f 0400 	mov.w	r4, #0
 80057a4:	461a      	mov	r2, r3
 80057a6:	4623      	mov	r3, r4
 80057a8:	f7fb faaa 	bl	8000d00 <__aeabi_uldivmod>
 80057ac:	4603      	mov	r3, r0
 80057ae:	460c      	mov	r4, r1
 80057b0:	617b      	str	r3, [r7, #20]
#endif
          break;
 80057b2:	e002      	b.n	80057ba <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	74fb      	strb	r3, [r7, #19]
          break;
 80057b8:	bf00      	nop
        }
        
        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057c0:	d308      	bcc.n	80057d4 <UART_SetConfig+0x474>
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c8:	d204      	bcs.n	80057d4 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	60da      	str	r2, [r3, #12]
 80057d2:	e0f4      	b.n	80059be <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	74fb      	strb	r3, [r7, #19]
 80057d8:	e0f1      	b.n	80059be <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057e2:	d17e      	bne.n	80058e2 <UART_SetConfig+0x582>
  {
    switch (clocksource)
 80057e4:	7efb      	ldrb	r3, [r7, #27]
 80057e6:	2b08      	cmp	r3, #8
 80057e8:	d85b      	bhi.n	80058a2 <UART_SetConfig+0x542>
 80057ea:	a201      	add	r2, pc, #4	; (adr r2, 80057f0 <UART_SetConfig+0x490>)
 80057ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f0:	08005815 	.word	0x08005815
 80057f4:	08005833 	.word	0x08005833
 80057f8:	08005851 	.word	0x08005851
 80057fc:	080058a3 	.word	0x080058a3
 8005800:	0800586d 	.word	0x0800586d
 8005804:	080058a3 	.word	0x080058a3
 8005808:	080058a3 	.word	0x080058a3
 800580c:	080058a3 	.word	0x080058a3
 8005810:	0800588b 	.word	0x0800588b
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005814:	f7fe fc3e 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8005818:	4603      	mov	r3, r0
 800581a:	005a      	lsls	r2, r3, #1
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	085b      	lsrs	r3, r3, #1
 8005822:	441a      	add	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	fbb2 f3f3 	udiv	r3, r2, r3
 800582c:	b29b      	uxth	r3, r3
 800582e:	617b      	str	r3, [r7, #20]
#endif
      break;
 8005830:	e03a      	b.n	80058a8 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005832:	f7fe fc43 	bl	80040bc <HAL_RCC_GetPCLK2Freq>
 8005836:	4603      	mov	r3, r0
 8005838:	005a      	lsls	r2, r3, #1
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	085b      	lsrs	r3, r3, #1
 8005840:	441a      	add	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	fbb2 f3f3 	udiv	r3, r2, r3
 800584a:	b29b      	uxth	r3, r3
 800584c:	617b      	str	r3, [r7, #20]
#endif
      break;
 800584e:	e02b      	b.n	80058a8 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	085b      	lsrs	r3, r3, #1
 8005856:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800585a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6852      	ldr	r2, [r2, #4]
 8005862:	fbb3 f3f2 	udiv	r3, r3, r2
 8005866:	b29b      	uxth	r3, r3
 8005868:	617b      	str	r3, [r7, #20]
#endif
      break;
 800586a:	e01d      	b.n	80058a8 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800586c:	f7fe fb56 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8005870:	4603      	mov	r3, r0
 8005872:	005a      	lsls	r2, r3, #1
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	085b      	lsrs	r3, r3, #1
 800587a:	441a      	add	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	fbb2 f3f3 	udiv	r3, r2, r3
 8005884:	b29b      	uxth	r3, r3
 8005886:	617b      	str	r3, [r7, #20]
#endif
      break;
 8005888:	e00e      	b.n	80058a8 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	fbb2 f3f3 	udiv	r3, r2, r3
 800589c:	b29b      	uxth	r3, r3
 800589e:	617b      	str	r3, [r7, #20]
#endif
      break;
 80058a0:	e002      	b.n	80058a8 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	74fb      	strb	r3, [r7, #19]
      break;
 80058a6:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2b0f      	cmp	r3, #15
 80058ac:	d916      	bls.n	80058dc <UART_SetConfig+0x57c>
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058b4:	d212      	bcs.n	80058dc <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	f023 030f 	bic.w	r3, r3, #15
 80058be:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	085b      	lsrs	r3, r3, #1
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	f003 0307 	and.w	r3, r3, #7
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	897b      	ldrh	r3, [r7, #10]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	897a      	ldrh	r2, [r7, #10]
 80058d8:	60da      	str	r2, [r3, #12]
 80058da:	e070      	b.n	80059be <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	74fb      	strb	r3, [r7, #19]
 80058e0:	e06d      	b.n	80059be <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 80058e2:	7efb      	ldrb	r3, [r7, #27]
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d859      	bhi.n	800599c <UART_SetConfig+0x63c>
 80058e8:	a201      	add	r2, pc, #4	; (adr r2, 80058f0 <UART_SetConfig+0x590>)
 80058ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ee:	bf00      	nop
 80058f0:	08005915 	.word	0x08005915
 80058f4:	08005931 	.word	0x08005931
 80058f8:	0800594d 	.word	0x0800594d
 80058fc:	0800599d 	.word	0x0800599d
 8005900:	08005969 	.word	0x08005969
 8005904:	0800599d 	.word	0x0800599d
 8005908:	0800599d 	.word	0x0800599d
 800590c:	0800599d 	.word	0x0800599d
 8005910:	08005985 	.word	0x08005985
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005914:	f7fe fbbe 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8005918:	4602      	mov	r2, r0
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	085b      	lsrs	r3, r3, #1
 8005920:	441a      	add	r2, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	fbb2 f3f3 	udiv	r3, r2, r3
 800592a:	b29b      	uxth	r3, r3
 800592c:	617b      	str	r3, [r7, #20]
#endif
      break;
 800592e:	e038      	b.n	80059a2 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005930:	f7fe fbc4 	bl	80040bc <HAL_RCC_GetPCLK2Freq>
 8005934:	4602      	mov	r2, r0
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	085b      	lsrs	r3, r3, #1
 800593c:	441a      	add	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	fbb2 f3f3 	udiv	r3, r2, r3
 8005946:	b29b      	uxth	r3, r3
 8005948:	617b      	str	r3, [r7, #20]
#endif
      break;
 800594a:	e02a      	b.n	80059a2 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	085b      	lsrs	r3, r3, #1
 8005952:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8005956:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	6852      	ldr	r2, [r2, #4]
 800595e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005962:	b29b      	uxth	r3, r3
 8005964:	617b      	str	r3, [r7, #20]
#endif
      break;
 8005966:	e01c      	b.n	80059a2 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005968:	f7fe fad8 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 800596c:	4602      	mov	r2, r0
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	085b      	lsrs	r3, r3, #1
 8005974:	441a      	add	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	fbb2 f3f3 	udiv	r3, r2, r3
 800597e:	b29b      	uxth	r3, r3
 8005980:	617b      	str	r3, [r7, #20]
#endif
      break;
 8005982:	e00e      	b.n	80059a2 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	085b      	lsrs	r3, r3, #1
 800598a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	fbb2 f3f3 	udiv	r3, r2, r3
 8005996:	b29b      	uxth	r3, r3
 8005998:	617b      	str	r3, [r7, #20]
#endif
      break;
 800599a:	e002      	b.n	80059a2 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	74fb      	strb	r3, [r7, #19]
      break;
 80059a0:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	2b0f      	cmp	r3, #15
 80059a6:	d908      	bls.n	80059ba <UART_SetConfig+0x65a>
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059ae:	d204      	bcs.n	80059ba <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	60da      	str	r2, [r3, #12]
 80059b8:	e001      	b.n	80059be <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	665a      	str	r2, [r3, #100]	; 0x64
  
  return ret;
 80059ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3720      	adds	r7, #32
 80059d0:	46bd      	mov	sp, r7
 80059d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80059d6:	bf00      	nop
 80059d8:	f4240000 	.word	0xf4240000

080059dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00a      	beq.n	8005a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	6812      	ldr	r2, [r2, #0]
 80059f8:	6852      	ldr	r2, [r2, #4]
 80059fa:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	6852      	ldr	r2, [r2, #4]
 8005a1c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005a24:	430a      	orrs	r2, r1
 8005a26:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00a      	beq.n	8005a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	6812      	ldr	r2, [r2, #0]
 8005a3c:	6852      	ldr	r2, [r2, #4]
 8005a3e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00a      	beq.n	8005a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6812      	ldr	r2, [r2, #0]
 8005a5e:	6852      	ldr	r2, [r2, #4]
 8005a60:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	f003 0310 	and.w	r3, r3, #16
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00a      	beq.n	8005a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	6892      	ldr	r2, [r2, #8]
 8005a82:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	f003 0320 	and.w	r3, r3, #32
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00a      	beq.n	8005ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	6812      	ldr	r2, [r2, #0]
 8005aa2:	6892      	ldr	r2, [r2, #8]
 8005aa4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005aac:	430a      	orrs	r2, r1
 8005aae:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d01a      	beq.n	8005af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	6812      	ldr	r2, [r2, #0]
 8005ac4:	6852      	ldr	r2, [r2, #4]
 8005ac6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ada:	d10a      	bne.n	8005af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	6852      	ldr	r2, [r2, #4]
 8005ae6:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6812      	ldr	r2, [r2, #0]
 8005b06:	6852      	ldr	r2, [r2, #4]
 8005b08:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]
  }
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af02      	add	r7, sp, #8
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	60fb      	str	r3, [r7, #12]
  
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	675a      	str	r2, [r3, #116]	; 0x74
  
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005b32:	f7fb fa89 	bl	8001048 <HAL_GetTick>
 8005b36:	60f8      	str	r0, [r7, #12]
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0308 	and.w	r3, r3, #8
 8005b42:	2b08      	cmp	r3, #8
 8005b44:	d10e      	bne.n	8005b64 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b46:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f82c 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d001      	beq.n	8005b64 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e022      	b.n	8005baa <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b04      	cmp	r3, #4
 8005b70:	d10e      	bne.n	8005b90 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b72:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b76:	9300      	str	r3, [sp, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f816 	bl	8005bb2 <UART_WaitOnFlagUntilTimeout>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e00c      	b.n	8005baa <UART_CheckIdleState+0x8a>
    }
  }
  
  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState= HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  
  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b084      	sub	sp, #16
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	60b9      	str	r1, [r7, #8]
 8005bbc:	603b      	str	r3, [r7, #0]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc2:	e02c      	b.n	8005c1e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bca:	d028      	beq.n	8005c1e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d007      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bd2:	f7fb fa39 	bl	8001048 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	1ad2      	subs	r2, r2, r3
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d91d      	bls.n	8005c1e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	6812      	ldr	r2, [r2, #0]
 8005bea:	6812      	ldr	r2, [r2, #0]
 8005bec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005bf0:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	6812      	ldr	r2, [r2, #0]
 8005bfa:	6892      	ldr	r2, [r2, #8]
 8005bfc:	f022 0201 	bic.w	r2, r2, #1
 8005c00:	609a      	str	r2, [r3, #8]
        
        huart->gState = HAL_UART_STATE_READY;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        
        return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e00f      	b.n	8005c3e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	69da      	ldr	r2, [r3, #28]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	401a      	ands	r2, r3
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	bf0c      	ite	eq
 8005c2e:	2301      	moveq	r3, #1
 8005c30:	2300      	movne	r3, #0
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	461a      	mov	r2, r3
 8005c36:	79fb      	ldrb	r3, [r7, #7]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d0c3      	beq.n	8005bc4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
	...

08005c48 <BSP_LED_Init>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Init(Led_TypeDef Led)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b08a      	sub	sp, #40	; 0x28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8005c52:	79fb      	ldrb	r3, [r7, #7]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d10c      	bne.n	8005c72 <BSP_LED_Init+0x2a>
 8005c58:	4a1f      	ldr	r2, [pc, #124]	; (8005cd8 <BSP_LED_Init+0x90>)
 8005c5a:	4b1f      	ldr	r3, [pc, #124]	; (8005cd8 <BSP_LED_Init+0x90>)
 8005c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5e:	f043 0302 	orr.w	r3, r3, #2
 8005c62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c64:	4b1c      	ldr	r3, [pc, #112]	; (8005cd8 <BSP_LED_Init+0x90>)
 8005c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c68:	f003 0302 	and.w	r3, r3, #2
 8005c6c:	613b      	str	r3, [r7, #16]
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	e00e      	b.n	8005c90 <BSP_LED_Init+0x48>
 8005c72:	79fb      	ldrb	r3, [r7, #7]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d10b      	bne.n	8005c90 <BSP_LED_Init+0x48>
 8005c78:	4a17      	ldr	r2, [pc, #92]	; (8005cd8 <BSP_LED_Init+0x90>)
 8005c7a:	4b17      	ldr	r3, [pc, #92]	; (8005cd8 <BSP_LED_Init+0x90>)
 8005c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c7e:	f043 0310 	orr.w	r3, r3, #16
 8005c82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c84:	4b14      	ldr	r3, [pc, #80]	; (8005cd8 <BSP_LED_Init+0x90>)
 8005c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	60fb      	str	r3, [r7, #12]
 8005c8e:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.Pin = LED_PIN[Led];
 8005c90:	79fb      	ldrb	r3, [r7, #7]
 8005c92:	4a12      	ldr	r2, [pc, #72]	; (8005cdc <BSP_LED_Init+0x94>)
 8005c94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	4a0d      	ldr	r2, [pc, #52]	; (8005ce0 <BSP_LED_Init+0x98>)
 8005caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cae:	f107 0214 	add.w	r2, r7, #20
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7fd f893 	bl	8002de0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], GPIO_InitStructure.Pin, GPIO_PIN_RESET);
 8005cba:	79fb      	ldrb	r3, [r7, #7]
 8005cbc:	4a08      	ldr	r2, [pc, #32]	; (8005ce0 <BSP_LED_Init+0x98>)
 8005cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	b291      	uxth	r1, r2
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7fd fa4d 	bl	8003168 <HAL_GPIO_WritePin>
}
 8005cce:	bf00      	nop
 8005cd0:	3728      	adds	r7, #40	; 0x28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	0800cca8 	.word	0x0800cca8
 8005ce0:	20000000 	.word	0x20000000

08005ce4 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8005cee:	79fb      	ldrb	r3, [r7, #7]
 8005cf0:	4a07      	ldr	r2, [pc, #28]	; (8005d10 <BSP_LED_On+0x2c>)
 8005cf2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005cf6:	79fb      	ldrb	r3, [r7, #7]
 8005cf8:	4a06      	ldr	r2, [pc, #24]	; (8005d14 <BSP_LED_On+0x30>)
 8005cfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	4619      	mov	r1, r3
 8005d02:	f7fd fa31 	bl	8003168 <HAL_GPIO_WritePin>
}
 8005d06:	bf00      	nop
 8005d08:	3708      	adds	r7, #8
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	20000000 	.word	0x20000000
 8005d14:	0800cca8 	.word	0x0800cca8

08005d18 <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8005d22:	79fb      	ldrb	r3, [r7, #7]
 8005d24:	4a07      	ldr	r2, [pc, #28]	; (8005d44 <BSP_LED_Off+0x2c>)
 8005d26:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005d2a:	79fb      	ldrb	r3, [r7, #7]
 8005d2c:	4a06      	ldr	r2, [pc, #24]	; (8005d48 <BSP_LED_Off+0x30>)
 8005d2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d32:	2200      	movs	r2, #0
 8005d34:	4619      	mov	r1, r3
 8005d36:	f7fd fa17 	bl	8003168 <HAL_GPIO_WritePin>
}
 8005d3a:	bf00      	nop
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000000 	.word	0x20000000
 8005d48:	0800cca8 	.word	0x0800cca8

08005d4c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8005d50:	4b19      	ldr	r3, [pc, #100]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d52:	4a1a      	ldr	r2, [pc, #104]	; (8005dbc <BSP_LCD_GLASS_Init+0x70>)
 8005d54:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8005d56:	4b18      	ldr	r3, [pc, #96]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8005d5c:	4b16      	ldr	r3, [pc, #88]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d5e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005d62:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8005d64:	4b14      	ldr	r3, [pc, #80]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d66:	220c      	movs	r2, #12
 8005d68:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8005d6a:	4b13      	ldr	r3, [pc, #76]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d6c:	2240      	movs	r2, #64	; 0x40
 8005d6e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8005d70:	4b11      	ldr	r3, [pc, #68]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d72:	2200      	movs	r2, #0
 8005d74:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8005d76:	4b10      	ldr	r3, [pc, #64]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d78:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8005d7c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8005d7e:	4b0e      	ldr	r3, [pc, #56]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8005d84:	4b0c      	ldr	r3, [pc, #48]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d86:	2240      	movs	r2, #64	; 0x40
 8005d88:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8005d8a:	4b0b      	ldr	r3, [pc, #44]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8005d90:	4b09      	ldr	r3, [pc, #36]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d92:	2200      	movs	r2, #0
 8005d94:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8005d96:	4b08      	ldr	r3, [pc, #32]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005d98:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005d9c:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8005d9e:	4b06      	ldr	r3, [pc, #24]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005da0:	2200      	movs	r2, #0
 8005da2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8005da4:	4804      	ldr	r0, [pc, #16]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005da6:	f000 f85f 	bl	8005e68 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8005daa:	4803      	ldr	r0, [pc, #12]	; (8005db8 <BSP_LCD_GLASS_Init+0x6c>)
 8005dac:	f7fd f9f4 	bl	8003198 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8005db0:	f000 f850 	bl	8005e54 <BSP_LCD_GLASS_Clear>
}
 8005db4:	bf00      	nop
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	20000760 	.word	0x20000760
 8005dbc:	40002400 	.word	0x40002400

08005dc0 <BSP_LCD_GLASS_DisplayChar>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	4608      	mov	r0, r1
 8005dca:	4611      	mov	r1, r2
 8005dcc:	461a      	mov	r2, r3
 8005dce:	4603      	mov	r3, r0
 8005dd0:	70fb      	strb	r3, [r7, #3]
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	70bb      	strb	r3, [r7, #2]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	707b      	strb	r3, [r7, #1]
  WriteChar(ch, Point, Colon, Position);
 8005dda:	787b      	ldrb	r3, [r7, #1]
 8005ddc:	78ba      	ldrb	r2, [r7, #2]
 8005dde:	78f9      	ldrb	r1, [r7, #3]
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f9cf 	bl	8006184 <WriteChar>

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8005de6:	4803      	ldr	r0, [pc, #12]	; (8005df4 <BSP_LCD_GLASS_DisplayChar+0x34>)
 8005de8:	f7fd fb55 	bl	8003496 <HAL_LCD_UpdateDisplayRequest>
}
 8005dec:	bf00      	nop
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	20000760 	.word	0x20000760

08005df8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8005e00:	2300      	movs	r3, #0
 8005e02:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005e04:	e00b      	b.n	8005e1e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f9b9 	bl	8006184 <WriteChar>

    /* Point on the next character */
    ptr++;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3301      	adds	r3, #1
 8005e16:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	bf14      	ite	ne
 8005e26:	2301      	movne	r3, #1
 8005e28:	2300      	moveq	r3, #0
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
 8005e2e:	2b05      	cmp	r3, #5
 8005e30:	bf94      	ite	ls
 8005e32:	2301      	movls	r3, #1
 8005e34:	2300      	movhi	r3, #0
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	4013      	ands	r3, r2
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e2      	bne.n	8005e06 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8005e40:	4803      	ldr	r0, [pc, #12]	; (8005e50 <BSP_LCD_GLASS_DisplayString+0x58>)
 8005e42:	f7fd fb28 	bl	8003496 <HAL_LCD_UpdateDisplayRequest>
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20000760 	.word	0x20000760

08005e54 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8005e58:	4802      	ldr	r0, [pc, #8]	; (8005e64 <BSP_LCD_GLASS_Clear+0x10>)
 8005e5a:	f7fd fac2 	bl	80033e2 <HAL_LCD_Clear>
}
 8005e5e:	bf00      	nop
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	20000760 	.word	0x20000760

08005e68 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b0c0      	sub	sp, #256	; 0x100
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8005e70:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]
 8005e78:	605a      	str	r2, [r3, #4]
 8005e7a:	609a      	str	r2, [r3, #8]
 8005e7c:	60da      	str	r2, [r3, #12]
 8005e7e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8005e80:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8005e84:	2244      	movs	r2, #68	; 0x44
 8005e86:	2100      	movs	r1, #0
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f003 f912 	bl	80090b2 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8005e8e:	f107 0320 	add.w	r3, r7, #32
 8005e92:	2288      	movs	r2, #136	; 0x88
 8005e94:	2100      	movs	r1, #0
 8005e96:	4618      	mov	r0, r3
 8005e98:	f003 f90b 	bl	80090b2 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e9c:	4a51      	ldr	r2, [pc, #324]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005e9e:	4b51      	ldr	r3, [pc, #324]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ea2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ea6:	6593      	str	r3, [r2, #88]	; 0x58
 8005ea8:	4b4e      	ldr	r3, [pc, #312]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb0:	61fb      	str	r3, [r7, #28]
 8005eb2:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8005eb4:	2304      	movs	r3, #4
 8005eb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8005ec6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fd fbac 	bl	8003628 <HAL_RCC_OscConfig>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d000      	beq.n	8005ed8 <LCD_MspInit+0x70>
  {
    while (1);
 8005ed6:	e7fe      	b.n	8005ed6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005ed8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005edc:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005ede:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8005ee6:	f107 0320 	add.w	r3, r7, #32
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fe f98e 	bl	800420c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ef0:	4a3c      	ldr	r2, [pc, #240]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005ef2:	4b3c      	ldr	r3, [pc, #240]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef6:	f043 0301 	orr.w	r3, r3, #1
 8005efa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005efc:	4b39      	ldr	r3, [pc, #228]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	61bb      	str	r3, [r7, #24]
 8005f06:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f08:	4a36      	ldr	r2, [pc, #216]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f0a:	4b36      	ldr	r3, [pc, #216]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f0e:	f043 0302 	orr.w	r3, r3, #2
 8005f12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f14:	4b33      	ldr	r3, [pc, #204]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f20:	4a30      	ldr	r2, [pc, #192]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f22:	4b30      	ldr	r3, [pc, #192]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f26:	f043 0304 	orr.w	r3, r3, #4
 8005f2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f2c:	4b2d      	ldr	r3, [pc, #180]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005f38:	4a2a      	ldr	r2, [pc, #168]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f3a:	4b2a      	ldr	r3, [pc, #168]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f3e:	f043 0308 	orr.w	r3, r3, #8
 8005f42:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f44:	4b27      	ldr	r3, [pc, #156]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	60fb      	str	r3, [r7, #12]
 8005f4e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8005f50:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8005f54:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8005f58:	2302      	movs	r3, #2
 8005f5a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f64:	2303      	movs	r3, #3
 8005f66:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8005f6a:	230b      	movs	r3, #11
 8005f6c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8005f70:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005f74:	4619      	mov	r1, r3
 8005f76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f7a:	f7fc ff31 	bl	8002de0 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8005f7e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8005f82:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8005f86:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	4816      	ldr	r0, [pc, #88]	; (8005fe8 <LCD_MspInit+0x180>)
 8005f8e:	f7fc ff27 	bl	8002de0 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8005f92:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8005f96:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8005f9a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4812      	ldr	r0, [pc, #72]	; (8005fec <LCD_MspInit+0x184>)
 8005fa2:	f7fc ff1d 	bl	8002de0 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8005fa6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8005faa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8005fae:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	480e      	ldr	r0, [pc, #56]	; (8005ff0 <LCD_MspInit+0x188>)
 8005fb6:	f7fc ff13 	bl	8002de0 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8005fba:	2002      	movs	r0, #2
 8005fbc:	f7fb f850 	bl	8001060 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8005fc0:	4a08      	ldr	r2, [pc, #32]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005fc2:	4b08      	ldr	r3, [pc, #32]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fca:	6593      	str	r3, [r2, #88]	; 0x58
 8005fcc:	4b05      	ldr	r3, [pc, #20]	; (8005fe4 <LCD_MspInit+0x17c>)
 8005fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fd4:	60bb      	str	r3, [r7, #8]
 8005fd6:	68bb      	ldr	r3, [r7, #8]
}
 8005fd8:	bf00      	nop
 8005fda:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	40021000 	.word	0x40021000
 8005fe8:	48000400 	.word	0x48000400
 8005fec:	48000800 	.word	0x48000800
 8005ff0:	48000c00 	.word	0x48000c00

08005ff4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	70fb      	strb	r3, [r7, #3]
 8006000:	4613      	mov	r3, r2
 8006002:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8006004:	2300      	movs	r3, #0
 8006006:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8006008:	2300      	movs	r3, #0
 800600a:	737b      	strb	r3, [r7, #13]
 800600c:	2300      	movs	r3, #0
 800600e:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	2b2f      	cmp	r3, #47	; 0x2f
 8006016:	d04d      	beq.n	80060b4 <Convert+0xc0>
 8006018:	2b2f      	cmp	r3, #47	; 0x2f
 800601a:	dc11      	bgt.n	8006040 <Convert+0x4c>
 800601c:	2b29      	cmp	r3, #41	; 0x29
 800601e:	d02e      	beq.n	800607e <Convert+0x8a>
 8006020:	2b29      	cmp	r3, #41	; 0x29
 8006022:	dc06      	bgt.n	8006032 <Convert+0x3e>
 8006024:	2b25      	cmp	r3, #37	; 0x25
 8006026:	d04c      	beq.n	80060c2 <Convert+0xce>
 8006028:	2b28      	cmp	r3, #40	; 0x28
 800602a:	d025      	beq.n	8006078 <Convert+0x84>
 800602c:	2b20      	cmp	r3, #32
 800602e:	d01c      	beq.n	800606a <Convert+0x76>
 8006030:	e057      	b.n	80060e2 <Convert+0xee>
 8006032:	2b2b      	cmp	r3, #43	; 0x2b
 8006034:	d03a      	beq.n	80060ac <Convert+0xb8>
 8006036:	2b2b      	cmp	r3, #43	; 0x2b
 8006038:	db1a      	blt.n	8006070 <Convert+0x7c>
 800603a:	2b2d      	cmp	r3, #45	; 0x2d
 800603c:	d032      	beq.n	80060a4 <Convert+0xb0>
 800603e:	e050      	b.n	80060e2 <Convert+0xee>
 8006040:	2b6d      	cmp	r3, #109	; 0x6d
 8006042:	d023      	beq.n	800608c <Convert+0x98>
 8006044:	2b6d      	cmp	r3, #109	; 0x6d
 8006046:	dc04      	bgt.n	8006052 <Convert+0x5e>
 8006048:	2b39      	cmp	r3, #57	; 0x39
 800604a:	dd42      	ble.n	80060d2 <Convert+0xde>
 800604c:	2b64      	cmp	r3, #100	; 0x64
 800604e:	d019      	beq.n	8006084 <Convert+0x90>
 8006050:	e047      	b.n	80060e2 <Convert+0xee>
 8006052:	2bb0      	cmp	r3, #176	; 0xb0
 8006054:	d031      	beq.n	80060ba <Convert+0xc6>
 8006056:	2bb0      	cmp	r3, #176	; 0xb0
 8006058:	dc02      	bgt.n	8006060 <Convert+0x6c>
 800605a:	2b6e      	cmp	r3, #110	; 0x6e
 800605c:	d01a      	beq.n	8006094 <Convert+0xa0>
 800605e:	e040      	b.n	80060e2 <Convert+0xee>
 8006060:	2bb5      	cmp	r3, #181	; 0xb5
 8006062:	d01b      	beq.n	800609c <Convert+0xa8>
 8006064:	2bff      	cmp	r3, #255	; 0xff
 8006066:	d030      	beq.n	80060ca <Convert+0xd6>
 8006068:	e03b      	b.n	80060e2 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 800606a:	2300      	movs	r3, #0
 800606c:	81fb      	strh	r3, [r7, #14]
      break;
 800606e:	e057      	b.n	8006120 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8006070:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8006074:	81fb      	strh	r3, [r7, #14]
      break;
 8006076:	e053      	b.n	8006120 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8006078:	2328      	movs	r3, #40	; 0x28
 800607a:	81fb      	strh	r3, [r7, #14]
      break;
 800607c:	e050      	b.n	8006120 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800607e:	2311      	movs	r3, #17
 8006080:	81fb      	strh	r3, [r7, #14]
      break;
 8006082:	e04d      	b.n	8006120 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8006084:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8006088:	81fb      	strh	r3, [r7, #14]
      break;
 800608a:	e049      	b.n	8006120 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 800608c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8006090:	81fb      	strh	r3, [r7, #14]
      break;
 8006092:	e045      	b.n	8006120 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8006094:	f242 2310 	movw	r3, #8720	; 0x2210
 8006098:	81fb      	strh	r3, [r7, #14]
      break;
 800609a:	e041      	b.n	8006120 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800609c:	f246 0384 	movw	r3, #24708	; 0x6084
 80060a0:	81fb      	strh	r3, [r7, #14]
      break;
 80060a2:	e03d      	b.n	8006120 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80060a4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80060a8:	81fb      	strh	r3, [r7, #14]
      break;
 80060aa:	e039      	b.n	8006120 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80060ac:	f24a 0314 	movw	r3, #40980	; 0xa014
 80060b0:	81fb      	strh	r3, [r7, #14]
      break;
 80060b2:	e035      	b.n	8006120 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80060b4:	23c0      	movs	r3, #192	; 0xc0
 80060b6:	81fb      	strh	r3, [r7, #14]
      break;
 80060b8:	e032      	b.n	8006120 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80060ba:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80060be:	81fb      	strh	r3, [r7, #14]
      break;
 80060c0:	e02e      	b.n	8006120 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80060c2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80060c6:	81fb      	strh	r3, [r7, #14]
      break;
 80060c8:	e02a      	b.n	8006120 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80060ca:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80060ce:	81fb      	strh	r3, [r7, #14]
      break ;
 80060d0:	e026      	b.n	8006120 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	3b30      	subs	r3, #48	; 0x30
 80060d8:	4a27      	ldr	r2, [pc, #156]	; (8006178 <Convert+0x184>)
 80060da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060de:	81fb      	strh	r3, [r7, #14]
      break;
 80060e0:	e01e      	b.n	8006120 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	2b5a      	cmp	r3, #90	; 0x5a
 80060e8:	d80a      	bhi.n	8006100 <Convert+0x10c>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b40      	cmp	r3, #64	; 0x40
 80060f0:	d906      	bls.n	8006100 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	3b41      	subs	r3, #65	; 0x41
 80060f8:	4a20      	ldr	r2, [pc, #128]	; (800617c <Convert+0x188>)
 80060fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060fe:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	2b7a      	cmp	r3, #122	; 0x7a
 8006106:	d80a      	bhi.n	800611e <Convert+0x12a>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b60      	cmp	r3, #96	; 0x60
 800610e:	d906      	bls.n	800611e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	3b61      	subs	r3, #97	; 0x61
 8006116:	4a19      	ldr	r2, [pc, #100]	; (800617c <Convert+0x188>)
 8006118:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800611c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800611e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8006120:	78fb      	ldrb	r3, [r7, #3]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d103      	bne.n	800612e <Convert+0x13a>
  {
    ch |= 0x0002;
 8006126:	89fb      	ldrh	r3, [r7, #14]
 8006128:	f043 0302 	orr.w	r3, r3, #2
 800612c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800612e:	78bb      	ldrb	r3, [r7, #2]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d103      	bne.n	800613c <Convert+0x148>
  {
    ch |= 0x0020;
 8006134:	89fb      	ldrh	r3, [r7, #14]
 8006136:	f043 0320 	orr.w	r3, r3, #32
 800613a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800613c:	230c      	movs	r3, #12
 800613e:	737b      	strb	r3, [r7, #13]
 8006140:	2300      	movs	r3, #0
 8006142:	733b      	strb	r3, [r7, #12]
 8006144:	e00f      	b.n	8006166 <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8006146:	7b3b      	ldrb	r3, [r7, #12]
 8006148:	89f9      	ldrh	r1, [r7, #14]
 800614a:	7b7a      	ldrb	r2, [r7, #13]
 800614c:	fa41 f202 	asr.w	r2, r1, r2
 8006150:	f002 020f 	and.w	r2, r2, #15
 8006154:	490a      	ldr	r1, [pc, #40]	; (8006180 <Convert+0x18c>)
 8006156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800615a:	7b7b      	ldrb	r3, [r7, #13]
 800615c:	3b04      	subs	r3, #4
 800615e:	737b      	strb	r3, [r7, #13]
 8006160:	7b3b      	ldrb	r3, [r7, #12]
 8006162:	3301      	adds	r3, #1
 8006164:	733b      	strb	r3, [r7, #12]
 8006166:	7b3b      	ldrb	r3, [r7, #12]
 8006168:	2b03      	cmp	r3, #3
 800616a:	d9ec      	bls.n	8006146 <Convert+0x152>
  }
}
 800616c:	bf00      	nop
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	0800ccf4 	.word	0x0800ccf4
 800617c:	0800ccc0 	.word	0x0800ccc0
 8006180:	20000750 	.word	0x20000750

08006184 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	4608      	mov	r0, r1
 800618e:	4611      	mov	r1, r2
 8006190:	461a      	mov	r2, r3
 8006192:	4603      	mov	r3, r0
 8006194:	70fb      	strb	r3, [r7, #3]
 8006196:	460b      	mov	r3, r1
 8006198:	70bb      	strb	r3, [r7, #2]
 800619a:	4613      	mov	r3, r2
 800619c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800619e:	2300      	movs	r3, #0
 80061a0:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80061a2:	78ba      	ldrb	r2, [r7, #2]
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	4619      	mov	r1, r3
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff ff23 	bl	8005ff4 <Convert>

  switch (Position)
 80061ae:	787b      	ldrb	r3, [r7, #1]
 80061b0:	2b05      	cmp	r3, #5
 80061b2:	f200 835b 	bhi.w	800686c <WriteChar+0x6e8>
 80061b6:	a201      	add	r2, pc, #4	; (adr r2, 80061bc <WriteChar+0x38>)
 80061b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061bc:	080061d5 	.word	0x080061d5
 80061c0:	080062cf 	.word	0x080062cf
 80061c4:	080063e9 	.word	0x080063e9
 80061c8:	080064eb 	.word	0x080064eb
 80061cc:	08006619 	.word	0x08006619
 80061d0:	08006763 	.word	0x08006763
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80061d4:	4b80      	ldr	r3, [pc, #512]	; (80063d8 <WriteChar+0x254>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	011b      	lsls	r3, r3, #4
 80061da:	f003 0210 	and.w	r2, r3, #16
 80061de:	4b7e      	ldr	r3, [pc, #504]	; (80063d8 <WriteChar+0x254>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	085b      	lsrs	r3, r3, #1
 80061e4:	05db      	lsls	r3, r3, #23
 80061e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061ea:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80061ec:	4b7a      	ldr	r3, [pc, #488]	; (80063d8 <WriteChar+0x254>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	089b      	lsrs	r3, r3, #2
 80061f2:	059b      	lsls	r3, r3, #22
 80061f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061f8:	431a      	orrs	r2, r3
 80061fa:	4b77      	ldr	r3, [pc, #476]	; (80063d8 <WriteChar+0x254>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	4a74      	ldr	r2, [pc, #464]	; (80063dc <WriteChar+0x258>)
 800620a:	2100      	movs	r1, #0
 800620c:	4874      	ldr	r0, [pc, #464]	; (80063e0 <WriteChar+0x25c>)
 800620e:	f7fd f889 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8006212:	4b71      	ldr	r3, [pc, #452]	; (80063d8 <WriteChar+0x254>)
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	f003 0210 	and.w	r2, r3, #16
 800621c:	4b6e      	ldr	r3, [pc, #440]	; (80063d8 <WriteChar+0x254>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	085b      	lsrs	r3, r3, #1
 8006222:	05db      	lsls	r3, r3, #23
 8006224:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006228:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800622a:	4b6b      	ldr	r3, [pc, #428]	; (80063d8 <WriteChar+0x254>)
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	089b      	lsrs	r3, r3, #2
 8006230:	059b      	lsls	r3, r3, #22
 8006232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006236:	431a      	orrs	r2, r3
 8006238:	4b67      	ldr	r3, [pc, #412]	; (80063d8 <WriteChar+0x254>)
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4a65      	ldr	r2, [pc, #404]	; (80063dc <WriteChar+0x258>)
 8006248:	2102      	movs	r1, #2
 800624a:	4865      	ldr	r0, [pc, #404]	; (80063e0 <WriteChar+0x25c>)
 800624c:	f7fd f86a 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8006250:	4b61      	ldr	r3, [pc, #388]	; (80063d8 <WriteChar+0x254>)
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	011b      	lsls	r3, r3, #4
 8006256:	f003 0210 	and.w	r2, r3, #16
 800625a:	4b5f      	ldr	r3, [pc, #380]	; (80063d8 <WriteChar+0x254>)
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	085b      	lsrs	r3, r3, #1
 8006260:	05db      	lsls	r3, r3, #23
 8006262:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006266:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8006268:	4b5b      	ldr	r3, [pc, #364]	; (80063d8 <WriteChar+0x254>)
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	089b      	lsrs	r3, r3, #2
 800626e:	059b      	lsls	r3, r3, #22
 8006270:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006274:	431a      	orrs	r2, r3
 8006276:	4b58      	ldr	r3, [pc, #352]	; (80063d8 <WriteChar+0x254>)
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4a55      	ldr	r2, [pc, #340]	; (80063dc <WriteChar+0x258>)
 8006286:	2104      	movs	r1, #4
 8006288:	4855      	ldr	r0, [pc, #340]	; (80063e0 <WriteChar+0x25c>)
 800628a:	f7fd f84b 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800628e:	4b52      	ldr	r3, [pc, #328]	; (80063d8 <WriteChar+0x254>)
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	f003 0210 	and.w	r2, r3, #16
 8006298:	4b4f      	ldr	r3, [pc, #316]	; (80063d8 <WriteChar+0x254>)
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	085b      	lsrs	r3, r3, #1
 800629e:	05db      	lsls	r3, r3, #23
 80062a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062a4:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80062a6:	4b4c      	ldr	r3, [pc, #304]	; (80063d8 <WriteChar+0x254>)
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	089b      	lsrs	r3, r3, #2
 80062ac:	059b      	lsls	r3, r3, #22
 80062ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062b2:	431a      	orrs	r2, r3
 80062b4:	4b48      	ldr	r3, [pc, #288]	; (80063d8 <WriteChar+0x254>)
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80062bc:	4313      	orrs	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4a46      	ldr	r2, [pc, #280]	; (80063dc <WriteChar+0x258>)
 80062c4:	2106      	movs	r1, #6
 80062c6:	4846      	ldr	r0, [pc, #280]	; (80063e0 <WriteChar+0x25c>)
 80062c8:	f7fd f82c 	bl	8003324 <HAL_LCD_Write>
      break;
 80062cc:	e2cf      	b.n	800686e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80062ce:	4b42      	ldr	r3, [pc, #264]	; (80063d8 <WriteChar+0x254>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	019b      	lsls	r3, r3, #6
 80062d4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80062d8:	4b3f      	ldr	r3, [pc, #252]	; (80063d8 <WriteChar+0x254>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	085b      	lsrs	r3, r3, #1
 80062de:	035b      	lsls	r3, r3, #13
 80062e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062e4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80062e6:	4b3c      	ldr	r3, [pc, #240]	; (80063d8 <WriteChar+0x254>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	089b      	lsrs	r3, r3, #2
 80062ec:	031b      	lsls	r3, r3, #12
 80062ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062f2:	431a      	orrs	r2, r3
 80062f4:	4b38      	ldr	r3, [pc, #224]	; (80063d8 <WriteChar+0x254>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	08db      	lsrs	r3, r3, #3
 80062fa:	015b      	lsls	r3, r3, #5
 80062fc:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006300:	4313      	orrs	r3, r2
 8006302:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4a37      	ldr	r2, [pc, #220]	; (80063e4 <WriteChar+0x260>)
 8006308:	2100      	movs	r1, #0
 800630a:	4835      	ldr	r0, [pc, #212]	; (80063e0 <WriteChar+0x25c>)
 800630c:	f7fd f80a 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006310:	4b31      	ldr	r3, [pc, #196]	; (80063d8 <WriteChar+0x254>)
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	019b      	lsls	r3, r3, #6
 8006316:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800631a:	4b2f      	ldr	r3, [pc, #188]	; (80063d8 <WriteChar+0x254>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	085b      	lsrs	r3, r3, #1
 8006320:	035b      	lsls	r3, r3, #13
 8006322:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006326:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8006328:	4b2b      	ldr	r3, [pc, #172]	; (80063d8 <WriteChar+0x254>)
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	089b      	lsrs	r3, r3, #2
 800632e:	031b      	lsls	r3, r3, #12
 8006330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006334:	431a      	orrs	r2, r3
 8006336:	4b28      	ldr	r3, [pc, #160]	; (80063d8 <WriteChar+0x254>)
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	08db      	lsrs	r3, r3, #3
 800633c:	015b      	lsls	r3, r3, #5
 800633e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	4a26      	ldr	r2, [pc, #152]	; (80063e4 <WriteChar+0x260>)
 800634a:	2102      	movs	r1, #2
 800634c:	4824      	ldr	r0, [pc, #144]	; (80063e0 <WriteChar+0x25c>)
 800634e:	f7fc ffe9 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006352:	4b21      	ldr	r3, [pc, #132]	; (80063d8 <WriteChar+0x254>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	019b      	lsls	r3, r3, #6
 8006358:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800635c:	4b1e      	ldr	r3, [pc, #120]	; (80063d8 <WriteChar+0x254>)
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	085b      	lsrs	r3, r3, #1
 8006362:	035b      	lsls	r3, r3, #13
 8006364:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006368:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800636a:	4b1b      	ldr	r3, [pc, #108]	; (80063d8 <WriteChar+0x254>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	089b      	lsrs	r3, r3, #2
 8006370:	031b      	lsls	r3, r3, #12
 8006372:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006376:	431a      	orrs	r2, r3
 8006378:	4b17      	ldr	r3, [pc, #92]	; (80063d8 <WriteChar+0x254>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	08db      	lsrs	r3, r3, #3
 800637e:	015b      	lsls	r3, r3, #5
 8006380:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006384:	4313      	orrs	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	4a16      	ldr	r2, [pc, #88]	; (80063e4 <WriteChar+0x260>)
 800638c:	2104      	movs	r1, #4
 800638e:	4814      	ldr	r0, [pc, #80]	; (80063e0 <WriteChar+0x25c>)
 8006390:	f7fc ffc8 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006394:	4b10      	ldr	r3, [pc, #64]	; (80063d8 <WriteChar+0x254>)
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	019b      	lsls	r3, r3, #6
 800639a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800639e:	4b0e      	ldr	r3, [pc, #56]	; (80063d8 <WriteChar+0x254>)
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	085b      	lsrs	r3, r3, #1
 80063a4:	035b      	lsls	r3, r3, #13
 80063a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063aa:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80063ac:	4b0a      	ldr	r3, [pc, #40]	; (80063d8 <WriteChar+0x254>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	089b      	lsrs	r3, r3, #2
 80063b2:	031b      	lsls	r3, r3, #12
 80063b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063b8:	431a      	orrs	r2, r3
 80063ba:	4b07      	ldr	r3, [pc, #28]	; (80063d8 <WriteChar+0x254>)
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	08db      	lsrs	r3, r3, #3
 80063c0:	015b      	lsls	r3, r3, #5
 80063c2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	4a05      	ldr	r2, [pc, #20]	; (80063e4 <WriteChar+0x260>)
 80063ce:	2106      	movs	r1, #6
 80063d0:	4803      	ldr	r0, [pc, #12]	; (80063e0 <WriteChar+0x25c>)
 80063d2:	f7fc ffa7 	bl	8003324 <HAL_LCD_Write>
      break;
 80063d6:	e24a      	b.n	800686e <WriteChar+0x6ea>
 80063d8:	20000750 	.word	0x20000750
 80063dc:	ff3fffe7 	.word	0xff3fffe7
 80063e0:	20000760 	.word	0x20000760
 80063e4:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80063e8:	4b88      	ldr	r3, [pc, #544]	; (800660c <WriteChar+0x488>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	03db      	lsls	r3, r3, #15
 80063ee:	b29a      	uxth	r2, r3
 80063f0:	4b86      	ldr	r3, [pc, #536]	; (800660c <WriteChar+0x488>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	085b      	lsrs	r3, r3, #1
 80063f6:	075b      	lsls	r3, r3, #29
 80063f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063fc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80063fe:	4b83      	ldr	r3, [pc, #524]	; (800660c <WriteChar+0x488>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	089b      	lsrs	r3, r3, #2
 8006404:	071b      	lsls	r3, r3, #28
 8006406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800640a:	431a      	orrs	r2, r3
 800640c:	4b7f      	ldr	r3, [pc, #508]	; (800660c <WriteChar+0x488>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	08db      	lsrs	r3, r3, #3
 8006412:	039b      	lsls	r3, r3, #14
 8006414:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006418:	4313      	orrs	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	4a7c      	ldr	r2, [pc, #496]	; (8006610 <WriteChar+0x48c>)
 8006420:	2100      	movs	r1, #0
 8006422:	487c      	ldr	r0, [pc, #496]	; (8006614 <WriteChar+0x490>)
 8006424:	f7fc ff7e 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006428:	4b78      	ldr	r3, [pc, #480]	; (800660c <WriteChar+0x488>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	03db      	lsls	r3, r3, #15
 800642e:	b29a      	uxth	r2, r3
 8006430:	4b76      	ldr	r3, [pc, #472]	; (800660c <WriteChar+0x488>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	085b      	lsrs	r3, r3, #1
 8006436:	075b      	lsls	r3, r3, #29
 8006438:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800643c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800643e:	4b73      	ldr	r3, [pc, #460]	; (800660c <WriteChar+0x488>)
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	089b      	lsrs	r3, r3, #2
 8006444:	071b      	lsls	r3, r3, #28
 8006446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800644a:	431a      	orrs	r2, r3
 800644c:	4b6f      	ldr	r3, [pc, #444]	; (800660c <WriteChar+0x488>)
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	08db      	lsrs	r3, r3, #3
 8006452:	039b      	lsls	r3, r3, #14
 8006454:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	4a6c      	ldr	r2, [pc, #432]	; (8006610 <WriteChar+0x48c>)
 8006460:	2102      	movs	r1, #2
 8006462:	486c      	ldr	r0, [pc, #432]	; (8006614 <WriteChar+0x490>)
 8006464:	f7fc ff5e 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006468:	4b68      	ldr	r3, [pc, #416]	; (800660c <WriteChar+0x488>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	03db      	lsls	r3, r3, #15
 800646e:	b29a      	uxth	r2, r3
 8006470:	4b66      	ldr	r3, [pc, #408]	; (800660c <WriteChar+0x488>)
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	085b      	lsrs	r3, r3, #1
 8006476:	075b      	lsls	r3, r3, #29
 8006478:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800647c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800647e:	4b63      	ldr	r3, [pc, #396]	; (800660c <WriteChar+0x488>)
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	089b      	lsrs	r3, r3, #2
 8006484:	071b      	lsls	r3, r3, #28
 8006486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800648a:	431a      	orrs	r2, r3
 800648c:	4b5f      	ldr	r3, [pc, #380]	; (800660c <WriteChar+0x488>)
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	08db      	lsrs	r3, r3, #3
 8006492:	039b      	lsls	r3, r3, #14
 8006494:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006498:	4313      	orrs	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4a5c      	ldr	r2, [pc, #368]	; (8006610 <WriteChar+0x48c>)
 80064a0:	2104      	movs	r1, #4
 80064a2:	485c      	ldr	r0, [pc, #368]	; (8006614 <WriteChar+0x490>)
 80064a4:	f7fc ff3e 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80064a8:	4b58      	ldr	r3, [pc, #352]	; (800660c <WriteChar+0x488>)
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	03db      	lsls	r3, r3, #15
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	4b56      	ldr	r3, [pc, #344]	; (800660c <WriteChar+0x488>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	085b      	lsrs	r3, r3, #1
 80064b6:	075b      	lsls	r3, r3, #29
 80064b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064bc:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80064be:	4b53      	ldr	r3, [pc, #332]	; (800660c <WriteChar+0x488>)
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	089b      	lsrs	r3, r3, #2
 80064c4:	071b      	lsls	r3, r3, #28
 80064c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ca:	431a      	orrs	r2, r3
 80064cc:	4b4f      	ldr	r3, [pc, #316]	; (800660c <WriteChar+0x488>)
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	08db      	lsrs	r3, r3, #3
 80064d2:	039b      	lsls	r3, r3, #14
 80064d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	4a4c      	ldr	r2, [pc, #304]	; (8006610 <WriteChar+0x48c>)
 80064e0:	2106      	movs	r1, #6
 80064e2:	484c      	ldr	r0, [pc, #304]	; (8006614 <WriteChar+0x490>)
 80064e4:	f7fc ff1e 	bl	8003324 <HAL_LCD_Write>
      break;
 80064e8:	e1c1      	b.n	800686e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80064ea:	4b48      	ldr	r3, [pc, #288]	; (800660c <WriteChar+0x488>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	07da      	lsls	r2, r3, #31
 80064f0:	4b46      	ldr	r3, [pc, #280]	; (800660c <WriteChar+0x488>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	08db      	lsrs	r3, r3, #3
 80064f6:	079b      	lsls	r3, r3, #30
 80064f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80064fc:	4313      	orrs	r3, r2
 80064fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8006506:	2100      	movs	r1, #0
 8006508:	4842      	ldr	r0, [pc, #264]	; (8006614 <WriteChar+0x490>)
 800650a:	f7fc ff0b 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800650e:	4b3f      	ldr	r3, [pc, #252]	; (800660c <WriteChar+0x488>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0202 	and.w	r2, r3, #2
 8006516:	4b3d      	ldr	r3, [pc, #244]	; (800660c <WriteChar+0x488>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	089b      	lsrs	r3, r3, #2
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	4313      	orrs	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f06f 0203 	mvn.w	r2, #3
 800652a:	2101      	movs	r1, #1
 800652c:	4839      	ldr	r0, [pc, #228]	; (8006614 <WriteChar+0x490>)
 800652e:	f7fc fef9 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8006532:	4b36      	ldr	r3, [pc, #216]	; (800660c <WriteChar+0x488>)
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	07da      	lsls	r2, r3, #31
 8006538:	4b34      	ldr	r3, [pc, #208]	; (800660c <WriteChar+0x488>)
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	08db      	lsrs	r3, r3, #3
 800653e:	079b      	lsls	r3, r3, #30
 8006540:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006544:	4313      	orrs	r3, r2
 8006546:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800654e:	2102      	movs	r1, #2
 8006550:	4830      	ldr	r0, [pc, #192]	; (8006614 <WriteChar+0x490>)
 8006552:	f7fc fee7 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8006556:	4b2d      	ldr	r3, [pc, #180]	; (800660c <WriteChar+0x488>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f003 0202 	and.w	r2, r3, #2
 800655e:	4b2b      	ldr	r3, [pc, #172]	; (800660c <WriteChar+0x488>)
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	089b      	lsrs	r3, r3, #2
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	4313      	orrs	r3, r2
 800656a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f06f 0203 	mvn.w	r2, #3
 8006572:	2103      	movs	r1, #3
 8006574:	4827      	ldr	r0, [pc, #156]	; (8006614 <WriteChar+0x490>)
 8006576:	f7fc fed5 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800657a:	4b24      	ldr	r3, [pc, #144]	; (800660c <WriteChar+0x488>)
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	07da      	lsls	r2, r3, #31
 8006580:	4b22      	ldr	r3, [pc, #136]	; (800660c <WriteChar+0x488>)
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	08db      	lsrs	r3, r3, #3
 8006586:	079b      	lsls	r3, r3, #30
 8006588:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800658c:	4313      	orrs	r3, r2
 800658e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8006596:	2104      	movs	r1, #4
 8006598:	481e      	ldr	r0, [pc, #120]	; (8006614 <WriteChar+0x490>)
 800659a:	f7fc fec3 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800659e:	4b1b      	ldr	r3, [pc, #108]	; (800660c <WriteChar+0x488>)
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f003 0202 	and.w	r2, r3, #2
 80065a6:	4b19      	ldr	r3, [pc, #100]	; (800660c <WriteChar+0x488>)
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	089b      	lsrs	r3, r3, #2
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	4313      	orrs	r3, r2
 80065b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f06f 0203 	mvn.w	r2, #3
 80065ba:	2105      	movs	r1, #5
 80065bc:	4815      	ldr	r0, [pc, #84]	; (8006614 <WriteChar+0x490>)
 80065be:	f7fc feb1 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80065c2:	4b12      	ldr	r3, [pc, #72]	; (800660c <WriteChar+0x488>)
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	07da      	lsls	r2, r3, #31
 80065c8:	4b10      	ldr	r3, [pc, #64]	; (800660c <WriteChar+0x488>)
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	08db      	lsrs	r3, r3, #3
 80065ce:	079b      	lsls	r3, r3, #30
 80065d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80065d4:	4313      	orrs	r3, r2
 80065d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80065de:	2106      	movs	r1, #6
 80065e0:	480c      	ldr	r0, [pc, #48]	; (8006614 <WriteChar+0x490>)
 80065e2:	f7fc fe9f 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80065e6:	4b09      	ldr	r3, [pc, #36]	; (800660c <WriteChar+0x488>)
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	f003 0202 	and.w	r2, r3, #2
 80065ee:	4b07      	ldr	r3, [pc, #28]	; (800660c <WriteChar+0x488>)
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	089b      	lsrs	r3, r3, #2
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	4313      	orrs	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f06f 0203 	mvn.w	r2, #3
 8006602:	2107      	movs	r1, #7
 8006604:	4803      	ldr	r0, [pc, #12]	; (8006614 <WriteChar+0x490>)
 8006606:	f7fc fe8d 	bl	8003324 <HAL_LCD_Write>
      break;
 800660a:	e130      	b.n	800686e <WriteChar+0x6ea>
 800660c:	20000750 	.word	0x20000750
 8006610:	cfff3fff 	.word	0xcfff3fff
 8006614:	20000760 	.word	0x20000760

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8006618:	4b97      	ldr	r3, [pc, #604]	; (8006878 <WriteChar+0x6f4>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	085b      	lsrs	r3, r3, #1
 800661e:	065b      	lsls	r3, r3, #25
 8006620:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006624:	4b94      	ldr	r3, [pc, #592]	; (8006878 <WriteChar+0x6f4>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	089b      	lsrs	r3, r3, #2
 800662a:	061b      	lsls	r3, r3, #24
 800662c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006630:	4313      	orrs	r3, r2
 8006632:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800663a:	2100      	movs	r1, #0
 800663c:	488f      	ldr	r0, [pc, #572]	; (800687c <WriteChar+0x6f8>)
 800663e:	f7fc fe71 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006642:	4b8d      	ldr	r3, [pc, #564]	; (8006878 <WriteChar+0x6f4>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	00db      	lsls	r3, r3, #3
 8006648:	f003 0208 	and.w	r2, r3, #8
 800664c:	4b8a      	ldr	r3, [pc, #552]	; (8006878 <WriteChar+0x6f4>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	08db      	lsrs	r3, r3, #3
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f06f 020c 	mvn.w	r2, #12
 8006662:	2101      	movs	r1, #1
 8006664:	4885      	ldr	r0, [pc, #532]	; (800687c <WriteChar+0x6f8>)
 8006666:	f7fc fe5d 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800666a:	4b83      	ldr	r3, [pc, #524]	; (8006878 <WriteChar+0x6f4>)
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	085b      	lsrs	r3, r3, #1
 8006670:	065b      	lsls	r3, r3, #25
 8006672:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006676:	4b80      	ldr	r3, [pc, #512]	; (8006878 <WriteChar+0x6f4>)
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	089b      	lsrs	r3, r3, #2
 800667c:	061b      	lsls	r3, r3, #24
 800667e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006682:	4313      	orrs	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800668c:	2102      	movs	r1, #2
 800668e:	487b      	ldr	r0, [pc, #492]	; (800687c <WriteChar+0x6f8>)
 8006690:	f7fc fe48 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006694:	4b78      	ldr	r3, [pc, #480]	; (8006878 <WriteChar+0x6f4>)
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	00db      	lsls	r3, r3, #3
 800669a:	f003 0208 	and.w	r2, r3, #8
 800669e:	4b76      	ldr	r3, [pc, #472]	; (8006878 <WriteChar+0x6f4>)
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	08db      	lsrs	r3, r3, #3
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	4313      	orrs	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f06f 020c 	mvn.w	r2, #12
 80066b4:	2103      	movs	r1, #3
 80066b6:	4871      	ldr	r0, [pc, #452]	; (800687c <WriteChar+0x6f8>)
 80066b8:	f7fc fe34 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80066bc:	4b6e      	ldr	r3, [pc, #440]	; (8006878 <WriteChar+0x6f4>)
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	085b      	lsrs	r3, r3, #1
 80066c2:	065b      	lsls	r3, r3, #25
 80066c4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80066c8:	4b6b      	ldr	r3, [pc, #428]	; (8006878 <WriteChar+0x6f4>)
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	089b      	lsrs	r3, r3, #2
 80066ce:	061b      	lsls	r3, r3, #24
 80066d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80066de:	2104      	movs	r1, #4
 80066e0:	4866      	ldr	r0, [pc, #408]	; (800687c <WriteChar+0x6f8>)
 80066e2:	f7fc fe1f 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80066e6:	4b64      	ldr	r3, [pc, #400]	; (8006878 <WriteChar+0x6f4>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	f003 0208 	and.w	r2, r3, #8
 80066f0:	4b61      	ldr	r3, [pc, #388]	; (8006878 <WriteChar+0x6f4>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	08db      	lsrs	r3, r3, #3
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	4313      	orrs	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f06f 020c 	mvn.w	r2, #12
 8006706:	2105      	movs	r1, #5
 8006708:	485c      	ldr	r0, [pc, #368]	; (800687c <WriteChar+0x6f8>)
 800670a:	f7fc fe0b 	bl	8003324 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800670e:	4b5a      	ldr	r3, [pc, #360]	; (8006878 <WriteChar+0x6f4>)
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	085b      	lsrs	r3, r3, #1
 8006714:	065b      	lsls	r3, r3, #25
 8006716:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800671a:	4b57      	ldr	r3, [pc, #348]	; (8006878 <WriteChar+0x6f4>)
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	089b      	lsrs	r3, r3, #2
 8006720:	061b      	lsls	r3, r3, #24
 8006722:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006726:	4313      	orrs	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8006730:	2106      	movs	r1, #6
 8006732:	4852      	ldr	r0, [pc, #328]	; (800687c <WriteChar+0x6f8>)
 8006734:	f7fc fdf6 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006738:	4b4f      	ldr	r3, [pc, #316]	; (8006878 <WriteChar+0x6f4>)
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	00db      	lsls	r3, r3, #3
 800673e:	f003 0208 	and.w	r2, r3, #8
 8006742:	4b4d      	ldr	r3, [pc, #308]	; (8006878 <WriteChar+0x6f4>)
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	08db      	lsrs	r3, r3, #3
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	f003 0304 	and.w	r3, r3, #4
 800674e:	4313      	orrs	r3, r2
 8006750:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f06f 020c 	mvn.w	r2, #12
 8006758:	2107      	movs	r1, #7
 800675a:	4848      	ldr	r0, [pc, #288]	; (800687c <WriteChar+0x6f8>)
 800675c:	f7fc fde2 	bl	8003324 <HAL_LCD_Write>
      break;
 8006760:	e085      	b.n	800686e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006762:	4b45      	ldr	r3, [pc, #276]	; (8006878 <WriteChar+0x6f4>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	045b      	lsls	r3, r3, #17
 8006768:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800676c:	4b42      	ldr	r3, [pc, #264]	; (8006878 <WriteChar+0x6f4>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	085b      	lsrs	r3, r3, #1
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006778:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800677a:	4b3f      	ldr	r3, [pc, #252]	; (8006878 <WriteChar+0x6f4>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	089b      	lsrs	r3, r3, #2
 8006780:	025b      	lsls	r3, r3, #9
 8006782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006786:	431a      	orrs	r2, r3
 8006788:	4b3b      	ldr	r3, [pc, #236]	; (8006878 <WriteChar+0x6f4>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	08db      	lsrs	r3, r3, #3
 800678e:	069b      	lsls	r3, r3, #26
 8006790:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006794:	4313      	orrs	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4a39      	ldr	r2, [pc, #228]	; (8006880 <WriteChar+0x6fc>)
 800679c:	2100      	movs	r1, #0
 800679e:	4837      	ldr	r0, [pc, #220]	; (800687c <WriteChar+0x6f8>)
 80067a0:	f7fc fdc0 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80067a4:	4b34      	ldr	r3, [pc, #208]	; (8006878 <WriteChar+0x6f4>)
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	045b      	lsls	r3, r3, #17
 80067aa:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80067ae:	4b32      	ldr	r3, [pc, #200]	; (8006878 <WriteChar+0x6f4>)
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	085b      	lsrs	r3, r3, #1
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ba:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80067bc:	4b2e      	ldr	r3, [pc, #184]	; (8006878 <WriteChar+0x6f4>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	089b      	lsrs	r3, r3, #2
 80067c2:	025b      	lsls	r3, r3, #9
 80067c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067c8:	431a      	orrs	r2, r3
 80067ca:	4b2b      	ldr	r3, [pc, #172]	; (8006878 <WriteChar+0x6f4>)
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	08db      	lsrs	r3, r3, #3
 80067d0:	069b      	lsls	r3, r3, #26
 80067d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	4a28      	ldr	r2, [pc, #160]	; (8006880 <WriteChar+0x6fc>)
 80067de:	2102      	movs	r1, #2
 80067e0:	4826      	ldr	r0, [pc, #152]	; (800687c <WriteChar+0x6f8>)
 80067e2:	f7fc fd9f 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80067e6:	4b24      	ldr	r3, [pc, #144]	; (8006878 <WriteChar+0x6f4>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	045b      	lsls	r3, r3, #17
 80067ec:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80067f0:	4b21      	ldr	r3, [pc, #132]	; (8006878 <WriteChar+0x6f4>)
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	085b      	lsrs	r3, r3, #1
 80067f6:	021b      	lsls	r3, r3, #8
 80067f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067fc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80067fe:	4b1e      	ldr	r3, [pc, #120]	; (8006878 <WriteChar+0x6f4>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	089b      	lsrs	r3, r3, #2
 8006804:	025b      	lsls	r3, r3, #9
 8006806:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800680a:	431a      	orrs	r2, r3
 800680c:	4b1a      	ldr	r3, [pc, #104]	; (8006878 <WriteChar+0x6f4>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	08db      	lsrs	r3, r3, #3
 8006812:	069b      	lsls	r3, r3, #26
 8006814:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006818:	4313      	orrs	r3, r2
 800681a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4a18      	ldr	r2, [pc, #96]	; (8006880 <WriteChar+0x6fc>)
 8006820:	2104      	movs	r1, #4
 8006822:	4816      	ldr	r0, [pc, #88]	; (800687c <WriteChar+0x6f8>)
 8006824:	f7fc fd7e 	bl	8003324 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006828:	4b13      	ldr	r3, [pc, #76]	; (8006878 <WriteChar+0x6f4>)
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	045b      	lsls	r3, r3, #17
 800682e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8006832:	4b11      	ldr	r3, [pc, #68]	; (8006878 <WriteChar+0x6f4>)
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	085b      	lsrs	r3, r3, #1
 8006838:	021b      	lsls	r3, r3, #8
 800683a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800683e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8006840:	4b0d      	ldr	r3, [pc, #52]	; (8006878 <WriteChar+0x6f4>)
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	089b      	lsrs	r3, r3, #2
 8006846:	025b      	lsls	r3, r3, #9
 8006848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800684c:	431a      	orrs	r2, r3
 800684e:	4b0a      	ldr	r3, [pc, #40]	; (8006878 <WriteChar+0x6f4>)
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	08db      	lsrs	r3, r3, #3
 8006854:	069b      	lsls	r3, r3, #26
 8006856:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	4a07      	ldr	r2, [pc, #28]	; (8006880 <WriteChar+0x6fc>)
 8006862:	2106      	movs	r1, #6
 8006864:	4805      	ldr	r0, [pc, #20]	; (800687c <WriteChar+0x6f8>)
 8006866:	f7fc fd5d 	bl	8003324 <HAL_LCD_Write>
      break;
 800686a:	e000      	b.n	800686e <WriteChar+0x6ea>

    default:
      break;
 800686c:	bf00      	nop
  }
}
 800686e:	bf00      	nop
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	20000750 	.word	0x20000750
 800687c:	20000760 	.word	0x20000760
 8006880:	fbfdfcff 	.word	0xfbfdfcff

08006884 <ADC_init>:
 */

//ADC handle
#include "adc.h"

void ADC_init(){
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0

	adc1h.Instance = ADC1;
 800688a:	4b2f      	ldr	r3, [pc, #188]	; (8006948 <ADC_init+0xc4>)
 800688c:	4a2f      	ldr	r2, [pc, #188]	; (800694c <ADC_init+0xc8>)
 800688e:	601a      	str	r2, [r3, #0]
	adc1h.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;//
 8006890:	4b2d      	ldr	r3, [pc, #180]	; (8006948 <ADC_init+0xc4>)
 8006892:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006896:	605a      	str	r2, [r3, #4]
	adc1h.Init.Resolution = ADC_RESOLUTION_12B;//highest resolution
 8006898:	4b2b      	ldr	r3, [pc, #172]	; (8006948 <ADC_init+0xc4>)
 800689a:	2200      	movs	r2, #0
 800689c:	609a      	str	r2, [r3, #8]
	adc1h.Init.NbrOfConversion = 1; //specify the number of ranks, only 1 channel was chose
 800689e:	4b2a      	ldr	r3, [pc, #168]	; (8006948 <ADC_init+0xc4>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	621a      	str	r2, [r3, #32]
	adc1h.Init.ScanConvMode = ENABLE;
 80068a4:	4b28      	ldr	r3, [pc, #160]	; (8006948 <ADC_init+0xc4>)
 80068a6:	2201      	movs	r2, #1
 80068a8:	611a      	str	r2, [r3, #16]
	adc1h.Init.EOCSelection = ADC_EOC_SINGLE_CONV; //single trigger
 80068aa:	4b27      	ldr	r3, [pc, #156]	; (8006948 <ADC_init+0xc4>)
 80068ac:	2204      	movs	r2, #4
 80068ae:	615a      	str	r2, [r3, #20]
	adc1h.Init.ContinuousConvMode = DISABLE;
 80068b0:	4b25      	ldr	r3, [pc, #148]	; (8006948 <ADC_init+0xc4>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	61da      	str	r2, [r3, #28]
	adc1h.Init.DiscontinuousConvMode = DISABLE;
 80068b6:	4b24      	ldr	r3, [pc, #144]	; (8006948 <ADC_init+0xc4>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	625a      	str	r2, [r3, #36]	; 0x24
	adc1h.Init.ExternalTrigConv =  ADC_EXTERNALTRIG_T4_TRGO; //Timer 4
 80068bc:	4b22      	ldr	r3, [pc, #136]	; (8006948 <ADC_init+0xc4>)
 80068be:	f44f 7240 	mov.w	r2, #768	; 0x300
 80068c2:	62da      	str	r2, [r3, #44]	; 0x2c
	adc1h.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING; //rising triger
 80068c4:	4b20      	ldr	r3, [pc, #128]	; (8006948 <ADC_init+0xc4>)
 80068c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80068ca:	631a      	str	r2, [r3, #48]	; 0x30
	adc1h.Init.DataAlign = ADC_DATAALIGN_RIGHT; //right align
 80068cc:	4b1e      	ldr	r3, [pc, #120]	; (8006948 <ADC_init+0xc4>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	60da      	str	r2, [r3, #12]
	adc1h.Init.DMAContinuousRequests = ENABLE; //continuous mode
 80068d2:	4b1d      	ldr	r3, [pc, #116]	; (8006948 <ADC_init+0xc4>)
 80068d4:	2201      	movs	r2, #1
 80068d6:	635a      	str	r2, [r3, #52]	; 0x34
	adc1h.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN; //overwrite the original data
 80068d8:	4b1b      	ldr	r3, [pc, #108]	; (8006948 <ADC_init+0xc4>)
 80068da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80068de:	639a      	str	r2, [r3, #56]	; 0x38
	//over-sampling disable
	adc1h_channel.Channel = ADC_CHANNEL_8; //channel 8 PA 3
 80068e0:	4b1b      	ldr	r3, [pc, #108]	; (8006950 <ADC_init+0xcc>)
 80068e2:	2208      	movs	r2, #8
 80068e4:	601a      	str	r2, [r3, #0]
	//adc1h_channel.Channel = ADC_CHANNEL_7;//PA2
	adc1h_channel.Rank = ADC_REGULAR_RANK_1;
 80068e6:	4b1a      	ldr	r3, [pc, #104]	; (8006950 <ADC_init+0xcc>)
 80068e8:	2201      	movs	r2, #1
 80068ea:	605a      	str	r2, [r3, #4]
	adc1h_channel.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;//ADC_SAMPLETIME_2CYCLES_5
 80068ec:	4b18      	ldr	r3, [pc, #96]	; (8006950 <ADC_init+0xcc>)
 80068ee:	2200      	movs	r2, #0
 80068f0:	609a      	str	r2, [r3, #8]
	adc1h_channel.SingleDiff = ADC_SINGLE_ENDED; //differ ADC will measure the voltage diff
 80068f2:	4b17      	ldr	r3, [pc, #92]	; (8006950 <ADC_init+0xcc>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	60da      	str	r2, [r3, #12]
	adc1h_channel.OffsetNumber = ADC_OFFSET_NONE;
 80068f8:	4b15      	ldr	r3, [pc, #84]	; (8006950 <ADC_init+0xcc>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	611a      	str	r2, [r3, #16]
	adc1h_channel.Offset = 0x000;
 80068fe:	4b14      	ldr	r3, [pc, #80]	; (8006950 <ADC_init+0xcc>)
 8006900:	2200      	movs	r2, #0
 8006902:	615a      	str	r2, [r3, #20]

	//enable the ADC synchronous clock
	__HAL_RCC_ADC_CLK_ENABLE();
 8006904:	4a13      	ldr	r2, [pc, #76]	; (8006954 <ADC_init+0xd0>)
 8006906:	4b13      	ldr	r3, [pc, #76]	; (8006954 <ADC_init+0xd0>)
 8006908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800690a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800690e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006910:	4b10      	ldr	r3, [pc, #64]	; (8006954 <ADC_init+0xd0>)
 8006912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006918:	607b      	str	r3, [r7, #4]
 800691a:	687b      	ldr	r3, [r7, #4]

	HAL_ADC_Init(&adc1h);
 800691c:	480a      	ldr	r0, [pc, #40]	; (8006948 <ADC_init+0xc4>)
 800691e:	f7fa fbbd 	bl	800109c <HAL_ADC_Init>

	HAL_ADC_ConfigChannel(&adc1h, &adc1h_channel);
 8006922:	490b      	ldr	r1, [pc, #44]	; (8006950 <ADC_init+0xcc>)
 8006924:	4808      	ldr	r0, [pc, #32]	; (8006948 <ADC_init+0xc4>)
 8006926:	f7fb fa71 	bl	8001e0c <HAL_ADC_ConfigChannel>

	HAL_NVIC_SetPriority(ADC1_IRQn, 7, 0);
 800692a:	2200      	movs	r2, #0
 800692c:	2107      	movs	r1, #7
 800692e:	2012      	movs	r0, #18
 8006930:	f7fc fa1e 	bl	8002d70 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8006934:	2012      	movs	r0, #18
 8006936:	f7fc fa37 	bl	8002da8 <HAL_NVIC_EnableIRQ>

	ADCcounter = 0;
 800693a:	4b07      	ldr	r3, [pc, #28]	; (8006958 <ADC_init+0xd4>)
 800693c:	2200      	movs	r2, #0
 800693e:	601a      	str	r2, [r3, #0]

}
 8006940:	bf00      	nop
 8006942:	3708      	adds	r7, #8
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	200017a4 	.word	0x200017a4
 800694c:	50040000 	.word	0x50040000
 8006950:	20001850 	.word	0x20001850
 8006954:	40021000 	.word	0x40021000
 8006958:	2000184c 	.word	0x2000184c

0800695c <ADC1_2_IRQHandler>:

// Every time ADC1 have interrupt call this function
void ADC1_IRQHandler(){
 800695c:	b590      	push	{r4, r7, lr}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0

	ADCcounter ++;
 8006962:	4b3d      	ldr	r3, [pc, #244]	; (8006a58 <ADC1_2_IRQHandler+0xfc>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3301      	adds	r3, #1
 8006968:	4a3b      	ldr	r2, [pc, #236]	; (8006a58 <ADC1_2_IRQHandler+0xfc>)
 800696a:	6013      	str	r3, [r2, #0]

	ADCvalue[ADCcounter] = HAL_ADC_GetValue(&adc1h);
 800696c:	4b3a      	ldr	r3, [pc, #232]	; (8006a58 <ADC1_2_IRQHandler+0xfc>)
 800696e:	681c      	ldr	r4, [r3, #0]
 8006970:	483a      	ldr	r0, [pc, #232]	; (8006a5c <ADC1_2_IRQHandler+0x100>)
 8006972:	f7fa ffdc 	bl	800192e <HAL_ADC_GetValue>
 8006976:	4602      	mov	r2, r0
 8006978:	4b39      	ldr	r3, [pc, #228]	; (8006a60 <ADC1_2_IRQHandler+0x104>)
 800697a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	//ADCvalue[ADCcounter] = 4096 * sin(ADCcounter*1600*2*3.14/40000);// test signal
	//ADCvalue[ADCcounter] = 10;

	if(ADCcounter == 1024){
 800697e:	4b36      	ldr	r3, [pc, #216]	; (8006a58 <ADC1_2_IRQHandler+0xfc>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006986:	d160      	bne.n	8006a4a <ADC1_2_IRQHandler+0xee>
		for (count = 1; count <= 1024; count ++ ){
 8006988:	4b36      	ldr	r3, [pc, #216]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 800698a:	2201      	movs	r2, #1
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	e03e      	b.n	8006a0e <ADC1_2_IRQHandler+0xb2>
			ADCvalue_float[count] = (float) ADCvalue[count];
 8006990:	4b34      	ldr	r3, [pc, #208]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a33      	ldr	r2, [pc, #204]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 8006996:	6812      	ldr	r2, [r2, #0]
 8006998:	4931      	ldr	r1, [pc, #196]	; (8006a60 <ADC1_2_IRQHandler+0x104>)
 800699a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800699e:	ee07 2a90 	vmov	s15, r2
 80069a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069a6:	4a30      	ldr	r2, [pc, #192]	; (8006a68 <ADC1_2_IRQHandler+0x10c>)
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	edc3 7a00 	vstr	s15, [r3]

			ADCdata = ADCvalue_float[count];
 80069b0:	4b2c      	ldr	r3, [pc, #176]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a2c      	ldr	r2, [pc, #176]	; (8006a68 <ADC1_2_IRQHandler+0x10c>)
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	4413      	add	r3, r2
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a2b      	ldr	r2, [pc, #172]	; (8006a6c <ADC1_2_IRQHandler+0x110>)
 80069be:	6013      	str	r3, [r2, #0]
			uint8_t str[20] ={0};
 80069c0:	1d3b      	adds	r3, r7, #4
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	605a      	str	r2, [r3, #4]
 80069c8:	609a      	str	r2, [r3, #8]
 80069ca:	60da      	str	r2, [r3, #12]
 80069cc:	611a      	str	r2, [r3, #16]
			uint8_t nCh = '\n';
 80069ce:	230a      	movs	r3, #10
 80069d0:	70fb      	strb	r3, [r7, #3]
			sprintf(str, "%f", ADCdata);
 80069d2:	4b26      	ldr	r3, [pc, #152]	; (8006a6c <ADC1_2_IRQHandler+0x110>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7f9 fe16 	bl	8000608 <__aeabi_f2d>
 80069dc:	4603      	mov	r3, r0
 80069de:	460c      	mov	r4, r1
 80069e0:	1d38      	adds	r0, r7, #4
 80069e2:	461a      	mov	r2, r3
 80069e4:	4623      	mov	r3, r4
 80069e6:	4922      	ldr	r1, [pc, #136]	; (8006a70 <ADC1_2_IRQHandler+0x114>)
 80069e8:	f002 fb88 	bl	80090fc <sprintf>

			HAL_UART_Transmit(&huart2, str, 10, 100); //float: 10 integer: 4
 80069ec:	1d39      	adds	r1, r7, #4
 80069ee:	2364      	movs	r3, #100	; 0x64
 80069f0:	220a      	movs	r2, #10
 80069f2:	4820      	ldr	r0, [pc, #128]	; (8006a74 <ADC1_2_IRQHandler+0x118>)
 80069f4:	f7fe fc27 	bl	8005246 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, &nCh, 1, 100);
 80069f8:	1cf9      	adds	r1, r7, #3
 80069fa:	2364      	movs	r3, #100	; 0x64
 80069fc:	2201      	movs	r2, #1
 80069fe:	481d      	ldr	r0, [pc, #116]	; (8006a74 <ADC1_2_IRQHandler+0x118>)
 8006a00:	f7fe fc21 	bl	8005246 <HAL_UART_Transmit>
		for (count = 1; count <= 1024; count ++ ){
 8006a04:	4b17      	ldr	r3, [pc, #92]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	4a16      	ldr	r2, [pc, #88]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 8006a0c:	6013      	str	r3, [r2, #0]
 8006a0e:	4b15      	ldr	r3, [pc, #84]	; (8006a64 <ADC1_2_IRQHandler+0x108>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a16:	ddbb      	ble.n	8006990 <ADC1_2_IRQHandler+0x34>

		}

		HAL_ADC_Stop_IT(&adc1h);
 8006a18:	4810      	ldr	r0, [pc, #64]	; (8006a5c <ADC1_2_IRQHandler+0x100>)
 8006a1a:	f7fa ff4b 	bl	80018b4 <HAL_ADC_Stop_IT>

		ADCspeed = ADC_speedCalculation(ADCvalue_float);
 8006a1e:	4812      	ldr	r0, [pc, #72]	; (8006a68 <ADC1_2_IRQHandler+0x10c>)
 8006a20:	f000 fdb2 	bl	8007588 <ADC_speedCalculation>
 8006a24:	4602      	mov	r2, r0
 8006a26:	4b14      	ldr	r3, [pc, #80]	; (8006a78 <ADC1_2_IRQHandler+0x11c>)
 8006a28:	601a      	str	r2, [r3, #0]

		changeUnit();
 8006a2a:	f000 fa7d 	bl	8006f28 <changeUnit>
		displayUnit(ADCspeed, unit);
 8006a2e:	4b12      	ldr	r3, [pc, #72]	; (8006a78 <ADC1_2_IRQHandler+0x11c>)
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	4b12      	ldr	r3, [pc, #72]	; (8006a7c <ADC1_2_IRQHandler+0x120>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4619      	mov	r1, r3
 8006a38:	4610      	mov	r0, r2
 8006a3a:	f000 fac1 	bl	8006fc0 <displayUnit>



		HAL_ADC_Start_IT(&adc1h);
 8006a3e:	4807      	ldr	r0, [pc, #28]	; (8006a5c <ADC1_2_IRQHandler+0x100>)
 8006a40:	f7fa fdfc 	bl	800163c <HAL_ADC_Start_IT>
		ADCcounter = 0;
 8006a44:	4b04      	ldr	r3, [pc, #16]	; (8006a58 <ADC1_2_IRQHandler+0xfc>)
 8006a46:	2200      	movs	r2, #0
 8006a48:	601a      	str	r2, [r3, #0]
	}

	HAL_ADC_IRQHandler(&adc1h); //clear flag
 8006a4a:	4804      	ldr	r0, [pc, #16]	; (8006a5c <ADC1_2_IRQHandler+0x100>)
 8006a4c:	f7fa ff7c 	bl	8001948 <HAL_ADC_IRQHandler>

}
 8006a50:	bf00      	nop
 8006a52:	371c      	adds	r7, #28
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd90      	pop	{r4, r7, pc}
 8006a58:	2000184c 	.word	0x2000184c
 8006a5c:	200017a4 	.word	0x200017a4
 8006a60:	200018e8 	.word	0x200018e8
 8006a64:	20001868 	.word	0x20001868
 8006a68:	200007a0 	.word	0x200007a0
 8006a6c:	200017a0 	.word	0x200017a0
 8006a70:	0800cd08 	.word	0x0800cd08
 8006a74:	2000186c 	.word	0x2000186c
 8006a78:	2000079c 	.word	0x2000079c
 8006a7c:	200018e4 	.word	0x200018e4

08006a80 <ADC_GPIO_Init>:


void ADC_GPIO_Init()
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b08a      	sub	sp, #40	; 0x28
 8006a84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef Pinconf;

	//Pinconf.Pin = GPIO_PIN_2;// PA 2
	Pinconf.Pin = GPIO_PIN_3; // PA 3
 8006a86:	2308      	movs	r3, #8
 8006a88:	617b      	str	r3, [r7, #20]
	Pinconf.Mode = GPIO_MODE_ANALOG_ADC_CONTROL; //ADC conversion
 8006a8a:	230b      	movs	r3, #11
 8006a8c:	61bb      	str	r3, [r7, #24]
	Pinconf.Pull = GPIO_NOPULL;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	61fb      	str	r3, [r7, #28]
	Pinconf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a92:	2303      	movs	r3, #3
 8006a94:	623b      	str	r3, [r7, #32]
	Pinconf.Alternate = 0;
 8006a96:	2300      	movs	r3, #0
 8006a98:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &Pinconf);
 8006a9a:	f107 0314 	add.w	r3, r7, #20
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006aa4:	f7fc f99c 	bl	8002de0 <HAL_GPIO_Init>

	GPIO_InitTypeDef LED2conf;

	LED2conf.Pin = GPIO_PIN_2;
 8006aa8:	2304      	movs	r3, #4
 8006aaa:	603b      	str	r3, [r7, #0]
	LED2conf.Mode = GPIO_MODE_OUTPUT_PP;
 8006aac:	2301      	movs	r3, #1
 8006aae:	607b      	str	r3, [r7, #4]
	LED2conf.Pull = GPIO_NOPULL;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	60bb      	str	r3, [r7, #8]
	LED2conf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	60fb      	str	r3, [r7, #12]
	LED2conf.Alternate = 0;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &LED2conf);
 8006abc:	463b      	mov	r3, r7
 8006abe:	4619      	mov	r1, r3
 8006ac0:	4803      	ldr	r0, [pc, #12]	; (8006ad0 <ADC_GPIO_Init+0x50>)
 8006ac2:	f7fc f98d 	bl	8002de0 <HAL_GPIO_Init>


}
 8006ac6:	bf00      	nop
 8006ac8:	3728      	adds	r7, #40	; 0x28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	48000400 	.word	0x48000400

08006ad4 <TIM4_Init>:


void TIM4_Init(){
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
	//Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
	//Timer4Handle.Init.ClockDivision = 0;
	//sampling frequency is 3200 > 2*1600, 4000000/3200= 1250
	//Timer4Handle.Init.Period = 50;
	//Timer4Handle.Init.Prescaler = 25;
	Timer4Handle.Instance = TIM4;
 8006ada:	4b17      	ldr	r3, [pc, #92]	; (8006b38 <TIM4_Init+0x64>)
 8006adc:	4a17      	ldr	r2, [pc, #92]	; (8006b3c <TIM4_Init+0x68>)
 8006ade:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ae0:	4b15      	ldr	r3, [pc, #84]	; (8006b38 <TIM4_Init+0x64>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 8006ae6:	4b14      	ldr	r3, [pc, #80]	; (8006b38 <TIM4_Init+0x64>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Period = 200; //200
 8006aec:	4b12      	ldr	r3, [pc, #72]	; (8006b38 <TIM4_Init+0x64>)
 8006aee:	22c8      	movs	r2, #200	; 0xc8
 8006af0:	60da      	str	r2, [r3, #12]
	Timer4Handle.Init.Prescaler = 10;	//10
 8006af2:	4b11      	ldr	r3, [pc, #68]	; (8006b38 <TIM4_Init+0x64>)
 8006af4:	220a      	movs	r2, #10
 8006af6:	605a      	str	r2, [r3, #4]

	TIM_MasterConfigTypeDef TIM_TRGO_Config;
	TIM_TRGO_Config.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006af8:	2320      	movs	r3, #32
 8006afa:	607b      	str	r3, [r7, #4]
	TIM_TRGO_Config.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006afc:	2300      	movs	r3, #0
 8006afe:	60fb      	str	r3, [r7, #12]

	__HAL_RCC_TIM4_CLK_ENABLE();
 8006b00:	4a0f      	ldr	r2, [pc, #60]	; (8006b40 <TIM4_Init+0x6c>)
 8006b02:	4b0f      	ldr	r3, [pc, #60]	; (8006b40 <TIM4_Init+0x6c>)
 8006b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b06:	f043 0304 	orr.w	r3, r3, #4
 8006b0a:	6593      	str	r3, [r2, #88]	; 0x58
 8006b0c:	4b0c      	ldr	r3, [pc, #48]	; (8006b40 <TIM4_Init+0x6c>)
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	603b      	str	r3, [r7, #0]
 8006b16:	683b      	ldr	r3, [r7, #0]

	HAL_TIM_Base_Init(&Timer4Handle);
 8006b18:	4807      	ldr	r0, [pc, #28]	; (8006b38 <TIM4_Init+0x64>)
 8006b1a:	f7fe f829 	bl	8004b70 <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&Timer4Handle, &TIM_TRGO_Config);
 8006b1e:	1d3b      	adds	r3, r7, #4
 8006b20:	4619      	mov	r1, r3
 8006b22:	4805      	ldr	r0, [pc, #20]	; (8006b38 <TIM4_Init+0x64>)
 8006b24:	f7fe fa5e 	bl	8004fe4 <HAL_TIMEx_MasterConfigSynchronization>

	HAL_TIM_Base_Start(&Timer4Handle);
 8006b28:	4803      	ldr	r0, [pc, #12]	; (8006b38 <TIM4_Init+0x64>)
 8006b2a:	f7fe f856 	bl	8004bda <HAL_TIM_Base_Start>

}
 8006b2e:	bf00      	nop
 8006b30:	3710      	adds	r7, #16
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	2000180c 	.word	0x2000180c
 8006b3c:	40000800 	.word	0x40000800
 8006b40:	40021000 	.word	0x40021000

08006b44 <Error_Handler>:
#include "stm32l476g_discovery.h"


/* Called in case of an error */
void Error_Handler(void)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	af00      	add	r7, sp, #0
    BSP_LED_Init(LED_RED);
 8006b48:	2000      	movs	r0, #0
 8006b4a:	f7ff f87d 	bl	8005c48 <BSP_LED_Init>
    BSP_LED_Init(LED_GREEN);
 8006b4e:	2001      	movs	r0, #1
 8006b50:	f7ff f87a 	bl	8005c48 <BSP_LED_Init>
    BSP_LED_On(LED_RED);
 8006b54:	2000      	movs	r0, #0
 8006b56:	f7ff f8c5 	bl	8005ce4 <BSP_LED_On>
    BSP_LED_Off(LED_GREEN);
 8006b5a:	2001      	movs	r0, #1
 8006b5c:	f7ff f8dc 	bl	8005d18 <BSP_LED_Off>

    while(1);
 8006b60:	e7fe      	b.n	8006b60 <Error_Handler+0x1c>
	...

08006b64 <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b098      	sub	sp, #96	; 0x60
 8006b68:	af00      	add	r7, sp, #0
  /* oscillator and clocks configs */
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006b6a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006b6e:	2200      	movs	r2, #0
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	605a      	str	r2, [r3, #4]
 8006b74:	609a      	str	r2, [r3, #8]
 8006b76:	60da      	str	r2, [r3, #12]
 8006b78:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006b7a:	f107 0308 	add.w	r3, r7, #8
 8006b7e:	2244      	movs	r2, #68	; 0x44
 8006b80:	2100      	movs	r1, #0
 8006b82:	4618      	mov	r0, r3
 8006b84:	f002 fa95 	bl	80090b2 <memset>
  /* The voltage scaling allows optimising the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b88:	4a29      	ldr	r2, [pc, #164]	; (8006c30 <SystemClock_Config+0xcc>)
 8006b8a:	4b29      	ldr	r3, [pc, #164]	; (8006c30 <SystemClock_Config+0xcc>)
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b92:	6593      	str	r3, [r2, #88]	; 0x58
 8006b94:	4b26      	ldr	r3, [pc, #152]	; (8006c30 <SystemClock_Config+0xcc>)
 8006b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b9c:	607b      	str	r3, [r7, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]

  if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006ba0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006ba4:	f7fc fcea 	bl	800357c <HAL_PWREx_ControlVoltageScaling>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d001      	beq.n	8006bb2 <SystemClock_Config+0x4e>
  {
    /* Initialisation Error */
    Error_Handler();
 8006bae:	f7ff ffc9 	bl	8006b44 <Error_Handler>
  }

  /* Disable Power Control clock */
  __HAL_RCC_PWR_CLK_DISABLE();
 8006bb2:	4a1f      	ldr	r2, [pc, #124]	; (8006c30 <SystemClock_Config+0xcc>)
 8006bb4:	4b1e      	ldr	r3, [pc, #120]	; (8006c30 <SystemClock_Config+0xcc>)
 8006bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bbc:	6593      	str	r3, [r2, #88]	; 0x58

  /* 80 Mhz from PLL with MSI 8Mhz as source clock */
  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006bbe:	2310      	movs	r3, #16
 8006bc0:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;   /* 8 Mhz */
 8006bc6:	2370      	movs	r3, #112	; 0x70
 8006bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006bce:	2302      	movs	r3, #2
 8006bd0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 20;
 8006bda:	2314      	movs	r3, #20
 8006bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006bde:	2302      	movs	r3, #2
 8006be0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 7;
 8006be2:	2307      	movs	r3, #7
 8006be4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006be6:	2304      	movs	r3, #4
 8006be8:	647b      	str	r3, [r7, #68]	; 0x44
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006bea:	f107 0308 	add.w	r3, r7, #8
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7fc fd1a 	bl	8003628 <HAL_RCC_OscConfig>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <SystemClock_Config+0x9a>
  {
    /* Initialisation Error */
    Error_Handler();
 8006bfa:	f7ff ffa3 	bl	8006b44 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8006bfe:	230f      	movs	r3, #15
 8006c00:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006c02:	2303      	movs	r3, #3
 8006c04:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006c06:	2300      	movs	r3, #0
 8006c08:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006c12:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006c16:	2104      	movs	r1, #4
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7fd f867 	bl	8003cec <HAL_RCC_ClockConfig>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d001      	beq.n	8006c28 <SystemClock_Config+0xc4>
  {
    /* Initialisation Error */
    Error_Handler();
 8006c24:	f7ff ff8e 	bl	8006b44 <Error_Handler>
  }
}
 8006c28:	bf00      	nop
 8006c2a:	3760      	adds	r7, #96	; 0x60
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	40021000 	.word	0x40021000

08006c34 <COMP1_Init>:
uint16_t timewindowHZ = 1; //1 Hz
int comp_velocity_int = 0;


void COMP1_Init(void)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0

  //HAL_COMP_MspInit();
  hcomp1.Instance = COMP1;
 8006c3a:	4b1d      	ldr	r3, [pc, #116]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c3c:	4a1d      	ldr	r2, [pc, #116]	; (8006cb4 <COMP1_Init+0x80>)
 8006c3e:	601a      	str	r2, [r3, #0]
  hcomp1.State = HAL_COMP_STATE_READY;
 8006c40:	4b1b      	ldr	r3, [pc, #108]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT; // Comparator inverting input connected to VrefInt
 8006c48:	4b19      	ldr	r3, [pc, #100]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c4a:	4a1b      	ldr	r2, [pc, #108]	; (8006cb8 <COMP1_Init+0x84>)
 8006c4c:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2; // non-inverting input connected to PB2 for COMP1;
 8006c4e:	4b18      	ldr	r3, [pc, #96]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c50:	2280      	movs	r2, #128	; 0x80
 8006c52:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8006c54:	4b16      	ldr	r3, [pc, #88]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8006c5a:	4b15      	ldr	r3, [pc, #84]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE; // Comparator output without blanking
 8006c60:	4b13      	ldr	r3, [pc, #76]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED; // propagation delay and power consumption (refer to the data sheet), set the power and speed
 8006c66:	4b12      	ldr	r3, [pc, #72]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE; // Comparators instances pair COMP1 and COMP2 are independent
 8006c6c:	4b10      	ldr	r3, [pc, #64]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING; // Set the comparator output triggering External Interrupt Line, Comparator output triggering External Interrupt Line event with interruption, on rising edge
 8006c72:	4b0f      	ldr	r3, [pc, #60]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c74:	2211      	movs	r2, #17
 8006c76:	621a      	str	r2, [r3, #32]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c78:	4a10      	ldr	r2, [pc, #64]	; (8006cbc <COMP1_Init+0x88>)
 8006c7a:	4b10      	ldr	r3, [pc, #64]	; (8006cbc <COMP1_Init+0x88>)
 8006c7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c7e:	f043 0301 	orr.w	r3, r3, #1
 8006c82:	6613      	str	r3, [r2, #96]	; 0x60
 8006c84:	4b0d      	ldr	r3, [pc, #52]	; (8006cbc <COMP1_Init+0x88>)
 8006c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c88:	f003 0301 	and.w	r3, r3, #1
 8006c8c:	607b      	str	r3, [r7, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]

  HAL_COMP_Init(&hcomp1);
 8006c90:	4807      	ldr	r0, [pc, #28]	; (8006cb0 <COMP1_Init+0x7c>)
 8006c92:	f7fb fe3d 	bl	8002910 <HAL_COMP_Init>


  //configure interrupt
  HAL_NVIC_SetPriority(COMP_IRQn, 7, 0);
 8006c96:	2200      	movs	r2, #0
 8006c98:	2107      	movs	r1, #7
 8006c9a:	2040      	movs	r0, #64	; 0x40
 8006c9c:	f7fc f868 	bl	8002d70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(COMP_IRQn);
 8006ca0:	2040      	movs	r0, #64	; 0x40
 8006ca2:	f7fc f881 	bl	8002da8 <HAL_NVIC_EnableIRQ>
}
 8006ca6:	bf00      	nop
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	20002928 	.word	0x20002928
 8006cb4:	40010200 	.word	0x40010200
 8006cb8:	00800030 	.word	0x00800030
 8006cbc:	40021000 	.word	0x40021000

08006cc0 <COMP_GPIO_Init>:

void COMP_GPIO_Init(){
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef PinconfComp;

	PinconfComp.Pin = GPIO_PIN_2;
 8006cc6:	2304      	movs	r3, #4
 8006cc8:	607b      	str	r3, [r7, #4]
	PinconfComp.Mode = GPIO_MODE_ANALOG;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	60bb      	str	r3, [r7, #8]
	PinconfComp.Pull = GPIO_NOPULL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60fb      	str	r3, [r7, #12]
	PinconfComp.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	613b      	str	r3, [r7, #16]
	PinconfComp.Alternate = 0;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &PinconfComp);
 8006cda:	1d3b      	adds	r3, r7, #4
 8006cdc:	4619      	mov	r1, r3
 8006cde:	4803      	ldr	r0, [pc, #12]	; (8006cec <COMP_GPIO_Init+0x2c>)
 8006ce0:	f7fc f87e 	bl	8002de0 <HAL_GPIO_Init>
	LED2conf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	LED2conf.Alternate = 0;
	HAL_GPIO_Init(GPIOB, &LED2conf);
	****/

}
 8006ce4:	bf00      	nop
 8006ce6:	3718      	adds	r7, #24
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	48000400 	.word	0x48000400

08006cf0 <timer3Config>:



void timer3Config(void)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
	Timer3Handle.Instance = TIM3;
 8006cf6:	4b17      	ldr	r3, [pc, #92]	; (8006d54 <timer3Config+0x64>)
 8006cf8:	4a17      	ldr	r2, [pc, #92]	; (8006d58 <timer3Config+0x68>)
 8006cfa:	601a      	str	r2, [r3, #0]
	Timer3Handle.Init.Period = 40000;
 8006cfc:	4b15      	ldr	r3, [pc, #84]	; (8006d54 <timer3Config+0x64>)
 8006cfe:	f649 4240 	movw	r2, #40000	; 0x9c40
 8006d02:	60da      	str	r2, [r3, #12]
	Timer3Handle.Init.Prescaler = 2000;
 8006d04:	4b13      	ldr	r3, [pc, #76]	; (8006d54 <timer3Config+0x64>)
 8006d06:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006d0a:	605a      	str	r2, [r3, #4]
	Timer3Handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d0c:	4b11      	ldr	r3, [pc, #68]	; (8006d54 <timer3Config+0x64>)
 8006d0e:	2200      	movs	r2, #0
 8006d10:	611a      	str	r2, [r3, #16]
	Timer3Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d12:	4b10      	ldr	r3, [pc, #64]	; (8006d54 <timer3Config+0x64>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	609a      	str	r2, [r3, #8]

	__HAL_RCC_TIM3_CLK_ENABLE();
 8006d18:	4a10      	ldr	r2, [pc, #64]	; (8006d5c <timer3Config+0x6c>)
 8006d1a:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <timer3Config+0x6c>)
 8006d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d1e:	f043 0302 	orr.w	r3, r3, #2
 8006d22:	6593      	str	r3, [r2, #88]	; 0x58
 8006d24:	4b0d      	ldr	r3, [pc, #52]	; (8006d5c <timer3Config+0x6c>)
 8006d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	607b      	str	r3, [r7, #4]
 8006d2e:	687b      	ldr	r3, [r7, #4]

	HAL_TIM_Base_Init(&Timer3Handle);
 8006d30:	4808      	ldr	r0, [pc, #32]	; (8006d54 <timer3Config+0x64>)
 8006d32:	f7fd ff1d 	bl	8004b70 <HAL_TIM_Base_Init>

    HAL_TIM_Base_Start_IT(&Timer3Handle); //timer will time after this command
 8006d36:	4807      	ldr	r0, [pc, #28]	; (8006d54 <timer3Config+0x64>)
 8006d38:	f7fd ff6a 	bl	8004c10 <HAL_TIM_Base_Start_IT>

	HAL_NVIC_SetPriority(TIM3_IRQn, 8, 0);
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2108      	movs	r1, #8
 8006d40:	201d      	movs	r0, #29
 8006d42:	f7fc f815 	bl	8002d70 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ (TIM3_IRQn);
 8006d46:	201d      	movs	r0, #29
 8006d48:	f7fc f82e 	bl	8002da8 <HAL_NVIC_EnableIRQ>
}
 8006d4c:	bf00      	nop
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	200028e8 	.word	0x200028e8
 8006d58:	40000400 	.word	0x40000400
 8006d5c:	40021000 	.word	0x40021000

08006d60 <COMP_IRQHandler>:


//Comparator i
void COMP_IRQHandler(){
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0

	//static int counter = 0;
	comp_counter ++;
 8006d64:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <COMP_IRQHandler+0x1c>)
 8006d66:	881b      	ldrh	r3, [r3, #0]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	4b03      	ldr	r3, [pc, #12]	; (8006d7c <COMP_IRQHandler+0x1c>)
 8006d6e:	801a      	strh	r2, [r3, #0]
	HAL_COMP_IRQHandler(&hcomp1); //Clear the flag
 8006d70:	4803      	ldr	r0, [pc, #12]	; (8006d80 <COMP_IRQHandler+0x20>)
 8006d72:	f7fb ff13 	bl	8002b9c <HAL_COMP_IRQHandler>
}
 8006d76:	bf00      	nop
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	200006c4 	.word	0x200006c4
 8006d80:	20002928 	.word	0x20002928

08006d84 <TIM3_IRQHandler>:



//Timer interrupt
void TIM3_IRQHandler(){
 8006d84:	b580      	push	{r7, lr}
 8006d86:	af00      	add	r7, sp, #0

	//HAL_COMP_Stop(&hcomp1);
	Frequecy_Cal();
 8006d88:	f000 f812 	bl	8006db0 <Frequecy_Cal>

	// Comparator Restart
	//HAL_COMP_Start_IT(&hcomp1);

	comp_counter = 0;
 8006d8c:	4b05      	ldr	r3, [pc, #20]	; (8006da4 <TIM3_IRQHandler+0x20>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	801a      	strh	r2, [r3, #0]

	comp_frequency = 0;
 8006d92:	4b05      	ldr	r3, [pc, #20]	; (8006da8 <TIM3_IRQHandler+0x24>)
 8006d94:	2200      	movs	r2, #0
 8006d96:	801a      	strh	r2, [r3, #0]

	//HAL_TIM_Base_Start_IT(&Timer3Handle);

	HAL_TIM_IRQHandler(&Timer3Handle); //Clear the flag
 8006d98:	4804      	ldr	r0, [pc, #16]	; (8006dac <TIM3_IRQHandler+0x28>)
 8006d9a:	f7fd ff54 	bl	8004c46 <HAL_TIM_IRQHandler>
}
 8006d9e:	bf00      	nop
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	200006c4 	.word	0x200006c4
 8006da8:	200006c6 	.word	0x200006c6
 8006dac:	200028e8 	.word	0x200028e8

08006db0 <Frequecy_Cal>:



void Frequecy_Cal(){
 8006db0:	b590      	push	{r4, r7, lr}
 8006db2:	b087      	sub	sp, #28
 8006db4:	af00      	add	r7, sp, #0

	comp_frequency = comp_counter * timewindowHZ;
 8006db6:	4b30      	ldr	r3, [pc, #192]	; (8006e78 <Frequecy_Cal+0xc8>)
 8006db8:	881a      	ldrh	r2, [r3, #0]
 8006dba:	4b30      	ldr	r3, [pc, #192]	; (8006e7c <Frequecy_Cal+0xcc>)
 8006dbc:	881b      	ldrh	r3, [r3, #0]
 8006dbe:	fb12 f303 	smulbb	r3, r2, r3
 8006dc2:	b29a      	uxth	r2, r3
 8006dc4:	4b2e      	ldr	r3, [pc, #184]	; (8006e80 <Frequecy_Cal+0xd0>)
 8006dc6:	801a      	strh	r2, [r3, #0]

	comp_velocity = (float) comp_frequency * 0.0283366 / 2;
 8006dc8:	4b2d      	ldr	r3, [pc, #180]	; (8006e80 <Frequecy_Cal+0xd0>)
 8006dca:	881b      	ldrh	r3, [r3, #0]
 8006dcc:	ee07 3a90 	vmov	s15, r3
 8006dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dd4:	ee17 0a90 	vmov	r0, s15
 8006dd8:	f7f9 fc16 	bl	8000608 <__aeabi_f2d>
 8006ddc:	a324      	add	r3, pc, #144	; (adr r3, 8006e70 <Frequecy_Cal+0xc0>)
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	f7f9 fc65 	bl	80006b0 <__aeabi_dmul>
 8006de6:	4603      	mov	r3, r0
 8006de8:	460c      	mov	r4, r1
 8006dea:	4618      	mov	r0, r3
 8006dec:	4621      	mov	r1, r4
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006df6:	f7f9 fd85 	bl	8000904 <__aeabi_ddiv>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	460c      	mov	r4, r1
 8006dfe:	4618      	mov	r0, r3
 8006e00:	4621      	mov	r1, r4
 8006e02:	f7f9 ff2d 	bl	8000c60 <__aeabi_d2f>
 8006e06:	4602      	mov	r2, r0
 8006e08:	4b1e      	ldr	r3, [pc, #120]	; (8006e84 <Frequecy_Cal+0xd4>)
 8006e0a:	601a      	str	r2, [r3, #0]

	comp_velocity_int = (int) comp_velocity;
 8006e0c:	4b1d      	ldr	r3, [pc, #116]	; (8006e84 <Frequecy_Cal+0xd4>)
 8006e0e:	edd3 7a00 	vldr	s15, [r3]
 8006e12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e16:	ee17 2a90 	vmov	r2, s15
 8006e1a:	4b1b      	ldr	r3, [pc, #108]	; (8006e88 <Frequecy_Cal+0xd8>)
 8006e1c:	601a      	str	r2, [r3, #0]

	changeUnit();
 8006e1e:	f000 f883 	bl	8006f28 <changeUnit>

	displayUnit(comp_velocity_int, 5); //unit = 5 FIXME
 8006e22:	4b19      	ldr	r3, [pc, #100]	; (8006e88 <Frequecy_Cal+0xd8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2105      	movs	r1, #5
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 f8c9 	bl	8006fc0 <displayUnit>

	uint8_t str[20] ={0};
 8006e2e:	1d3b      	adds	r3, r7, #4
 8006e30:	2200      	movs	r2, #0
 8006e32:	601a      	str	r2, [r3, #0]
 8006e34:	605a      	str	r2, [r3, #4]
 8006e36:	609a      	str	r2, [r3, #8]
 8006e38:	60da      	str	r2, [r3, #12]
 8006e3a:	611a      	str	r2, [r3, #16]
	uint8_t nCh = '\n';
 8006e3c:	230a      	movs	r3, #10
 8006e3e:	70fb      	strb	r3, [r7, #3]

	//sprintf(str, "%f", comp_velocity);
	itoa(comp_frequency,str,10);
 8006e40:	4b0f      	ldr	r3, [pc, #60]	; (8006e80 <Frequecy_Cal+0xd0>)
 8006e42:	881b      	ldrh	r3, [r3, #0]
 8006e44:	4618      	mov	r0, r3
 8006e46:	1d3b      	adds	r3, r7, #4
 8006e48:	220a      	movs	r2, #10
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	f001 ff0e 	bl	8008c6c <itoa>
	HAL_UART_Transmit(&huart2, str, 4, 100); // 4 bytes
 8006e50:	1d39      	adds	r1, r7, #4
 8006e52:	2364      	movs	r3, #100	; 0x64
 8006e54:	2204      	movs	r2, #4
 8006e56:	480d      	ldr	r0, [pc, #52]	; (8006e8c <Frequecy_Cal+0xdc>)
 8006e58:	f7fe f9f5 	bl	8005246 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &nCh, 1, 100);
 8006e5c:	1cf9      	adds	r1, r7, #3
 8006e5e:	2364      	movs	r3, #100	; 0x64
 8006e60:	2201      	movs	r2, #1
 8006e62:	480a      	ldr	r0, [pc, #40]	; (8006e8c <Frequecy_Cal+0xdc>)
 8006e64:	f7fe f9ef 	bl	8005246 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, str, 4, 100); // 4 bytes
	HAL_UART_Transmit(&huart2, &nCh, 1, 100);
****/

}
 8006e68:	bf00      	nop
 8006e6a:	371c      	adds	r7, #28
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd90      	pop	{r4, r7, pc}
 8006e70:	091e8cb3 	.word	0x091e8cb3
 8006e74:	3f9d0445 	.word	0x3f9d0445
 8006e78:	200006c4 	.word	0x200006c4
 8006e7c:	20000028 	.word	0x20000028
 8006e80:	200006c6 	.word	0x200006c6
 8006e84:	200006c8 	.word	0x200006c8
 8006e88:	200006cc 	.word	0x200006cc
 8006e8c:	2000186c 	.word	0x2000186c

08006e90 <Button_init>:

#include "display.h"
#include "stm32l476g_discovery_glass_lcd.h"


void Button_init(){
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0

		GPIO_InitTypeDef buttonConf;

		// configuration for button
		buttonConf.Pin = GPIO_PIN_0;
 8006e96:	2301      	movs	r3, #1
 8006e98:	607b      	str	r3, [r7, #4]
		buttonConf.Mode = GPIO_MODE_INPUT;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	60bb      	str	r3, [r7, #8]
		buttonConf.Pull = GPIO_PULLDOWN;
 8006e9e:	2302      	movs	r3, #2
 8006ea0:	60fb      	str	r3, [r7, #12]
		buttonConf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	613b      	str	r3, [r7, #16]
		buttonConf.Alternate = 0;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &buttonConf);
 8006eaa:	1d3b      	adds	r3, r7, #4
 8006eac:	4619      	mov	r1, r3
 8006eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006eb2:	f7fb ff95 	bl	8002de0 <HAL_GPIO_Init>

		buttonConf.Pin = GPIO_PIN_1;
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	607b      	str	r3, [r7, #4]
		buttonConf.Mode = GPIO_MODE_INPUT;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	60bb      	str	r3, [r7, #8]
		buttonConf.Pull = GPIO_PULLDOWN;
 8006ebe:	2302      	movs	r3, #2
 8006ec0:	60fb      	str	r3, [r7, #12]
		buttonConf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	613b      	str	r3, [r7, #16]
		buttonConf.Alternate = 0;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &buttonConf);
 8006eca:	1d3b      	adds	r3, r7, #4
 8006ecc:	4619      	mov	r1, r3
 8006ece:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ed2:	f7fb ff85 	bl	8002de0 <HAL_GPIO_Init>


		buttonConf.Pin = GPIO_PIN_2;
 8006ed6:	2304      	movs	r3, #4
 8006ed8:	607b      	str	r3, [r7, #4]
		buttonConf.Mode = GPIO_MODE_INPUT;
 8006eda:	2300      	movs	r3, #0
 8006edc:	60bb      	str	r3, [r7, #8]
		buttonConf.Pull = GPIO_PULLDOWN;
 8006ede:	2302      	movs	r3, #2
 8006ee0:	60fb      	str	r3, [r7, #12]
		buttonConf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	613b      	str	r3, [r7, #16]
		buttonConf.Alternate = 0;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &buttonConf);
 8006eea:	1d3b      	adds	r3, r7, #4
 8006eec:	4619      	mov	r1, r3
 8006eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ef2:	f7fb ff75 	bl	8002de0 <HAL_GPIO_Init>

		buttonConf.Pin = GPIO_PIN_5;
 8006ef6:	2320      	movs	r3, #32
 8006ef8:	607b      	str	r3, [r7, #4]
		buttonConf.Mode = GPIO_MODE_INPUT;
 8006efa:	2300      	movs	r3, #0
 8006efc:	60bb      	str	r3, [r7, #8]
		buttonConf.Pull = GPIO_PULLDOWN;
 8006efe:	2302      	movs	r3, #2
 8006f00:	60fb      	str	r3, [r7, #12]
		buttonConf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f02:	2303      	movs	r3, #3
 8006f04:	613b      	str	r3, [r7, #16]
		buttonConf.Alternate = 0;
 8006f06:	2300      	movs	r3, #0
 8006f08:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &buttonConf);
 8006f0a:	1d3b      	adds	r3, r7, #4
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f12:	f7fb ff65 	bl	8002de0 <HAL_GPIO_Init>

		// Initial unit
		unit = 0;
 8006f16:	4b03      	ldr	r3, [pc, #12]	; (8006f24 <Button_init+0x94>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	601a      	str	r2, [r3, #0]
}
 8006f1c:	bf00      	nop
 8006f1e:	3718      	adds	r7, #24
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	200018e4 	.word	0x200018e4

08006f28 <changeUnit>:


// Simplified change unit
void changeUnit(){
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==GPIO_PIN_SET){
 8006f2c:	2102      	movs	r1, #2
 8006f2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f32:	f7fc f901 	bl	8003138 <HAL_GPIO_ReadPin>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d103      	bne.n	8006f44 <changeUnit+0x1c>
		unit = 1;
 8006f3c:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <changeUnit+0x40>)
 8006f3e:	2201      	movs	r2, #1
 8006f40:	601a      	str	r2, [r3, #0]
		unit = 2;
	}
	else{
		unit = 0;
	}
}
 8006f42:	e00e      	b.n	8006f62 <changeUnit+0x3a>
	else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==GPIO_PIN_SET){
 8006f44:	2120      	movs	r1, #32
 8006f46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f4a:	f7fc f8f5 	bl	8003138 <HAL_GPIO_ReadPin>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d103      	bne.n	8006f5c <changeUnit+0x34>
		unit = 2;
 8006f54:	4b04      	ldr	r3, [pc, #16]	; (8006f68 <changeUnit+0x40>)
 8006f56:	2202      	movs	r2, #2
 8006f58:	601a      	str	r2, [r3, #0]
}
 8006f5a:	e002      	b.n	8006f62 <changeUnit+0x3a>
		unit = 0;
 8006f5c:	4b02      	ldr	r3, [pc, #8]	; (8006f68 <changeUnit+0x40>)
 8006f5e:	2200      	movs	r2, #0
 8006f60:	601a      	str	r2, [r3, #0]
}
 8006f62:	bf00      	nop
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	200018e4 	.word	0x200018e4

08006f6c <displayValue>:


// Display integer
void displayValue(int a){
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
	char str[5];
	uint8_t string[5];
	itoa(a,str,10);
 8006f74:	f107 0314 	add.w	r3, r7, #20
 8006f78:	220a      	movs	r2, #10
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f001 fe75 	bl	8008c6c <itoa>
	for (int i=0; i<=4; ++i){
 8006f82:	2300      	movs	r3, #0
 8006f84:	61fb      	str	r3, [r7, #28]
 8006f86:	e00d      	b.n	8006fa4 <displayValue+0x38>
		string[i] = (uint8_t)(str[i]);
 8006f88:	f107 0214 	add.w	r2, r7, #20
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	4413      	add	r3, r2
 8006f90:	7819      	ldrb	r1, [r3, #0]
 8006f92:	f107 020c 	add.w	r2, r7, #12
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	4413      	add	r3, r2
 8006f9a:	460a      	mov	r2, r1
 8006f9c:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<=4; ++i){
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	61fb      	str	r3, [r7, #28]
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	ddee      	ble.n	8006f88 <displayValue+0x1c>
	}
	BSP_LCD_GLASS_Clear();
 8006faa:	f7fe ff53 	bl	8005e54 <BSP_LCD_GLASS_Clear>
	BSP_LCD_GLASS_DisplayString(string);
 8006fae:	f107 030c 	add.w	r3, r7, #12
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fe ff20 	bl	8005df8 <BSP_LCD_GLASS_DisplayString>
}
 8006fb8:	bf00      	nop
 8006fba:	3720      	adds	r7, #32
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <displayUnit>:

// Display integer
void displayUnit(int value, int unit){
 8006fc0:	b590      	push	{r4, r7, lr}
 8006fc2:	b08b      	sub	sp, #44	; 0x2c
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
	//int vkph = value*1.61;
	//int vmps = value*0.45;

	int vkph = value * 3.6;
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7f9 fb0a 	bl	80005e4 <__aeabi_i2d>
 8006fd0:	a352      	add	r3, pc, #328	; (adr r3, 800711c <displayUnit+0x15c>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	f7f9 fb6b 	bl	80006b0 <__aeabi_dmul>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	460c      	mov	r4, r1
 8006fde:	4618      	mov	r0, r3
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	f7f9 fe15 	bl	8000c10 <__aeabi_d2iz>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	623b      	str	r3, [r7, #32]
	int vmph = value * 0.447;
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7f9 fafa 	bl	80005e4 <__aeabi_i2d>
 8006ff0:	a34c      	add	r3, pc, #304	; (adr r3, 8007124 <displayUnit+0x164>)
 8006ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff6:	f7f9 fb5b 	bl	80006b0 <__aeabi_dmul>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	460c      	mov	r4, r1
 8006ffe:	4618      	mov	r0, r3
 8007000:	4621      	mov	r1, r4
 8007002:	f7f9 fe05 	bl	8000c10 <__aeabi_d2iz>
 8007006:	4603      	mov	r3, r0
 8007008:	61fb      	str	r3, [r7, #28]
	if ((unit != 0) || (unit != 1) || (unit != 2)){
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d105      	bne.n	800701c <displayUnit+0x5c>
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d102      	bne.n	800701c <displayUnit+0x5c>
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2b02      	cmp	r3, #2
 800701a:	d001      	beq.n	8007020 <displayUnit+0x60>
		unit = 1; //show KPH if unit is invalid
 800701c:	2301      	movs	r3, #1
 800701e:	603b      	str	r3, [r7, #0]
	}
	char character[6] = "MPHKS/";
 8007020:	4a3d      	ldr	r2, [pc, #244]	; (8007118 <displayUnit+0x158>)
 8007022:	f107 0314 	add.w	r3, r7, #20
 8007026:	e892 0003 	ldmia.w	r2, {r0, r1}
 800702a:	6018      	str	r0, [r3, #0]
 800702c:	3304      	adds	r3, #4
 800702e:	8019      	strh	r1, [r3, #0]
	uint8_t ucharacter[6];
	for (int i=0;i<=5;++i){
 8007030:	2300      	movs	r3, #0
 8007032:	627b      	str	r3, [r7, #36]	; 0x24
 8007034:	e00d      	b.n	8007052 <displayUnit+0x92>
		ucharacter[i] = (uint8_t)(character[i]);
 8007036:	f107 0214 	add.w	r2, r7, #20
 800703a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703c:	4413      	add	r3, r2
 800703e:	7819      	ldrb	r1, [r3, #0]
 8007040:	f107 020c 	add.w	r2, r7, #12
 8007044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007046:	4413      	add	r3, r2
 8007048:	460a      	mov	r2, r1
 800704a:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<=5;++i){
 800704c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704e:	3301      	adds	r3, #1
 8007050:	627b      	str	r3, [r7, #36]	; 0x24
 8007052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007054:	2b05      	cmp	r3, #5
 8007056:	ddee      	ble.n	8007036 <displayUnit+0x76>
	}
	if (unit==2){
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	2b02      	cmp	r3, #2
 800705c:	d11a      	bne.n	8007094 <displayUnit+0xd4>
		displayValue(vmph);
 800705e:	69f8      	ldr	r0, [r7, #28]
 8007060:	f7ff ff84 	bl	8006f6c <displayValue>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[0], POINT_OFF, DOUBLEPOINT_OFF, 3);
 8007064:	f107 000c 	add.w	r0, r7, #12
 8007068:	2303      	movs	r3, #3
 800706a:	2200      	movs	r2, #0
 800706c:	2100      	movs	r1, #0
 800706e:	f7fe fea7 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[1], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8007072:	f107 030c 	add.w	r3, r7, #12
 8007076:	1c58      	adds	r0, r3, #1
 8007078:	2304      	movs	r3, #4
 800707a:	2200      	movs	r2, #0
 800707c:	2100      	movs	r1, #0
 800707e:	f7fe fe9f 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[2], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8007082:	f107 030c 	add.w	r3, r7, #12
 8007086:	1c98      	adds	r0, r3, #2
 8007088:	2305      	movs	r3, #5
 800708a:	2200      	movs	r2, #0
 800708c:	2100      	movs	r1, #0
 800708e:	f7fe fe97 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		displayValue(value);
		BSP_LCD_GLASS_DisplayChar(&ucharacter[0], POINT_OFF, DOUBLEPOINT_OFF, 3);
		BSP_LCD_GLASS_DisplayChar(&ucharacter[5], POINT_OFF, DOUBLEPOINT_OFF, 4);
		BSP_LCD_GLASS_DisplayChar(&ucharacter[4], POINT_OFF, DOUBLEPOINT_OFF, 5);
	}
}
 8007092:	e03b      	b.n	800710c <displayUnit+0x14c>
	else if (unit==1){
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d11b      	bne.n	80070d2 <displayUnit+0x112>
		displayValue(vkph);
 800709a:	6a38      	ldr	r0, [r7, #32]
 800709c:	f7ff ff66 	bl	8006f6c <displayValue>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[3], POINT_OFF, DOUBLEPOINT_OFF, 3);
 80070a0:	f107 030c 	add.w	r3, r7, #12
 80070a4:	1cd8      	adds	r0, r3, #3
 80070a6:	2303      	movs	r3, #3
 80070a8:	2200      	movs	r2, #0
 80070aa:	2100      	movs	r1, #0
 80070ac:	f7fe fe88 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[1], POINT_OFF, DOUBLEPOINT_OFF, 4);
 80070b0:	f107 030c 	add.w	r3, r7, #12
 80070b4:	1c58      	adds	r0, r3, #1
 80070b6:	2304      	movs	r3, #4
 80070b8:	2200      	movs	r2, #0
 80070ba:	2100      	movs	r1, #0
 80070bc:	f7fe fe80 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[2], POINT_OFF, DOUBLEPOINT_OFF, 5);
 80070c0:	f107 030c 	add.w	r3, r7, #12
 80070c4:	1c98      	adds	r0, r3, #2
 80070c6:	2305      	movs	r3, #5
 80070c8:	2200      	movs	r2, #0
 80070ca:	2100      	movs	r1, #0
 80070cc:	f7fe fe78 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
}
 80070d0:	e01c      	b.n	800710c <displayUnit+0x14c>
	else if (unit==0){
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d119      	bne.n	800710c <displayUnit+0x14c>
		displayValue(value);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7ff ff47 	bl	8006f6c <displayValue>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[0], POINT_OFF, DOUBLEPOINT_OFF, 3);
 80070de:	f107 000c 	add.w	r0, r7, #12
 80070e2:	2303      	movs	r3, #3
 80070e4:	2200      	movs	r2, #0
 80070e6:	2100      	movs	r1, #0
 80070e8:	f7fe fe6a 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[5], POINT_OFF, DOUBLEPOINT_OFF, 4);
 80070ec:	f107 030c 	add.w	r3, r7, #12
 80070f0:	1d58      	adds	r0, r3, #5
 80070f2:	2304      	movs	r3, #4
 80070f4:	2200      	movs	r2, #0
 80070f6:	2100      	movs	r1, #0
 80070f8:	f7fe fe62 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[4], POINT_OFF, DOUBLEPOINT_OFF, 5);
 80070fc:	f107 030c 	add.w	r3, r7, #12
 8007100:	1d18      	adds	r0, r3, #4
 8007102:	2305      	movs	r3, #5
 8007104:	2200      	movs	r2, #0
 8007106:	2100      	movs	r1, #0
 8007108:	f7fe fe5a 	bl	8005dc0 <BSP_LCD_GLASS_DisplayChar>
}
 800710c:	bf00      	nop
 800710e:	372c      	adds	r7, #44	; 0x2c
 8007110:	46bd      	mov	sp, r7
 8007112:	bd90      	pop	{r4, r7, pc}
 8007114:	f3af 8000 	nop.w
 8007118:	0800cd0c 	.word	0x0800cd0c
 800711c:	cccccccd 	.word	0xcccccccd
 8007120:	400ccccc 	.word	0x400ccccc
 8007124:	e353f7cf 	.word	0xe353f7cf
 8007128:	3fdc9ba5 	.word	0x3fdc9ba5

0800712c <display>:
#include "uart.h"
#include "comp.h"

/*** NEW DESIGN DISPLAY ***/

int display(){
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0

	int value = 100;
 8007132:	2364      	movs	r3, #100	; 0x64
 8007134:	607b      	str	r3, [r7, #4]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8007136:	4a0f      	ldr	r2, [pc, #60]	; (8007174 <display+0x48>)
 8007138:	4b0e      	ldr	r3, [pc, #56]	; (8007174 <display+0x48>)
 800713a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800713c:	f043 0301 	orr.w	r3, r3, #1
 8007140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007142:	4b0c      	ldr	r3, [pc, #48]	; (8007174 <display+0x48>)
 8007144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	603b      	str	r3, [r7, #0]
 800714c:	683b      	ldr	r3, [r7, #0]

	HAL_Init();
 800714e:	f7f9 ff5f 	bl	8001010 <HAL_Init>

	Button_init();
 8007152:	f7ff fe9d 	bl	8006e90 <Button_init>

	BSP_LCD_GLASS_Init();
 8007156:	f7fe fdf9 	bl	8005d4c <BSP_LCD_GLASS_Init>

	BSP_LCD_GLASS_Clear();
 800715a:	f7fe fe7b 	bl	8005e54 <BSP_LCD_GLASS_Clear>


	while(1){
		changeUnit();
 800715e:	f7ff fee3 	bl	8006f28 <changeUnit>
		HAL_Delay(100);
 8007162:	2064      	movs	r0, #100	; 0x64
 8007164:	f7f9 ff7c 	bl	8001060 <HAL_Delay>
		displayUnit(value, 3);
 8007168:	2103      	movs	r1, #3
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7ff ff28 	bl	8006fc0 <displayUnit>
		changeUnit();
 8007170:	e7f5      	b.n	800715e <display+0x32>
 8007172:	bf00      	nop
 8007174:	40021000 	.word	0x40021000

08007178 <ADC>:



/***** ADC main *******/

int ADC(){
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0

	SystemClock_Config(); //80 MHz Clock signal
 800717e:	f7ff fcf1 	bl	8006b64 <SystemClock_Config>

	HAL_Init();
 8007182:	f7f9 ff45 	bl	8001010 <HAL_Init>

	BSP_LCD_GLASS_Init();
 8007186:	f7fe fde1 	bl	8005d4c <BSP_LCD_GLASS_Init>
	Button_init();
 800718a:	f7ff fe81 	bl	8006e90 <Button_init>
	//LCD_Init(); //YL's initial

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800718e:	4a24      	ldr	r2, [pc, #144]	; (8007220 <ADC+0xa8>)
 8007190:	4b23      	ldr	r3, [pc, #140]	; (8007220 <ADC+0xa8>)
 8007192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007194:	f043 0301 	orr.w	r3, r3, #1
 8007198:	64d3      	str	r3, [r2, #76]	; 0x4c
 800719a:	4b21      	ldr	r3, [pc, #132]	; (8007220 <ADC+0xa8>)
 800719c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	60fb      	str	r3, [r7, #12]
 80071a4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80071a6:	4a1e      	ldr	r2, [pc, #120]	; (8007220 <ADC+0xa8>)
 80071a8:	4b1d      	ldr	r3, [pc, #116]	; (8007220 <ADC+0xa8>)
 80071aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071ac:	f043 0302 	orr.w	r3, r3, #2
 80071b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80071b2:	4b1b      	ldr	r3, [pc, #108]	; (8007220 <ADC+0xa8>)
 80071b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071b6:	f003 0302 	and.w	r3, r3, #2
 80071ba:	60bb      	str	r3, [r7, #8]
 80071bc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80071be:	4a18      	ldr	r2, [pc, #96]	; (8007220 <ADC+0xa8>)
 80071c0:	4b17      	ldr	r3, [pc, #92]	; (8007220 <ADC+0xa8>)
 80071c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071c4:	f043 0310 	orr.w	r3, r3, #16
 80071c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80071ca:	4b15      	ldr	r3, [pc, #84]	; (8007220 <ADC+0xa8>)
 80071cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071ce:	f003 0310 	and.w	r3, r3, #16
 80071d2:	607b      	str	r3, [r7, #4]
 80071d4:	687b      	ldr	r3, [r7, #4]

	MX_USART2_UART_Init();
 80071d6:	f000 fb8f 	bl	80078f8 <MX_USART2_UART_Init>
	HAL_UART_MspInit(&huart2);
 80071da:	4812      	ldr	r0, [pc, #72]	; (8007224 <ADC+0xac>)
 80071dc:	f000 fb34 	bl	8007848 <HAL_UART_MspInit>
	ADC_GPIO_Init();
 80071e0:	f7ff fc4e 	bl	8006a80 <ADC_GPIO_Init>
	ADC_init();
 80071e4:	f7ff fb4e 	bl	8006884 <ADC_init>
	TIM4_Init();
 80071e8:	f7ff fc74 	bl	8006ad4 <TIM4_Init>

	BSP_LED_Init(LED_GREEN);
 80071ec:	2001      	movs	r0, #1
 80071ee:	f7fe fd2b 	bl	8005c48 <BSP_LED_Init>

	HAL_ADC_Start_IT(&adc1h);
 80071f2:	480d      	ldr	r0, [pc, #52]	; (8007228 <ADC+0xb0>)
 80071f4:	f7fa fa22 	bl	800163c <HAL_ADC_Start_IT>

	while(1){

		if( HAL_ADC_PollForConversion(&adc1h, 2000) == HAL_TIMEOUT )
 80071f8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80071fc:	480a      	ldr	r0, [pc, #40]	; (8007228 <ADC+0xb0>)
 80071fe:	f7fa f91f 	bl	8001440 <HAL_ADC_PollForConversion>
 8007202:	4603      	mov	r3, r0
 8007204:	2b03      	cmp	r3, #3
 8007206:	d1f7      	bne.n	80071f8 <ADC+0x80>
		{
			BSP_LED_On(LED_GREEN);
 8007208:	2001      	movs	r0, #1
 800720a:	f7fe fd6b 	bl	8005ce4 <BSP_LED_On>
			HAL_Delay(1000);
 800720e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007212:	f7f9 ff25 	bl	8001060 <HAL_Delay>
			BSP_LED_Off(LED_GREEN);
 8007216:	2001      	movs	r0, #1
 8007218:	f7fe fd7e 	bl	8005d18 <BSP_LED_Off>
		if( HAL_ADC_PollForConversion(&adc1h, 2000) == HAL_TIMEOUT )
 800721c:	e7ec      	b.n	80071f8 <ADC+0x80>
 800721e:	bf00      	nop
 8007220:	40021000 	.word	0x40021000
 8007224:	2000186c 	.word	0x2000186c
 8007228:	200017a4 	.word	0x200017a4
 800722c:	00000000 	.word	0x00000000

08007230 <processingMain>:
}
**/

//signal processing

int processingMain(){
 8007230:	b590      	push	{r4, r7, lr}
 8007232:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8007236:	b091      	sub	sp, #68	; 0x44
 8007238:	af00      	add	r7, sp, #0

	HAL_Init();
 800723a:	f7f9 fee9 	bl	8001010 <HAL_Init>
	//__HAL_RCC_GPIOA_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800723e:	4a88      	ldr	r2, [pc, #544]	; (8007460 <processingMain+0x230>)
 8007240:	4b87      	ldr	r3, [pc, #540]	; (8007460 <processingMain+0x230>)
 8007242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007244:	f043 0302 	orr.w	r3, r3, #2
 8007248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800724a:	4b85      	ldr	r3, [pc, #532]	; (8007460 <processingMain+0x230>)
 800724c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800724e:	f003 0202 	and.w	r2, r3, #2
 8007252:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007256:	3b3c      	subs	r3, #60	; 0x3c
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800725e:	3b3c      	subs	r3, #60	; 0x3c
 8007260:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8007262:	4a7f      	ldr	r2, [pc, #508]	; (8007460 <processingMain+0x230>)
 8007264:	4b7e      	ldr	r3, [pc, #504]	; (8007460 <processingMain+0x230>)
 8007266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007268:	f043 0310 	orr.w	r3, r3, #16
 800726c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800726e:	4b7c      	ldr	r3, [pc, #496]	; (8007460 <processingMain+0x230>)
 8007270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007272:	f003 0210 	and.w	r2, r3, #16
 8007276:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800727a:	3b40      	subs	r3, #64	; 0x40
 800727c:	601a      	str	r2, [r3, #0]
 800727e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007282:	3b40      	subs	r3, #64	; 0x40
 8007284:	681b      	ldr	r3, [r3, #0]
	BSP_LED_Init(LED_GREEN);
 8007286:	2001      	movs	r0, #1
 8007288:	f7fe fcde 	bl	8005c48 <BSP_LED_Init>
	BSP_LCD_GLASS_Init();
 800728c:	f7fe fd5e 	bl	8005d4c <BSP_LCD_GLASS_Init>
	BSP_LCD_GLASS_Clear();
 8007290:	f7fe fde0 	bl	8005e54 <BSP_LCD_GLASS_Clear>
	uint32_t maxindex;
	float32_t frequency;
	float32_t speed_ms;
	float32_t speed_mph;
	int speed;
	int i = 0;
 8007294:	2300      	movs	r3, #0
 8007296:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800729a:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800729e:	6013      	str	r3, [r2, #0]
	//int frq = 917;
	//int frq = 500;
	int frq = 1800;
 80072a0:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80072a4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80072a8:	f102 0238 	add.w	r2, r2, #56	; 0x38
 80072ac:	6013      	str	r3, [r2, #0]
	arm_rfft_fast_instance_f32 data;
	data.pTwiddleRFFT = twiddleCoef_rfft_1024;
 80072ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80072b2:	3b38      	subs	r3, #56	; 0x38
 80072b4:	4a6b      	ldr	r2, [pc, #428]	; (8007464 <processingMain+0x234>)
 80072b6:	615a      	str	r2, [r3, #20]
	arm_rfft_fast_init_f32(&data,1024);
 80072b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80072bc:	3b38      	subs	r3, #56	; 0x38
 80072be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 fbd4 	bl	8007a70 <arm_rfft_fast_init_f32>
	//fft_generate_test_data(input, 1024, 978);
	fft_generate_test_data(input, 1024, frq);
 80072c8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80072cc:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	ee07 3a90 	vmov	s15, r3
 80072d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80072da:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 80072de:	3b18      	subs	r3, #24
 80072e0:	eeb0 0a67 	vmov.f32	s0, s15
 80072e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80072e8:	4618      	mov	r0, r3
 80072ea:	f000 f8ed 	bl	80074c8 <fft_generate_test_data>
	arm_rfft_fast_f32(&data, input, output, 0);
 80072ee:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80072f2:	3a18      	subs	r2, #24
 80072f4:	f507 5141 	add.w	r1, r7, #12352	; 0x3040
 80072f8:	3918      	subs	r1, #24
 80072fa:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80072fe:	3838      	subs	r0, #56	; 0x38
 8007300:	2300      	movs	r3, #0
 8007302:	f000 fc39 	bl	8007b78 <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(output, realOutput, 1024);
 8007306:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800730a:	3918      	subs	r1, #24
 800730c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007310:	3b18      	subs	r3, #24
 8007312:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007316:	4618      	mov	r0, r3
 8007318:	f001 f89c 	bl	8008454 <arm_cmplx_mag_f32>
	//special code
	for (i = 0; i < 2; i++ ){
 800731c:	2300      	movs	r3, #0
 800731e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007322:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	e017      	b.n	800735a <processingMain+0x12a>
		realOutput[i] = 0;
 800732a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800732e:	3b18      	subs	r3, #24
 8007330:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007334:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8007338:	6812      	ldr	r2, [r2, #0]
 800733a:	0092      	lsls	r2, r2, #2
 800733c:	4413      	add	r3, r2
 800733e:	f04f 0200 	mov.w	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 2; i++ ){
 8007344:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007348:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3301      	adds	r3, #1
 8007350:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007354:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800735e:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2b01      	cmp	r3, #1
 8007366:	dde0      	ble.n	800732a <processingMain+0xfa>
	}
	realOutput[512] = 0;
 8007368:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800736c:	3b18      	subs	r3, #24
 800736e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007372:	f04f 0200 	mov.w	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
	arm_max_f32(realOutput, 1024, &maxvalue, &maxindex);
 8007378:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800737c:	3b20      	subs	r3, #32
 800737e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8007382:	3a1c      	subs	r2, #28
 8007384:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8007388:	3818      	subs	r0, #24
 800738a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800738e:	f000 fb07 	bl	80079a0 <arm_max_f32>
	frequency = (float32_t)maxindex * 4000 / 1024;
 8007392:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007396:	3b20      	subs	r3, #32
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	ee07 3a90 	vmov	s15, r3
 800739e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8007468 <processingMain+0x238>
 80073a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80073aa:	eddf 6a30 	vldr	s13, [pc, #192]	; 800746c <processingMain+0x23c>
 80073ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80073b2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073b6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80073ba:	edc3 7a00 	vstr	s15, [r3]
	//frequency = (float32_t)maxindex * 2000 / 1024;
	speed_ms = frequency * 300000000 / (2 * 10587000000);
 80073be:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073c2:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80073c6:	edd3 7a00 	vldr	s15, [r3]
 80073ca:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8007470 <processingMain+0x240>
 80073ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80073d2:	eddf 6a28 	vldr	s13, [pc, #160]	; 8007474 <processingMain+0x244>
 80073d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80073da:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073de:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80073e2:	edc3 7a00 	vstr	s15, [r3]
	//speed = (int) speed_ms;
	speed_mph = speed_ms / 0.45;
 80073e6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073ea:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	f7f9 f90a 	bl	8000608 <__aeabi_f2d>
 80073f4:	a318      	add	r3, pc, #96	; (adr r3, 8007458 <processingMain+0x228>)
 80073f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fa:	f7f9 fa83 	bl	8000904 <__aeabi_ddiv>
 80073fe:	4603      	mov	r3, r0
 8007400:	460c      	mov	r4, r1
 8007402:	4618      	mov	r0, r3
 8007404:	4621      	mov	r1, r4
 8007406:	f7f9 fc2b 	bl	8000c60 <__aeabi_d2f>
 800740a:	4603      	mov	r3, r0
 800740c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007410:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007414:	6013      	str	r3, [r2, #0]
	speed = (int) speed_mph;
 8007416:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800741a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800741e:	edd3 7a00 	vldr	s15, [r3]
 8007422:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007426:	ee17 3a90 	vmov	r3, s15
 800742a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800742e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007432:	6013      	str	r3, [r2, #0]
	while(1){
	//unit = changeUnit();
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8007434:	2201      	movs	r2, #1
 8007436:	2104      	movs	r1, #4
 8007438:	480f      	ldr	r0, [pc, #60]	; (8007478 <processingMain+0x248>)
 800743a:	f7fb fe95 	bl	8003168 <HAL_GPIO_WritePin>
	displayUnit(speed, unit);
 800743e:	4b0f      	ldr	r3, [pc, #60]	; (800747c <processingMain+0x24c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4619      	mov	r1, r3
 8007444:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007448:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800744c:	6818      	ldr	r0, [r3, #0]
 800744e:	f7ff fdb7 	bl	8006fc0 <displayUnit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8007452:	e7ef      	b.n	8007434 <processingMain+0x204>
 8007454:	f3af 8000 	nop.w
 8007458:	cccccccd 	.word	0xcccccccd
 800745c:	3fdccccc 	.word	0x3fdccccc
 8007460:	40021000 	.word	0x40021000
 8007464:	0801e6a4 	.word	0x0801e6a4
 8007468:	457a0000 	.word	0x457a0000
 800746c:	44800000 	.word	0x44800000
 8007470:	4d8f0d18 	.word	0x4d8f0d18
 8007474:	509dc233 	.word	0x509dc233
 8007478:	48000400 	.word	0x48000400
 800747c:	200018e4 	.word	0x200018e4

08007480 <main>:
	}
}

//comparator

int main(){
 8007480:	b580      	push	{r7, lr}
 8007482:	af00      	add	r7, sp, #0

	SystemClock_Config();
 8007484:	f7ff fb6e 	bl	8006b64 <SystemClock_Config>
	HAL_Init();
 8007488:	f7f9 fdc2 	bl	8001010 <HAL_Init>
	BSP_LCD_GLASS_Init();
 800748c:	f7fe fc5e 	bl	8005d4c <BSP_LCD_GLASS_Init>
	COMP1_Init();
 8007490:	f7ff fbd0 	bl	8006c34 <COMP1_Init>
	COMP_GPIO_Init();
 8007494:	f7ff fc14 	bl	8006cc0 <COMP_GPIO_Init>
	timer3Config();
 8007498:	f7ff fc2a 	bl	8006cf0 <timer3Config>
	HAL_COMP_Start(&hcomp1);
 800749c:	4807      	ldr	r0, [pc, #28]	; (80074bc <main+0x3c>)
 800749e:	f7fb fb35 	bl	8002b0c <HAL_COMP_Start>

	//Uart init

	MX_USART2_UART_Init();
 80074a2:	f000 fa29 	bl	80078f8 <MX_USART2_UART_Init>
	HAL_UART_MspInit(&huart2);
 80074a6:	4806      	ldr	r0, [pc, #24]	; (80074c0 <main+0x40>)
 80074a8:	f000 f9ce 	bl	8007848 <HAL_UART_MspInit>

	processingMain();
 80074ac:	f7ff fec0 	bl	8007230 <processingMain>
	ADC();
 80074b0:	f7ff fe62 	bl	8007178 <ADC>
	display();
 80074b4:	f7ff fe3a 	bl	800712c <display>
	//displayOld();
	while(1){
 80074b8:	e7fe      	b.n	80074b8 <main+0x38>
 80074ba:	bf00      	nop
 80074bc:	20002928 	.word	0x20002928
 80074c0:	2000186c 	.word	0x2000186c
 80074c4:	00000000 	.word	0x00000000

080074c8 <fft_generate_test_data>:

#include "processing.h"


void fft_generate_test_data(float32_t*testInput, int buflen, float32_t frequency)
	 {
 80074c8:	b590      	push	{r4, r7, lr}
 80074ca:	b087      	sub	sp, #28
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	ed87 0a01 	vstr	s0, [r7, #4]
	 	uint16_t i;
	 	for(i = 0; i < buflen; i++)
 80074d6:	2300      	movs	r3, #0
 80074d8:	82fb      	strh	r3, [r7, #22]
 80074da:	e042      	b.n	8007562 <fft_generate_test_data+0x9a>
	 	{
	 		// Signal, plus DC offset
	 		testInput[i] = 1 + sin(i*frequency*2.0*M_PI/4000);
 80074dc:	8afb      	ldrh	r3, [r7, #22]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	18d4      	adds	r4, r2, r3
 80074e4:	8afb      	ldrh	r3, [r7, #22]
 80074e6:	ee07 3a90 	vmov	s15, r3
 80074ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80074ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80074f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074f6:	ee17 0a90 	vmov	r0, s15
 80074fa:	f7f9 f885 	bl	8000608 <__aeabi_f2d>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	f7f8 ff23 	bl	800034c <__adddf3>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	4610      	mov	r0, r2
 800750c:	4619      	mov	r1, r3
 800750e:	a31c      	add	r3, pc, #112	; (adr r3, 8007580 <fft_generate_test_data+0xb8>)
 8007510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007514:	f7f9 f8cc 	bl	80006b0 <__aeabi_dmul>
 8007518:	4602      	mov	r2, r0
 800751a:	460b      	mov	r3, r1
 800751c:	4610      	mov	r0, r2
 800751e:	4619      	mov	r1, r3
 8007520:	f04f 0200 	mov.w	r2, #0
 8007524:	4b14      	ldr	r3, [pc, #80]	; (8007578 <fft_generate_test_data+0xb0>)
 8007526:	f7f9 f9ed 	bl	8000904 <__aeabi_ddiv>
 800752a:	4602      	mov	r2, r0
 800752c:	460b      	mov	r3, r1
 800752e:	ec43 2b17 	vmov	d7, r2, r3
 8007532:	eeb0 0a47 	vmov.f32	s0, s14
 8007536:	eef0 0a67 	vmov.f32	s1, s15
 800753a:	f004 fac9 	bl	800bad0 <sin>
 800753e:	ec51 0b10 	vmov	r0, r1, d0
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	4b0d      	ldr	r3, [pc, #52]	; (800757c <fft_generate_test_data+0xb4>)
 8007548:	f7f8 ff00 	bl	800034c <__adddf3>
 800754c:	4602      	mov	r2, r0
 800754e:	460b      	mov	r3, r1
 8007550:	4610      	mov	r0, r2
 8007552:	4619      	mov	r1, r3
 8007554:	f7f9 fb84 	bl	8000c60 <__aeabi_d2f>
 8007558:	4603      	mov	r3, r0
 800755a:	6023      	str	r3, [r4, #0]
	 	for(i = 0; i < buflen; i++)
 800755c:	8afb      	ldrh	r3, [r7, #22]
 800755e:	3301      	adds	r3, #1
 8007560:	82fb      	strh	r3, [r7, #22]
 8007562:	8afa      	ldrh	r2, [r7, #22]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	429a      	cmp	r2, r3
 8007568:	dbb8      	blt.n	80074dc <fft_generate_test_data+0x14>
	 		// Small amount of noise
	 		//buf[i] += ((float32_t)rand()/(float32_t)RAND_MAX);
	 	}
	 }
 800756a:	bf00      	nop
 800756c:	371c      	adds	r7, #28
 800756e:	46bd      	mov	sp, r7
 8007570:	bd90      	pop	{r4, r7, pc}
 8007572:	bf00      	nop
 8007574:	f3af 8000 	nop.w
 8007578:	40af4000 	.word	0x40af4000
 800757c:	3ff00000 	.word	0x3ff00000
 8007580:	54442d18 	.word	0x54442d18
 8007584:	400921fb 	.word	0x400921fb

08007588 <ADC_speedCalculation>:



int ADC_speedCalculation(float32_t ADCvalue[]){
 8007588:	b580      	push	{r7, lr}
 800758a:	f5ad 5d40 	sub.w	sp, sp, #12288	; 0x3000
 800758e:	b08e      	sub	sp, #56	; 0x38
 8007590:	af00      	add	r7, sp, #0
 8007592:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007596:	3b34      	subs	r3, #52	; 0x34
 8007598:	6018      	str	r0, [r3, #0]
	//float32_t input[1024];
	float32_t output[2048]={0};
 800759a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800759e:	f103 0318 	add.w	r3, r3, #24
 80075a2:	3b10      	subs	r3, #16
 80075a4:	4618      	mov	r0, r3
 80075a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80075aa:	461a      	mov	r2, r3
 80075ac:	2100      	movs	r1, #0
 80075ae:	f001 fd80 	bl	80090b2 <memset>
	float32_t realOutput[1024]={0};
 80075b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075b6:	3b10      	subs	r3, #16
 80075b8:	4618      	mov	r0, r3
 80075ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075be:	461a      	mov	r2, r3
 80075c0:	2100      	movs	r1, #0
 80075c2:	f001 fd76 	bl	80090b2 <memset>

	float32_t maxvalue = 0;
 80075c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075ca:	3b14      	subs	r3, #20
 80075cc:	f04f 0200 	mov.w	r2, #0
 80075d0:	601a      	str	r2, [r3, #0]
	uint32_t maxindex = 0;
 80075d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80075d6:	3b18      	subs	r3, #24
 80075d8:	2200      	movs	r2, #0
 80075da:	601a      	str	r2, [r3, #0]

	float32_t frequency = 0;
 80075dc:	f04f 0300 	mov.w	r3, #0
 80075e0:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 80075e4:	f102 0230 	add.w	r2, r2, #48	; 0x30
 80075e8:	6013      	str	r3, [r2, #0]
	float32_t speed_ms = 0;
 80075ea:	f04f 0300 	mov.w	r3, #0
 80075ee:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 80075f2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80075f6:	6013      	str	r3, [r2, #0]

	int speed = 0;
 80075f8:	2300      	movs	r3, #0
 80075fa:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 80075fe:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007602:	6013      	str	r3, [r2, #0]
	int i = 0;
 8007604:	2300      	movs	r3, #0
 8007606:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800760a:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800760e:	6013      	str	r3, [r2, #0]
	//int frq = 917;
	//int frq = 500;
	//int frq = 1800;

	arm_rfft_fast_instance_f32 data;
	data.pTwiddleRFFT = twiddleCoef_rfft_1024;
 8007610:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007614:	3b30      	subs	r3, #48	; 0x30
 8007616:	4a52      	ldr	r2, [pc, #328]	; (8007760 <ADC_speedCalculation+0x1d8>)
 8007618:	615a      	str	r2, [r3, #20]
	arm_rfft_fast_init_f32(&data,1024);
 800761a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800761e:	3b30      	subs	r3, #48	; 0x30
 8007620:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007624:	4618      	mov	r0, r3
 8007626:	f000 fa23 	bl	8007a70 <arm_rfft_fast_init_f32>

	//fft_generate_test_data(input, 1024, 978);
	//fft_generate_test_data(input, 1024, frq);


	arm_rfft_fast_f32(&data, ADCvalue, output, 0);
 800762a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800762e:	f102 0218 	add.w	r2, r2, #24
 8007632:	3a10      	subs	r2, #16
 8007634:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8007638:	3934      	subs	r1, #52	; 0x34
 800763a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800763e:	3830      	subs	r0, #48	; 0x30
 8007640:	2300      	movs	r3, #0
 8007642:	6809      	ldr	r1, [r1, #0]
 8007644:	f000 fa98 	bl	8007b78 <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(output, realOutput, 1024);
 8007648:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800764c:	3910      	subs	r1, #16
 800764e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007652:	f103 0318 	add.w	r3, r3, #24
 8007656:	3b10      	subs	r3, #16
 8007658:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800765c:	4618      	mov	r0, r3
 800765e:	f000 fef9 	bl	8008454 <arm_cmplx_mag_f32>

	//special case init
	for (i = 0; i < 2; i++ ){
 8007662:	2300      	movs	r3, #0
 8007664:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8007668:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	e017      	b.n	80076a0 <ADC_speedCalculation+0x118>
		realOutput[i] = 0;
 8007670:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007674:	3b10      	subs	r3, #16
 8007676:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800767a:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800767e:	6812      	ldr	r2, [r2, #0]
 8007680:	0092      	lsls	r2, r2, #2
 8007682:	4413      	add	r3, r2
 8007684:	f04f 0200 	mov.w	r2, #0
 8007688:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 2; i++ ){
 800768a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800768e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3301      	adds	r3, #1
 8007696:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800769a:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80076a4:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	dde0      	ble.n	8007670 <ADC_speedCalculation+0xe8>
	}
	realOutput[512] = 0;
 80076ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80076b2:	3b10      	subs	r3, #16
 80076b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076b8:	f04f 0200 	mov.w	r2, #0
 80076bc:	601a      	str	r2, [r3, #0]


	arm_max_f32(realOutput, 1024, &maxvalue, &maxindex);
 80076be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80076c2:	3b18      	subs	r3, #24
 80076c4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80076c8:	3a14      	subs	r2, #20
 80076ca:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80076ce:	3810      	subs	r0, #16
 80076d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80076d4:	f000 f964 	bl	80079a0 <arm_max_f32>

	//frequency = (float32_t)maxindex * 4000 / 1024; //for the sampling frequency of 4000 Hz

	frequency = (float32_t)maxindex * 40000 / 1024; //80 MHz/(200*10) = 40000
 80076d8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80076dc:	3b18      	subs	r3, #24
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	ee07 3a90 	vmov	s15, r3
 80076e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076e8:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8007764 <ADC_speedCalculation+0x1dc>
 80076ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80076f0:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8007768 <ADC_speedCalculation+0x1e0>
 80076f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80076f8:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80076fc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8007700:	edc3 7a00 	vstr	s15, [r3]

	speed_ms = frequency * 300000000 / (2 * 10587000000);
 8007704:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8007708:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800770c:	edd3 7a00 	vldr	s15, [r3]
 8007710:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800776c <ADC_speedCalculation+0x1e4>
 8007714:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007718:	eddf 6a15 	vldr	s13, [pc, #84]	; 8007770 <ADC_speedCalculation+0x1e8>
 800771c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007720:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8007724:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007728:	edc3 7a00 	vstr	s15, [r3]

	speed = (int) speed_ms;
 800772c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8007730:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007734:	edd3 7a00 	vldr	s15, [r3]
 8007738:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800773c:	ee17 3a90 	vmov	r3, s15
 8007740:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8007744:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007748:	6013      	str	r3, [r2, #0]

	return speed;
 800774a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800774e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007752:	681b      	ldr	r3, [r3, #0]
}
 8007754:	4618      	mov	r0, r3
 8007756:	f507 5740 	add.w	r7, r7, #12288	; 0x3000
 800775a:	3738      	adds	r7, #56	; 0x38
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	0801e6a4 	.word	0x0801e6a4
 8007764:	471c4000 	.word	0x471c4000
 8007768:	44800000 	.word	0x44800000
 800776c:	4d8f0d18 	.word	0x4d8f0d18
 8007770:	509dc233 	.word	0x509dc233

08007774 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler, but only if no RTOS defines it.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8007778:	f7f9 fc58 	bl	800102c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800777c:	f7fb fb22 	bl	8002dc4 <HAL_SYSTICK_IRQHandler>
#ifdef USE_RTOS_SYSTICK
	osSystickHandler();
#endif
}
 8007780:	bf00      	nop
 8007782:	bd80      	pop	{r7, pc}

08007784 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800778c:	4b11      	ldr	r3, [pc, #68]	; (80077d4 <_sbrk+0x50>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d102      	bne.n	800779a <_sbrk+0x16>
		heap_end = &end;
 8007794:	4b0f      	ldr	r3, [pc, #60]	; (80077d4 <_sbrk+0x50>)
 8007796:	4a10      	ldr	r2, [pc, #64]	; (80077d8 <_sbrk+0x54>)
 8007798:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800779a:	4b0e      	ldr	r3, [pc, #56]	; (80077d4 <_sbrk+0x50>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80077a0:	4b0c      	ldr	r3, [pc, #48]	; (80077d4 <_sbrk+0x50>)
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4413      	add	r3, r2
 80077a8:	466a      	mov	r2, sp
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d907      	bls.n	80077be <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80077ae:	f001 fa1b 	bl	8008be8 <__errno>
 80077b2:	4602      	mov	r2, r0
 80077b4:	230c      	movs	r3, #12
 80077b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80077b8:	f04f 33ff 	mov.w	r3, #4294967295
 80077bc:	e006      	b.n	80077cc <_sbrk+0x48>
	}

	heap_end += incr;
 80077be:	4b05      	ldr	r3, [pc, #20]	; (80077d4 <_sbrk+0x50>)
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4413      	add	r3, r2
 80077c6:	4a03      	ldr	r2, [pc, #12]	; (80077d4 <_sbrk+0x50>)
 80077c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80077ca:	68fb      	ldr	r3, [r7, #12]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	200006d4 	.word	0x200006d4
 80077d8:	20002960 	.word	0x20002960

080077dc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80077dc:	b480      	push	{r7}
 80077de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80077e0:	4a17      	ldr	r2, [pc, #92]	; (8007840 <SystemInit+0x64>)
 80077e2:	4b17      	ldr	r3, [pc, #92]	; (8007840 <SystemInit+0x64>)
 80077e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80077ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80077f0:	4a14      	ldr	r2, [pc, #80]	; (8007844 <SystemInit+0x68>)
 80077f2:	4b14      	ldr	r3, [pc, #80]	; (8007844 <SystemInit+0x68>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f043 0301 	orr.w	r3, r3, #1
 80077fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80077fc:	4b11      	ldr	r3, [pc, #68]	; (8007844 <SystemInit+0x68>)
 80077fe:	2200      	movs	r2, #0
 8007800:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8007802:	4a10      	ldr	r2, [pc, #64]	; (8007844 <SystemInit+0x68>)
 8007804:	4b0f      	ldr	r3, [pc, #60]	; (8007844 <SystemInit+0x68>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800780c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007810:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8007812:	4b0c      	ldr	r3, [pc, #48]	; (8007844 <SystemInit+0x68>)
 8007814:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007818:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800781a:	4a0a      	ldr	r2, [pc, #40]	; (8007844 <SystemInit+0x68>)
 800781c:	4b09      	ldr	r3, [pc, #36]	; (8007844 <SystemInit+0x68>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007824:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007826:	4b07      	ldr	r3, [pc, #28]	; (8007844 <SystemInit+0x68>)
 8007828:	2200      	movs	r2, #0
 800782a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800782c:	4b04      	ldr	r3, [pc, #16]	; (8007840 <SystemInit+0x64>)
 800782e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007832:	609a      	str	r2, [r3, #8]
#endif
}
 8007834:	bf00      	nop
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	e000ed00 	.word	0xe000ed00
 8007844:	40021000 	.word	0x40021000

08007848 <HAL_UART_MspInit>:
 */

#include "uart.h"

void HAL_UART_MspInit(UART_HandleTypeDef* huart) //Serial Port
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b08a      	sub	sp, #40	; 0x28
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a25      	ldr	r2, [pc, #148]	; (80078ec <HAL_UART_MspInit+0xa4>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d144      	bne.n	80078e4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800785a:	4a25      	ldr	r2, [pc, #148]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 800785c:	4b24      	ldr	r3, [pc, #144]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 800785e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007864:	6593      	str	r3, [r2, #88]	; 0x58
 8007866:	4b22      	ldr	r3, [pc, #136]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 8007868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800786a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800786e:	613b      	str	r3, [r7, #16]
 8007870:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007872:	4a1f      	ldr	r2, [pc, #124]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 8007874:	4b1e      	ldr	r3, [pc, #120]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 8007876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007878:	f043 0301 	orr.w	r3, r3, #1
 800787c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800787e:	4b1c      	ldr	r3, [pc, #112]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 8007880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	60fb      	str	r3, [r7, #12]
 8007888:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800788a:	4a19      	ldr	r2, [pc, #100]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 800788c:	4b18      	ldr	r3, [pc, #96]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 800788e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007890:	f043 0308 	orr.w	r3, r3, #8
 8007894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007896:	4b16      	ldr	r3, [pc, #88]	; (80078f0 <HAL_UART_MspInit+0xa8>)
 8007898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800789a:	f003 0308 	and.w	r3, r3, #8
 800789e:	60bb      	str	r3, [r7, #8]
 80078a0:	68bb      	ldr	r3, [r7, #8]

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80078a2:	2308      	movs	r3, #8
 80078a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078a6:	2302      	movs	r3, #2
 80078a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078aa:	2300      	movs	r3, #0
 80078ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078ae:	2303      	movs	r3, #3
 80078b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80078b2:	2307      	movs	r3, #7
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078b6:	f107 0314 	add.w	r3, r7, #20
 80078ba:	4619      	mov	r1, r3
 80078bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80078c0:	f7fb fa8e 	bl	8002de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80078c4:	2320      	movs	r3, #32
 80078c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078c8:	2302      	movs	r3, #2
 80078ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078cc:	2300      	movs	r3, #0
 80078ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078d0:	2303      	movs	r3, #3
 80078d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80078d4:	2307      	movs	r3, #7
 80078d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80078d8:	f107 0314 	add.w	r3, r7, #20
 80078dc:	4619      	mov	r1, r3
 80078de:	4805      	ldr	r0, [pc, #20]	; (80078f4 <HAL_UART_MspInit+0xac>)
 80078e0:	f7fb fa7e 	bl	8002de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80078e4:	bf00      	nop
 80078e6:	3728      	adds	r7, #40	; 0x28
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	40004400 	.word	0x40004400
 80078f0:	40021000 	.word	0x40021000
 80078f4:	48000c00 	.word	0x48000c00

080078f8 <MX_USART2_UART_Init>:

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80078fc:	4b11      	ldr	r3, [pc, #68]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 80078fe:	4a12      	ldr	r2, [pc, #72]	; (8007948 <MX_USART2_UART_Init+0x50>)
 8007900:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007902:	4b10      	ldr	r3, [pc, #64]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 8007904:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007908:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800790a:	4b0e      	ldr	r3, [pc, #56]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 800790c:	2200      	movs	r2, #0
 800790e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007910:	4b0c      	ldr	r3, [pc, #48]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 8007912:	2200      	movs	r2, #0
 8007914:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007916:	4b0b      	ldr	r3, [pc, #44]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 8007918:	2200      	movs	r2, #0
 800791a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800791c:	4b09      	ldr	r3, [pc, #36]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 800791e:	2208      	movs	r2, #8
 8007920:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007922:	4b08      	ldr	r3, [pc, #32]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 8007924:	2200      	movs	r2, #0
 8007926:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007928:	4b06      	ldr	r3, [pc, #24]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 800792a:	2200      	movs	r2, #0
 800792c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800792e:	4b05      	ldr	r3, [pc, #20]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 8007930:	2200      	movs	r2, #0
 8007932:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007934:	4b03      	ldr	r3, [pc, #12]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 8007936:	2200      	movs	r2, #0
 8007938:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_UART_Init(&huart2);
 800793a:	4802      	ldr	r0, [pc, #8]	; (8007944 <MX_USART2_UART_Init+0x4c>)
 800793c:	f7fd fc32 	bl	80051a4 <HAL_UART_Init>
}
 8007940:	bf00      	nop
 8007942:	bd80      	pop	{r7, pc}
 8007944:	2000186c 	.word	0x2000186c
 8007948:	40004400 	.word	0x40004400

0800794c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* System Workbench for STM32update: set stack pointer */
 800794c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007984 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007950:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007952:	e003      	b.n	800795c <LoopCopyDataInit>

08007954 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007954:	4b0c      	ldr	r3, [pc, #48]	; (8007988 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007956:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007958:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800795a:	3104      	adds	r1, #4

0800795c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800795c:	480b      	ldr	r0, [pc, #44]	; (800798c <LoopForever+0xa>)
	ldr	r3, =_edata
 800795e:	4b0c      	ldr	r3, [pc, #48]	; (8007990 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007960:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8007962:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007964:	d3f6      	bcc.n	8007954 <CopyDataInit>
	ldr	r2, =_sbss
 8007966:	4a0b      	ldr	r2, [pc, #44]	; (8007994 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007968:	e002      	b.n	8007970 <LoopFillZerobss>

0800796a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800796a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800796c:	f842 3b04 	str.w	r3, [r2], #4

08007970 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007970:	4b09      	ldr	r3, [pc, #36]	; (8007998 <LoopForever+0x16>)
	cmp	r2, r3
 8007972:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007974:	d3f9      	bcc.n	800796a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007976:	f7ff ff31 	bl	80077dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800797a:	f001 f93b 	bl	8008bf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800797e:	f7ff fd7f 	bl	8007480 <main>

08007982 <LoopForever>:

LoopForever:
    b LoopForever
 8007982:	e7fe      	b.n	8007982 <LoopForever>
  ldr   sp, =_estack    /* System Workbench for STM32update: set stack pointer */
 8007984:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007988:	08020640 	.word	0x08020640
	ldr	r0, =_sdata
 800798c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007990:	200006a8 	.word	0x200006a8
	ldr	r2, =_sbss
 8007994:	200006a8 	.word	0x200006a8
	ldr	r3, = _ebss
 8007998:	20002960 	.word	0x20002960

0800799c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800799c:	e7fe      	b.n	800799c <ADC3_IRQHandler>
	...

080079a0 <arm_max_f32>:
 80079a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a4:	1e4f      	subs	r7, r1, #1
 80079a6:	ea5f 0897 	movs.w	r8, r7, lsr #2
 80079aa:	f100 0e04 	add.w	lr, r0, #4
 80079ae:	edd0 7a00 	vldr	s15, [r0]
 80079b2:	d058      	beq.n	8007a66 <arm_max_f32+0xc6>
 80079b4:	3014      	adds	r0, #20
 80079b6:	46c4      	mov	ip, r8
 80079b8:	2604      	movs	r6, #4
 80079ba:	2400      	movs	r4, #0
 80079bc:	ed10 6a04 	vldr	s12, [r0, #-16]
 80079c0:	ed50 6a03 	vldr	s13, [r0, #-12]
 80079c4:	ed10 7a02 	vldr	s14, [r0, #-8]
 80079c8:	ed50 5a01 	vldr	s11, [r0, #-4]
 80079cc:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80079d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079d4:	bfc8      	it	gt
 80079d6:	eef0 7a46 	vmovgt.f32	s15, s12
 80079da:	f1a6 0503 	sub.w	r5, r6, #3
 80079de:	eef4 7ae6 	vcmpe.f32	s15, s13
 80079e2:	bfc8      	it	gt
 80079e4:	462c      	movgt	r4, r5
 80079e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ea:	bf48      	it	mi
 80079ec:	eef0 7a66 	vmovmi.f32	s15, s13
 80079f0:	f1a6 0502 	sub.w	r5, r6, #2
 80079f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079f8:	bf48      	it	mi
 80079fa:	462c      	movmi	r4, r5
 80079fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a00:	bf48      	it	mi
 8007a02:	eef0 7a47 	vmovmi.f32	s15, s14
 8007a06:	f106 35ff 	add.w	r5, r6, #4294967295
 8007a0a:	eef4 7ae5 	vcmpe.f32	s15, s11
 8007a0e:	bf48      	it	mi
 8007a10:	462c      	movmi	r4, r5
 8007a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a16:	bf48      	it	mi
 8007a18:	4634      	movmi	r4, r6
 8007a1a:	bf48      	it	mi
 8007a1c:	eef0 7a65 	vmovmi.f32	s15, s11
 8007a20:	f1bc 0c01 	subs.w	ip, ip, #1
 8007a24:	f106 0604 	add.w	r6, r6, #4
 8007a28:	f100 0010 	add.w	r0, r0, #16
 8007a2c:	d1c6      	bne.n	80079bc <arm_max_f32+0x1c>
 8007a2e:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8007a32:	f017 0003 	ands.w	r0, r7, #3
 8007a36:	d018      	beq.n	8007a6a <arm_max_f32+0xca>
 8007a38:	1a08      	subs	r0, r1, r0
 8007a3a:	ecbe 7a01 	vldmia	lr!, {s14}
 8007a3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a46:	bfc8      	it	gt
 8007a48:	4604      	movgt	r4, r0
 8007a4a:	f100 0001 	add.w	r0, r0, #1
 8007a4e:	bfd8      	it	le
 8007a50:	eeb0 7a67 	vmovle.f32	s14, s15
 8007a54:	4288      	cmp	r0, r1
 8007a56:	eef0 7a47 	vmov.f32	s15, s14
 8007a5a:	d1ee      	bne.n	8007a3a <arm_max_f32+0x9a>
 8007a5c:	ed82 7a00 	vstr	s14, [r2]
 8007a60:	601c      	str	r4, [r3, #0]
 8007a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a66:	4644      	mov	r4, r8
 8007a68:	e7e3      	b.n	8007a32 <arm_max_f32+0x92>
 8007a6a:	eeb0 7a67 	vmov.f32	s14, s15
 8007a6e:	e7f5      	b.n	8007a5c <arm_max_f32+0xbc>

08007a70 <arm_rfft_fast_init_f32>:
 8007a70:	084b      	lsrs	r3, r1, #1
 8007a72:	2b80      	cmp	r3, #128	; 0x80
 8007a74:	b410      	push	{r4}
 8007a76:	8201      	strh	r1, [r0, #16]
 8007a78:	8003      	strh	r3, [r0, #0]
 8007a7a:	d047      	beq.n	8007b0c <arm_rfft_fast_init_f32+0x9c>
 8007a7c:	d917      	bls.n	8007aae <arm_rfft_fast_init_f32+0x3e>
 8007a7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a82:	d03d      	beq.n	8007b00 <arm_rfft_fast_init_f32+0x90>
 8007a84:	d929      	bls.n	8007ada <arm_rfft_fast_init_f32+0x6a>
 8007a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a8a:	d020      	beq.n	8007ace <arm_rfft_fast_init_f32+0x5e>
 8007a8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a90:	d113      	bne.n	8007aba <arm_rfft_fast_init_f32+0x4a>
 8007a92:	4921      	ldr	r1, [pc, #132]	; (8007b18 <arm_rfft_fast_init_f32+0xa8>)
 8007a94:	4a21      	ldr	r2, [pc, #132]	; (8007b1c <arm_rfft_fast_init_f32+0xac>)
 8007a96:	4b22      	ldr	r3, [pc, #136]	; (8007b20 <arm_rfft_fast_init_f32+0xb0>)
 8007a98:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8007a9c:	8184      	strh	r4, [r0, #12]
 8007a9e:	6081      	str	r1, [r0, #8]
 8007aa0:	6042      	str	r2, [r0, #4]
 8007aa2:	6143      	str	r3, [r0, #20]
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	b240      	sxtb	r0, r0
 8007aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	2b20      	cmp	r3, #32
 8007ab0:	d01c      	beq.n	8007aec <arm_rfft_fast_init_f32+0x7c>
 8007ab2:	2b40      	cmp	r3, #64	; 0x40
 8007ab4:	d006      	beq.n	8007ac4 <arm_rfft_fast_init_f32+0x54>
 8007ab6:	2b10      	cmp	r3, #16
 8007ab8:	d01d      	beq.n	8007af6 <arm_rfft_fast_init_f32+0x86>
 8007aba:	20ff      	movs	r0, #255	; 0xff
 8007abc:	b240      	sxtb	r0, r0
 8007abe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ac2:	4770      	bx	lr
 8007ac4:	2438      	movs	r4, #56	; 0x38
 8007ac6:	4917      	ldr	r1, [pc, #92]	; (8007b24 <arm_rfft_fast_init_f32+0xb4>)
 8007ac8:	4a17      	ldr	r2, [pc, #92]	; (8007b28 <arm_rfft_fast_init_f32+0xb8>)
 8007aca:	4b18      	ldr	r3, [pc, #96]	; (8007b2c <arm_rfft_fast_init_f32+0xbc>)
 8007acc:	e7e6      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007ace:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8007ad2:	4917      	ldr	r1, [pc, #92]	; (8007b30 <arm_rfft_fast_init_f32+0xc0>)
 8007ad4:	4a17      	ldr	r2, [pc, #92]	; (8007b34 <arm_rfft_fast_init_f32+0xc4>)
 8007ad6:	4b18      	ldr	r3, [pc, #96]	; (8007b38 <arm_rfft_fast_init_f32+0xc8>)
 8007ad8:	e7e0      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ade:	d1ec      	bne.n	8007aba <arm_rfft_fast_init_f32+0x4a>
 8007ae0:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8007ae4:	4915      	ldr	r1, [pc, #84]	; (8007b3c <arm_rfft_fast_init_f32+0xcc>)
 8007ae6:	4a16      	ldr	r2, [pc, #88]	; (8007b40 <arm_rfft_fast_init_f32+0xd0>)
 8007ae8:	4b16      	ldr	r3, [pc, #88]	; (8007b44 <arm_rfft_fast_init_f32+0xd4>)
 8007aea:	e7d7      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007aec:	2430      	movs	r4, #48	; 0x30
 8007aee:	4916      	ldr	r1, [pc, #88]	; (8007b48 <arm_rfft_fast_init_f32+0xd8>)
 8007af0:	4a16      	ldr	r2, [pc, #88]	; (8007b4c <arm_rfft_fast_init_f32+0xdc>)
 8007af2:	4b17      	ldr	r3, [pc, #92]	; (8007b50 <arm_rfft_fast_init_f32+0xe0>)
 8007af4:	e7d2      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007af6:	2414      	movs	r4, #20
 8007af8:	4916      	ldr	r1, [pc, #88]	; (8007b54 <arm_rfft_fast_init_f32+0xe4>)
 8007afa:	4a17      	ldr	r2, [pc, #92]	; (8007b58 <arm_rfft_fast_init_f32+0xe8>)
 8007afc:	4b17      	ldr	r3, [pc, #92]	; (8007b5c <arm_rfft_fast_init_f32+0xec>)
 8007afe:	e7cd      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007b00:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8007b04:	4916      	ldr	r1, [pc, #88]	; (8007b60 <arm_rfft_fast_init_f32+0xf0>)
 8007b06:	4a17      	ldr	r2, [pc, #92]	; (8007b64 <arm_rfft_fast_init_f32+0xf4>)
 8007b08:	4b17      	ldr	r3, [pc, #92]	; (8007b68 <arm_rfft_fast_init_f32+0xf8>)
 8007b0a:	e7c7      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007b0c:	24d0      	movs	r4, #208	; 0xd0
 8007b0e:	4917      	ldr	r1, [pc, #92]	; (8007b6c <arm_rfft_fast_init_f32+0xfc>)
 8007b10:	4a17      	ldr	r2, [pc, #92]	; (8007b70 <arm_rfft_fast_init_f32+0x100>)
 8007b12:	4b18      	ldr	r3, [pc, #96]	; (8007b74 <arm_rfft_fast_init_f32+0x104>)
 8007b14:	e7c2      	b.n	8007a9c <arm_rfft_fast_init_f32+0x2c>
 8007b16:	bf00      	nop
 8007b18:	0801bb64 	.word	0x0801bb64
 8007b1c:	0800cd5c 	.word	0x0800cd5c
 8007b20:	08012ecc 	.word	0x08012ecc
 8007b24:	08010e5c 	.word	0x08010e5c
 8007b28:	0801d924 	.word	0x0801d924
 8007b2c:	0801fe14 	.word	0x0801fe14
 8007b30:	0801984c 	.word	0x0801984c
 8007b34:	0801774c 	.word	0x0801774c
 8007b38:	08010ecc 	.word	0x08010ecc
 8007b3c:	0801faa4 	.word	0x0801faa4
 8007b40:	08016ecc 	.word	0x08016ecc
 8007b44:	0801db24 	.word	0x0801db24
 8007b48:	0801a704 	.word	0x0801a704
 8007b4c:	0801974c 	.word	0x0801974c
 8007b50:	08010d5c 	.word	0x08010d5c
 8007b54:	0801a65c 	.word	0x0801a65c
 8007b58:	080176cc 	.word	0x080176cc
 8007b5c:	0801a684 	.word	0x0801a684
 8007b60:	0801e324 	.word	0x0801e324
 8007b64:	0801ab64 	.word	0x0801ab64
 8007b68:	0801e6a4 	.word	0x0801e6a4
 8007b6c:	08020014 	.word	0x08020014
 8007b70:	0801a764 	.word	0x0801a764
 8007b74:	0801f6a4 	.word	0x0801f6a4

08007b78 <arm_rfft_fast_f32>:
 8007b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b7c:	8a06      	ldrh	r6, [r0, #16]
 8007b7e:	0876      	lsrs	r6, r6, #1
 8007b80:	4607      	mov	r7, r0
 8007b82:	4615      	mov	r5, r2
 8007b84:	8006      	strh	r6, [r0, #0]
 8007b86:	460c      	mov	r4, r1
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d15c      	bne.n	8007c46 <arm_rfft_fast_f32+0xce>
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	2301      	movs	r3, #1
 8007b90:	f000 fbe6 	bl	8008360 <arm_cfft_f32>
 8007b94:	edd4 7a00 	vldr	s15, [r4]
 8007b98:	ed94 7a01 	vldr	s14, [r4, #4]
 8007b9c:	883e      	ldrh	r6, [r7, #0]
 8007b9e:	6978      	ldr	r0, [r7, #20]
 8007ba0:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007ba4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007ba8:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8007bac:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007bb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bb4:	3e01      	subs	r6, #1
 8007bb6:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8007bba:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007bbe:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8007bc2:	ed85 7a00 	vstr	s14, [r5]
 8007bc6:	edc5 7a01 	vstr	s15, [r5, #4]
 8007bca:	3010      	adds	r0, #16
 8007bcc:	f105 0210 	add.w	r2, r5, #16
 8007bd0:	3b08      	subs	r3, #8
 8007bd2:	f104 0110 	add.w	r1, r4, #16
 8007bd6:	ed51 4a02 	vldr	s9, [r1, #-8]
 8007bda:	ed93 5a02 	vldr	s10, [r3, #8]
 8007bde:	ed11 7a01 	vldr	s14, [r1, #-4]
 8007be2:	ed10 6a02 	vldr	s12, [r0, #-8]
 8007be6:	edd3 5a03 	vldr	s11, [r3, #12]
 8007bea:	ed50 6a01 	vldr	s13, [r0, #-4]
 8007bee:	ee75 7a64 	vsub.f32	s15, s10, s9
 8007bf2:	ee35 4a87 	vadd.f32	s8, s11, s14
 8007bf6:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007bfa:	ee77 5a65 	vsub.f32	s11, s14, s11
 8007bfe:	ee66 4a27 	vmul.f32	s9, s12, s15
 8007c02:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8007c06:	ee34 5a85 	vadd.f32	s10, s9, s10
 8007c0a:	ee26 6a04 	vmul.f32	s12, s12, s8
 8007c0e:	ee66 6a84 	vmul.f32	s13, s13, s8
 8007c12:	ee77 7a25 	vadd.f32	s15, s14, s11
 8007c16:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007c1a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007c1e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8007c22:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007c26:	3e01      	subs	r6, #1
 8007c28:	ed42 6a02 	vstr	s13, [r2, #-8]
 8007c2c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007c30:	f1a3 0308 	sub.w	r3, r3, #8
 8007c34:	f101 0108 	add.w	r1, r1, #8
 8007c38:	f100 0008 	add.w	r0, r0, #8
 8007c3c:	f102 0208 	add.w	r2, r2, #8
 8007c40:	d1c9      	bne.n	8007bd6 <arm_rfft_fast_f32+0x5e>
 8007c42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c46:	edd1 7a00 	vldr	s15, [r1]
 8007c4a:	edd1 6a01 	vldr	s13, [r1, #4]
 8007c4e:	6941      	ldr	r1, [r0, #20]
 8007c50:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007c54:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007c58:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8007c5c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8007c60:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007c64:	3e01      	subs	r6, #1
 8007c66:	ed82 7a00 	vstr	s14, [r2]
 8007c6a:	edc2 7a01 	vstr	s15, [r2, #4]
 8007c6e:	00f0      	lsls	r0, r6, #3
 8007c70:	b3ee      	cbz	r6, 8007cee <arm_rfft_fast_f32+0x176>
 8007c72:	3808      	subs	r0, #8
 8007c74:	f101 0e10 	add.w	lr, r1, #16
 8007c78:	4420      	add	r0, r4
 8007c7a:	f104 0110 	add.w	r1, r4, #16
 8007c7e:	f102 0c10 	add.w	ip, r2, #16
 8007c82:	ed90 7a02 	vldr	s14, [r0, #8]
 8007c86:	ed51 6a02 	vldr	s13, [r1, #-8]
 8007c8a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8007c8e:	ed90 4a03 	vldr	s8, [r0, #12]
 8007c92:	ed11 5a01 	vldr	s10, [r1, #-4]
 8007c96:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8007c9a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8007c9e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8007ca2:	ee26 3a27 	vmul.f32	s6, s12, s15
 8007ca6:	ee77 6a26 	vadd.f32	s13, s14, s13
 8007caa:	ee35 5a44 	vsub.f32	s10, s10, s8
 8007cae:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8007cb2:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007cb6:	ee77 7a05 	vadd.f32	s15, s14, s10
 8007cba:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007cbe:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8007cc2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007cc6:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8007cca:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007cce:	ee27 7a23 	vmul.f32	s14, s14, s7
 8007cd2:	3e01      	subs	r6, #1
 8007cd4:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8007cd8:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8007cdc:	f1a0 0008 	sub.w	r0, r0, #8
 8007ce0:	f101 0108 	add.w	r1, r1, #8
 8007ce4:	f10e 0e08 	add.w	lr, lr, #8
 8007ce8:	f10c 0c08 	add.w	ip, ip, #8
 8007cec:	d1c9      	bne.n	8007c82 <arm_rfft_fast_f32+0x10a>
 8007cee:	4638      	mov	r0, r7
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	f000 bb31 	b.w	8008360 <arm_cfft_f32>
 8007cfe:	bf00      	nop

08007d00 <arm_cfft_radix8by2_f32>:
 8007d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d04:	ed2d 8b08 	vpush	{d8-d11}
 8007d08:	f8b0 e000 	ldrh.w	lr, [r0]
 8007d0c:	6842      	ldr	r2, [r0, #4]
 8007d0e:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8007d12:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8007d16:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8007d1a:	4607      	mov	r7, r0
 8007d1c:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8007d20:	f000 80af 	beq.w	8007e82 <arm_cfft_radix8by2_f32+0x182>
 8007d24:	3310      	adds	r3, #16
 8007d26:	18ce      	adds	r6, r1, r3
 8007d28:	3210      	adds	r2, #16
 8007d2a:	4443      	add	r3, r8
 8007d2c:	f101 0510 	add.w	r5, r1, #16
 8007d30:	f108 0410 	add.w	r4, r8, #16
 8007d34:	ed54 1a04 	vldr	s3, [r4, #-16]
 8007d38:	ed13 4a04 	vldr	s8, [r3, #-16]
 8007d3c:	ed53 3a03 	vldr	s7, [r3, #-12]
 8007d40:	ed53 5a02 	vldr	s11, [r3, #-8]
 8007d44:	ed13 5a01 	vldr	s10, [r3, #-4]
 8007d48:	ed54 6a03 	vldr	s13, [r4, #-12]
 8007d4c:	ed14 0a02 	vldr	s0, [r4, #-8]
 8007d50:	ed16 2a04 	vldr	s4, [r6, #-16]
 8007d54:	ed56 2a03 	vldr	s5, [r6, #-12]
 8007d58:	ed15 6a03 	vldr	s12, [r5, #-12]
 8007d5c:	ed15 7a01 	vldr	s14, [r5, #-4]
 8007d60:	ed15 3a04 	vldr	s6, [r5, #-16]
 8007d64:	ed54 7a01 	vldr	s15, [r4, #-4]
 8007d68:	ed56 0a02 	vldr	s1, [r6, #-8]
 8007d6c:	ed16 1a01 	vldr	s2, [r6, #-4]
 8007d70:	ed55 4a02 	vldr	s9, [r5, #-8]
 8007d74:	ee73 ba21 	vadd.f32	s23, s6, s3
 8007d78:	ee36 ba26 	vadd.f32	s22, s12, s13
 8007d7c:	ee37 aa27 	vadd.f32	s20, s14, s15
 8007d80:	ee72 9a04 	vadd.f32	s19, s4, s8
 8007d84:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8007d88:	ee31 8a05 	vadd.f32	s16, s2, s10
 8007d8c:	ee74 aa80 	vadd.f32	s21, s9, s0
 8007d90:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8007d94:	ed45 ba04 	vstr	s23, [r5, #-16]
 8007d98:	ed05 ba03 	vstr	s22, [r5, #-12]
 8007d9c:	ed45 aa02 	vstr	s21, [r5, #-8]
 8007da0:	ed05 aa01 	vstr	s20, [r5, #-4]
 8007da4:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007da8:	ed46 9a04 	vstr	s19, [r6, #-16]
 8007dac:	ed06 9a03 	vstr	s18, [r6, #-12]
 8007db0:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007db4:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007db8:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8007dbc:	ed12 6a03 	vldr	s12, [r2, #-12]
 8007dc0:	ed52 2a04 	vldr	s5, [r2, #-16]
 8007dc4:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007dc8:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007dcc:	ee26 8a86 	vmul.f32	s16, s13, s12
 8007dd0:	ee24 2a06 	vmul.f32	s4, s8, s12
 8007dd4:	ee63 1a22 	vmul.f32	s3, s6, s5
 8007dd8:	ee24 4a22 	vmul.f32	s8, s8, s5
 8007ddc:	ee23 3a06 	vmul.f32	s6, s6, s12
 8007de0:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8007de4:	ee23 6a86 	vmul.f32	s12, s7, s12
 8007de8:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8007dec:	ee36 6a04 	vadd.f32	s12, s12, s8
 8007df0:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007df4:	ee72 3a63 	vsub.f32	s7, s4, s7
 8007df8:	ee71 2a88 	vadd.f32	s5, s3, s16
 8007dfc:	ed44 6a03 	vstr	s13, [r4, #-12]
 8007e00:	ed44 2a04 	vstr	s5, [r4, #-16]
 8007e04:	ed43 3a04 	vstr	s7, [r3, #-16]
 8007e08:	ed03 6a03 	vstr	s12, [r3, #-12]
 8007e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e10:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8007e14:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007e18:	ed52 5a02 	vldr	s11, [r2, #-8]
 8007e1c:	ee35 6a41 	vsub.f32	s12, s10, s2
 8007e20:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8007e24:	ee67 3a87 	vmul.f32	s7, s15, s14
 8007e28:	ee26 5a87 	vmul.f32	s10, s13, s14
 8007e2c:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8007e30:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007e34:	ee64 4a87 	vmul.f32	s9, s9, s14
 8007e38:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8007e3c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007e40:	ee26 6a25 	vmul.f32	s12, s12, s11
 8007e44:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007e48:	ee74 5a23 	vadd.f32	s11, s8, s7
 8007e4c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8007e50:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007e54:	f1be 0e01 	subs.w	lr, lr, #1
 8007e58:	ed44 5a02 	vstr	s11, [r4, #-8]
 8007e5c:	f105 0510 	add.w	r5, r5, #16
 8007e60:	ed44 7a01 	vstr	s15, [r4, #-4]
 8007e64:	f106 0610 	add.w	r6, r6, #16
 8007e68:	ed03 6a02 	vstr	s12, [r3, #-8]
 8007e6c:	ed03 7a01 	vstr	s14, [r3, #-4]
 8007e70:	f102 0210 	add.w	r2, r2, #16
 8007e74:	f104 0410 	add.w	r4, r4, #16
 8007e78:	f103 0310 	add.w	r3, r3, #16
 8007e7c:	f47f af5a 	bne.w	8007d34 <arm_cfft_radix8by2_f32+0x34>
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	fa1f f48c 	uxth.w	r4, ip
 8007e86:	4608      	mov	r0, r1
 8007e88:	2302      	movs	r3, #2
 8007e8a:	4621      	mov	r1, r4
 8007e8c:	f000 fbca 	bl	8008624 <arm_radix8_butterfly_f32>
 8007e90:	ecbd 8b08 	vpop	{d8-d11}
 8007e94:	4640      	mov	r0, r8
 8007e96:	4621      	mov	r1, r4
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	2302      	movs	r3, #2
 8007e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea0:	f000 bbc0 	b.w	8008624 <arm_radix8_butterfly_f32>

08007ea4 <arm_cfft_radix8by4_f32>:
 8007ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea8:	ed2d 8b0a 	vpush	{d8-d12}
 8007eac:	8802      	ldrh	r2, [r0, #0]
 8007eae:	ed91 6a00 	vldr	s12, [r1]
 8007eb2:	b08f      	sub	sp, #60	; 0x3c
 8007eb4:	460f      	mov	r7, r1
 8007eb6:	0852      	lsrs	r2, r2, #1
 8007eb8:	0093      	lsls	r3, r2, #2
 8007eba:	900c      	str	r0, [sp, #48]	; 0x30
 8007ebc:	9103      	str	r1, [sp, #12]
 8007ebe:	6841      	ldr	r1, [r0, #4]
 8007ec0:	ed97 7a01 	vldr	s14, [r7, #4]
 8007ec4:	4638      	mov	r0, r7
 8007ec6:	4418      	add	r0, r3
 8007ec8:	4606      	mov	r6, r0
 8007eca:	9009      	str	r0, [sp, #36]	; 0x24
 8007ecc:	4418      	add	r0, r3
 8007ece:	edd0 6a00 	vldr	s13, [r0]
 8007ed2:	edd6 3a00 	vldr	s7, [r6]
 8007ed6:	edd6 2a01 	vldr	s5, [r6, #4]
 8007eda:	edd0 7a01 	vldr	s15, [r0, #4]
 8007ede:	900a      	str	r0, [sp, #40]	; 0x28
 8007ee0:	ee76 5a26 	vadd.f32	s11, s12, s13
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	4625      	mov	r5, r4
 8007ee8:	441c      	add	r4, r3
 8007eea:	ed94 4a00 	vldr	s8, [r4]
 8007eee:	ed94 5a01 	vldr	s10, [r4, #4]
 8007ef2:	9401      	str	r4, [sp, #4]
 8007ef4:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8007ef8:	4630      	mov	r0, r6
 8007efa:	ee74 4a24 	vadd.f32	s9, s8, s9
 8007efe:	463e      	mov	r6, r7
 8007f00:	ee14 ea90 	vmov	lr, s9
 8007f04:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007f08:	f846 eb08 	str.w	lr, [r6], #8
 8007f0c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8007f10:	edd0 4a01 	vldr	s9, [r0, #4]
 8007f14:	9604      	str	r6, [sp, #16]
 8007f16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f1a:	9e01      	ldr	r6, [sp, #4]
 8007f1c:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8007f20:	ed96 2a01 	vldr	s4, [r6, #4]
 8007f24:	ee36 7a24 	vadd.f32	s14, s12, s9
 8007f28:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8007f2c:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8007f30:	ee36 6a62 	vsub.f32	s12, s12, s5
 8007f34:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8007f38:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8007f3c:	ee73 3a45 	vsub.f32	s7, s6, s10
 8007f40:	4604      	mov	r4, r0
 8007f42:	ee36 6a45 	vsub.f32	s12, s12, s10
 8007f46:	ee75 6a26 	vadd.f32	s13, s10, s13
 8007f4a:	46a3      	mov	fp, r4
 8007f4c:	ee37 7a02 	vadd.f32	s14, s14, s4
 8007f50:	ee34 5a84 	vadd.f32	s10, s9, s8
 8007f54:	ee13 8a90 	vmov	r8, s7
 8007f58:	46a4      	mov	ip, r4
 8007f5a:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8007f5e:	ed87 7a01 	vstr	s14, [r7, #4]
 8007f62:	f84b 8b08 	str.w	r8, [fp], #8
 8007f66:	f1ac 0704 	sub.w	r7, ip, #4
 8007f6a:	ed8c 5a01 	vstr	s10, [ip, #4]
 8007f6e:	f101 0c08 	add.w	ip, r1, #8
 8007f72:	462c      	mov	r4, r5
 8007f74:	f8cd c014 	str.w	ip, [sp, #20]
 8007f78:	ee15 ca90 	vmov	ip, s11
 8007f7c:	f844 cb08 	str.w	ip, [r4], #8
 8007f80:	9407      	str	r4, [sp, #28]
 8007f82:	f101 0410 	add.w	r4, r1, #16
 8007f86:	ed85 6a01 	vstr	s12, [r5, #4]
 8007f8a:	0852      	lsrs	r2, r2, #1
 8007f8c:	9402      	str	r4, [sp, #8]
 8007f8e:	462c      	mov	r4, r5
 8007f90:	f101 0518 	add.w	r5, r1, #24
 8007f94:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f96:	46b2      	mov	sl, r6
 8007f98:	9506      	str	r5, [sp, #24]
 8007f9a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8007f9e:	3a02      	subs	r2, #2
 8007fa0:	ee16 5a90 	vmov	r5, s13
 8007fa4:	46b6      	mov	lr, r6
 8007fa6:	4630      	mov	r0, r6
 8007fa8:	0852      	lsrs	r2, r2, #1
 8007faa:	f84a 5b08 	str.w	r5, [sl], #8
 8007fae:	f1a0 0604 	sub.w	r6, r0, #4
 8007fb2:	edce 7a01 	vstr	s15, [lr, #4]
 8007fb6:	9208      	str	r2, [sp, #32]
 8007fb8:	f000 8130 	beq.w	800821c <arm_cfft_radix8by4_f32+0x378>
 8007fbc:	4691      	mov	r9, r2
 8007fbe:	9a03      	ldr	r2, [sp, #12]
 8007fc0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007fc4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007fc8:	3b08      	subs	r3, #8
 8007fca:	f102 0510 	add.w	r5, r2, #16
 8007fce:	f101 0c20 	add.w	ip, r1, #32
 8007fd2:	f1a4 020c 	sub.w	r2, r4, #12
 8007fd6:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8007fda:	4433      	add	r3, r6
 8007fdc:	3410      	adds	r4, #16
 8007fde:	4650      	mov	r0, sl
 8007fe0:	4659      	mov	r1, fp
 8007fe2:	ed55 3a02 	vldr	s7, [r5, #-8]
 8007fe6:	ed14 5a02 	vldr	s10, [r4, #-8]
 8007fea:	ed91 7a00 	vldr	s14, [r1]
 8007fee:	edd0 7a00 	vldr	s15, [r0]
 8007ff2:	ed15 4a01 	vldr	s8, [r5, #-4]
 8007ff6:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007ffa:	edd0 6a01 	vldr	s13, [r0, #4]
 8007ffe:	ed91 6a01 	vldr	s12, [r1, #4]
 8008002:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008006:	ee34 0a25 	vadd.f32	s0, s8, s11
 800800a:	ee78 4a07 	vadd.f32	s9, s16, s14
 800800e:	ee74 5a65 	vsub.f32	s11, s8, s11
 8008012:	ee77 4aa4 	vadd.f32	s9, s15, s9
 8008016:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800801a:	ed45 4a02 	vstr	s9, [r5, #-8]
 800801e:	edd1 4a01 	vldr	s9, [r1, #4]
 8008022:	ed90 4a01 	vldr	s8, [r0, #4]
 8008026:	ee70 4a24 	vadd.f32	s9, s0, s9
 800802a:	ee76 aa05 	vadd.f32	s21, s12, s10
 800802e:	ee74 4a84 	vadd.f32	s9, s9, s8
 8008032:	ee35 aac7 	vsub.f32	s20, s11, s14
 8008036:	ed45 4a01 	vstr	s9, [r5, #-4]
 800803a:	edd6 1a00 	vldr	s3, [r6]
 800803e:	edd7 0a00 	vldr	s1, [r7]
 8008042:	ed92 4a02 	vldr	s8, [r2, #8]
 8008046:	edd3 3a02 	vldr	s7, [r3, #8]
 800804a:	ed93 2a01 	vldr	s4, [r3, #4]
 800804e:	ed16 1a01 	vldr	s2, [r6, #-4]
 8008052:	edd2 2a01 	vldr	s5, [r2, #4]
 8008056:	ed57 9a01 	vldr	s19, [r7, #-4]
 800805a:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800805e:	ee39 3a81 	vadd.f32	s6, s19, s2
 8008062:	ee74 8a84 	vadd.f32	s17, s9, s8
 8008066:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800806a:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800806e:	ee7a aae6 	vsub.f32	s21, s21, s13
 8008072:	ee18 aa90 	vmov	sl, s17
 8008076:	f847 a908 	str.w	sl, [r7], #-8
 800807a:	edd2 8a01 	vldr	s17, [r2, #4]
 800807e:	ed93 9a01 	vldr	s18, [r3, #4]
 8008082:	ee73 8a28 	vadd.f32	s17, s6, s17
 8008086:	ee3a aa27 	vadd.f32	s20, s20, s15
 800808a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800808e:	ee74 0a63 	vsub.f32	s1, s8, s7
 8008092:	edc7 8a01 	vstr	s17, [r7, #4]
 8008096:	ed18 ba02 	vldr	s22, [r8, #-8]
 800809a:	ed58 8a01 	vldr	s17, [r8, #-4]
 800809e:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80080a2:	ee6a ba28 	vmul.f32	s23, s20, s17
 80080a6:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80080aa:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80080ae:	ee30 9a81 	vadd.f32	s18, s1, s2
 80080b2:	ee79 9a82 	vadd.f32	s19, s19, s4
 80080b6:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80080ba:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80080be:	ee69 baa8 	vmul.f32	s23, s19, s17
 80080c2:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80080c6:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80080ca:	ee69 8a28 	vmul.f32	s17, s18, s17
 80080ce:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80080d2:	ee1c aa10 	vmov	sl, s24
 80080d6:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80080da:	f841 ab08 	str.w	sl, [r1], #8
 80080de:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80080e2:	ee3b bacb 	vsub.f32	s22, s23, s22
 80080e6:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80080ea:	ee33 3a62 	vsub.f32	s6, s6, s5
 80080ee:	ed01 aa01 	vstr	s20, [r1, #-4]
 80080f2:	edc2 8a01 	vstr	s17, [r2, #4]
 80080f6:	ed82 ba02 	vstr	s22, [r2, #8]
 80080fa:	ed5c 4a04 	vldr	s9, [ip, #-16]
 80080fe:	ee74 3a63 	vsub.f32	s7, s8, s7
 8008102:	ee38 8a47 	vsub.f32	s16, s16, s14
 8008106:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800810a:	ee30 0a46 	vsub.f32	s0, s0, s12
 800810e:	ee33 3a42 	vsub.f32	s6, s6, s4
 8008112:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008116:	ee30 0a66 	vsub.f32	s0, s0, s13
 800811a:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800811e:	ee63 8a04 	vmul.f32	s17, s6, s8
 8008122:	ee28 aa24 	vmul.f32	s20, s16, s9
 8008126:	ee60 9a04 	vmul.f32	s19, s0, s8
 800812a:	ee28 8a04 	vmul.f32	s16, s16, s8
 800812e:	ee20 0a24 	vmul.f32	s0, s0, s9
 8008132:	ee63 3a84 	vmul.f32	s7, s7, s8
 8008136:	ee39 4a68 	vsub.f32	s8, s18, s17
 800813a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800813e:	ee14 aa10 	vmov	sl, s8
 8008142:	ee30 0a48 	vsub.f32	s0, s0, s16
 8008146:	ee63 4a24 	vmul.f32	s9, s6, s9
 800814a:	ed44 9a02 	vstr	s19, [r4, #-8]
 800814e:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8008152:	ed04 0a01 	vstr	s0, [r4, #-4]
 8008156:	f846 a908 	str.w	sl, [r6], #-8
 800815a:	ee35 6a46 	vsub.f32	s12, s10, s12
 800815e:	ee35 7a87 	vadd.f32	s14, s11, s14
 8008162:	edc6 3a01 	vstr	s7, [r6, #4]
 8008166:	ee76 6a86 	vadd.f32	s13, s13, s12
 800816a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800816e:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 8008172:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 8008176:	ee67 5a86 	vmul.f32	s11, s15, s12
 800817a:	ee26 5a87 	vmul.f32	s10, s13, s14
 800817e:	ee72 2a62 	vsub.f32	s5, s4, s5
 8008182:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008186:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800818a:	ee75 5a25 	vadd.f32	s11, s10, s11
 800818e:	ee62 0a86 	vmul.f32	s1, s5, s12
 8008192:	ee66 6a86 	vmul.f32	s13, s13, s12
 8008196:	ee67 7a87 	vmul.f32	s15, s15, s14
 800819a:	ee21 6a06 	vmul.f32	s12, s2, s12
 800819e:	ee62 2a87 	vmul.f32	s5, s5, s14
 80081a2:	ee21 1a07 	vmul.f32	s2, s2, s14
 80081a6:	ee15 aa90 	vmov	sl, s11
 80081aa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80081ae:	f840 ab08 	str.w	sl, [r0], #8
 80081b2:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80081b6:	ee76 2a22 	vadd.f32	s5, s12, s5
 80081ba:	f1b9 0901 	subs.w	r9, r9, #1
 80081be:	ed40 7a01 	vstr	s15, [r0, #-4]
 80081c2:	f105 0508 	add.w	r5, r5, #8
 80081c6:	ed83 1a02 	vstr	s2, [r3, #8]
 80081ca:	edc3 2a01 	vstr	s5, [r3, #4]
 80081ce:	f108 0808 	add.w	r8, r8, #8
 80081d2:	f1a2 0208 	sub.w	r2, r2, #8
 80081d6:	f10c 0c10 	add.w	ip, ip, #16
 80081da:	f104 0408 	add.w	r4, r4, #8
 80081de:	f10e 0e18 	add.w	lr, lr, #24
 80081e2:	f1a3 0308 	sub.w	r3, r3, #8
 80081e6:	f47f aefc 	bne.w	8007fe2 <arm_cfft_radix8by4_f32+0x13e>
 80081ea:	9908      	ldr	r1, [sp, #32]
 80081ec:	9802      	ldr	r0, [sp, #8]
 80081ee:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 80081f2:	00cb      	lsls	r3, r1, #3
 80081f4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80081f8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80081fc:	9102      	str	r1, [sp, #8]
 80081fe:	9904      	ldr	r1, [sp, #16]
 8008200:	4419      	add	r1, r3
 8008202:	9104      	str	r1, [sp, #16]
 8008204:	9905      	ldr	r1, [sp, #20]
 8008206:	4419      	add	r1, r3
 8008208:	9105      	str	r1, [sp, #20]
 800820a:	9907      	ldr	r1, [sp, #28]
 800820c:	449b      	add	fp, r3
 800820e:	4419      	add	r1, r3
 8008210:	449a      	add	sl, r3
 8008212:	9b06      	ldr	r3, [sp, #24]
 8008214:	9107      	str	r1, [sp, #28]
 8008216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800821a:	9306      	str	r3, [sp, #24]
 800821c:	9a04      	ldr	r2, [sp, #16]
 800821e:	9807      	ldr	r0, [sp, #28]
 8008220:	edd2 3a00 	vldr	s7, [r2]
 8008224:	ed90 4a00 	vldr	s8, [r0]
 8008228:	eddb 7a00 	vldr	s15, [fp]
 800822c:	ed9a 3a00 	vldr	s6, [sl]
 8008230:	edd2 4a01 	vldr	s9, [r2, #4]
 8008234:	ed90 7a01 	vldr	s14, [r0, #4]
 8008238:	ed9b 2a01 	vldr	s4, [fp, #4]
 800823c:	edda 5a01 	vldr	s11, [sl, #4]
 8008240:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8008244:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008246:	ee73 6a84 	vadd.f32	s13, s7, s8
 800824a:	ee34 6a87 	vadd.f32	s12, s9, s14
 800824e:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8008252:	ee34 7ac7 	vsub.f32	s14, s9, s14
 8008256:	ee33 5a05 	vadd.f32	s10, s6, s10
 800825a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800825e:	ed82 5a00 	vstr	s10, [r2]
 8008262:	ed9b 5a01 	vldr	s10, [fp, #4]
 8008266:	edda 4a01 	vldr	s9, [sl, #4]
 800826a:	ee36 5a05 	vadd.f32	s10, s12, s10
 800826e:	ee72 3a04 	vadd.f32	s7, s4, s8
 8008272:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008276:	ee77 4a67 	vsub.f32	s9, s14, s15
 800827a:	ed82 5a01 	vstr	s10, [r2, #4]
 800827e:	9a05      	ldr	r2, [sp, #20]
 8008280:	ee34 5a83 	vadd.f32	s10, s9, s6
 8008284:	edd2 1a00 	vldr	s3, [r2]
 8008288:	edd2 2a01 	vldr	s5, [r2, #4]
 800828c:	9a02      	ldr	r2, [sp, #8]
 800828e:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8008292:	ee36 6a42 	vsub.f32	s12, s12, s4
 8008296:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800829a:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800829e:	ee65 2a22 	vmul.f32	s5, s10, s5
 80082a2:	ee25 5a21 	vmul.f32	s10, s10, s3
 80082a6:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80082aa:	ee35 5a63 	vsub.f32	s10, s10, s7
 80082ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80082b2:	edcb 2a00 	vstr	s5, [fp]
 80082b6:	ed8b 5a01 	vstr	s10, [fp, #4]
 80082ba:	edd2 3a01 	vldr	s7, [r2, #4]
 80082be:	ed92 5a00 	vldr	s10, [r2]
 80082c2:	9a06      	ldr	r2, [sp, #24]
 80082c4:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80082c8:	ee36 6a65 	vsub.f32	s12, s12, s11
 80082cc:	ee66 4a85 	vmul.f32	s9, s13, s10
 80082d0:	ee26 5a05 	vmul.f32	s10, s12, s10
 80082d4:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80082d8:	ee26 6a23 	vmul.f32	s12, s12, s7
 80082dc:	ee75 6a66 	vsub.f32	s13, s10, s13
 80082e0:	ee34 6a86 	vadd.f32	s12, s9, s12
 80082e4:	ee34 4a42 	vsub.f32	s8, s8, s4
 80082e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80082ec:	edc0 6a01 	vstr	s13, [r0, #4]
 80082f0:	ed80 6a00 	vstr	s12, [r0]
 80082f4:	ed92 6a01 	vldr	s12, [r2, #4]
 80082f8:	9803      	ldr	r0, [sp, #12]
 80082fa:	ee77 7a43 	vsub.f32	s15, s14, s6
 80082fe:	ee75 5a84 	vadd.f32	s11, s11, s8
 8008302:	ed92 7a00 	vldr	s14, [r2]
 8008306:	ee65 6a87 	vmul.f32	s13, s11, s14
 800830a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800830e:	ee65 5a86 	vmul.f32	s11, s11, s12
 8008312:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008316:	ee77 5a65 	vsub.f32	s11, s14, s11
 800831a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800831e:	edca 5a01 	vstr	s11, [sl, #4]
 8008322:	edca 7a00 	vstr	s15, [sl]
 8008326:	6872      	ldr	r2, [r6, #4]
 8008328:	4621      	mov	r1, r4
 800832a:	2304      	movs	r3, #4
 800832c:	f000 f97a 	bl	8008624 <arm_radix8_butterfly_f32>
 8008330:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008332:	6872      	ldr	r2, [r6, #4]
 8008334:	4621      	mov	r1, r4
 8008336:	2304      	movs	r3, #4
 8008338:	f000 f974 	bl	8008624 <arm_radix8_butterfly_f32>
 800833c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800833e:	6872      	ldr	r2, [r6, #4]
 8008340:	4621      	mov	r1, r4
 8008342:	2304      	movs	r3, #4
 8008344:	f000 f96e 	bl	8008624 <arm_radix8_butterfly_f32>
 8008348:	9801      	ldr	r0, [sp, #4]
 800834a:	6872      	ldr	r2, [r6, #4]
 800834c:	4621      	mov	r1, r4
 800834e:	2304      	movs	r3, #4
 8008350:	b00f      	add	sp, #60	; 0x3c
 8008352:	ecbd 8b0a 	vpop	{d8-d12}
 8008356:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835a:	f000 b963 	b.w	8008624 <arm_radix8_butterfly_f32>
 800835e:	bf00      	nop

08008360 <arm_cfft_f32>:
 8008360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008364:	2a01      	cmp	r2, #1
 8008366:	4606      	mov	r6, r0
 8008368:	4617      	mov	r7, r2
 800836a:	460c      	mov	r4, r1
 800836c:	4698      	mov	r8, r3
 800836e:	8805      	ldrh	r5, [r0, #0]
 8008370:	d054      	beq.n	800841c <arm_cfft_f32+0xbc>
 8008372:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008376:	d04c      	beq.n	8008412 <arm_cfft_f32+0xb2>
 8008378:	d916      	bls.n	80083a8 <arm_cfft_f32+0x48>
 800837a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800837e:	d01a      	beq.n	80083b6 <arm_cfft_f32+0x56>
 8008380:	d95c      	bls.n	800843c <arm_cfft_f32+0xdc>
 8008382:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8008386:	d044      	beq.n	8008412 <arm_cfft_f32+0xb2>
 8008388:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800838c:	d105      	bne.n	800839a <arm_cfft_f32+0x3a>
 800838e:	4620      	mov	r0, r4
 8008390:	4629      	mov	r1, r5
 8008392:	6872      	ldr	r2, [r6, #4]
 8008394:	2301      	movs	r3, #1
 8008396:	f000 f945 	bl	8008624 <arm_radix8_butterfly_f32>
 800839a:	f1b8 0f00 	cmp.w	r8, #0
 800839e:	d111      	bne.n	80083c4 <arm_cfft_f32+0x64>
 80083a0:	2f01      	cmp	r7, #1
 80083a2:	d016      	beq.n	80083d2 <arm_cfft_f32+0x72>
 80083a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083a8:	2d20      	cmp	r5, #32
 80083aa:	d032      	beq.n	8008412 <arm_cfft_f32+0xb2>
 80083ac:	d94a      	bls.n	8008444 <arm_cfft_f32+0xe4>
 80083ae:	2d40      	cmp	r5, #64	; 0x40
 80083b0:	d0ed      	beq.n	800838e <arm_cfft_f32+0x2e>
 80083b2:	2d80      	cmp	r5, #128	; 0x80
 80083b4:	d1f1      	bne.n	800839a <arm_cfft_f32+0x3a>
 80083b6:	4630      	mov	r0, r6
 80083b8:	4621      	mov	r1, r4
 80083ba:	f7ff fca1 	bl	8007d00 <arm_cfft_radix8by2_f32>
 80083be:	f1b8 0f00 	cmp.w	r8, #0
 80083c2:	d0ed      	beq.n	80083a0 <arm_cfft_f32+0x40>
 80083c4:	4620      	mov	r0, r4
 80083c6:	89b1      	ldrh	r1, [r6, #12]
 80083c8:	68b2      	ldr	r2, [r6, #8]
 80083ca:	f7f7 ff01 	bl	80001d0 <arm_bitreversal_32>
 80083ce:	2f01      	cmp	r7, #1
 80083d0:	d1e8      	bne.n	80083a4 <arm_cfft_f32+0x44>
 80083d2:	ee07 5a90 	vmov	s15, r5
 80083d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083da:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80083de:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 80083e2:	2d00      	cmp	r5, #0
 80083e4:	d0de      	beq.n	80083a4 <arm_cfft_f32+0x44>
 80083e6:	f104 0108 	add.w	r1, r4, #8
 80083ea:	2300      	movs	r3, #0
 80083ec:	3301      	adds	r3, #1
 80083ee:	429d      	cmp	r5, r3
 80083f0:	f101 0108 	add.w	r1, r1, #8
 80083f4:	ed11 7a04 	vldr	s14, [r1, #-16]
 80083f8:	ed51 7a03 	vldr	s15, [r1, #-12]
 80083fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008400:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008404:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008408:	ed41 7a03 	vstr	s15, [r1, #-12]
 800840c:	d1ee      	bne.n	80083ec <arm_cfft_f32+0x8c>
 800840e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008412:	4630      	mov	r0, r6
 8008414:	4621      	mov	r1, r4
 8008416:	f7ff fd45 	bl	8007ea4 <arm_cfft_radix8by4_f32>
 800841a:	e7be      	b.n	800839a <arm_cfft_f32+0x3a>
 800841c:	b1ad      	cbz	r5, 800844a <arm_cfft_f32+0xea>
 800841e:	f101 030c 	add.w	r3, r1, #12
 8008422:	2200      	movs	r2, #0
 8008424:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008428:	3201      	adds	r2, #1
 800842a:	eef1 7a67 	vneg.f32	s15, s15
 800842e:	4295      	cmp	r5, r2
 8008430:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008434:	f103 0308 	add.w	r3, r3, #8
 8008438:	d1f4      	bne.n	8008424 <arm_cfft_f32+0xc4>
 800843a:	e79a      	b.n	8008372 <arm_cfft_f32+0x12>
 800843c:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008440:	d0a5      	beq.n	800838e <arm_cfft_f32+0x2e>
 8008442:	e7aa      	b.n	800839a <arm_cfft_f32+0x3a>
 8008444:	2d10      	cmp	r5, #16
 8008446:	d0b6      	beq.n	80083b6 <arm_cfft_f32+0x56>
 8008448:	e7a7      	b.n	800839a <arm_cfft_f32+0x3a>
 800844a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800844e:	d894      	bhi.n	800837a <arm_cfft_f32+0x1a>
 8008450:	e7aa      	b.n	80083a8 <arm_cfft_f32+0x48>
 8008452:	bf00      	nop

08008454 <arm_cmplx_mag_f32>:
 8008454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008458:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800845c:	b084      	sub	sp, #16
 800845e:	d07f      	beq.n	8008560 <arm_cmplx_mag_f32+0x10c>
 8008460:	2700      	movs	r7, #0
 8008462:	f100 0420 	add.w	r4, r0, #32
 8008466:	f101 0510 	add.w	r5, r1, #16
 800846a:	4646      	mov	r6, r8
 800846c:	e05a      	b.n	8008524 <arm_cmplx_mag_f32+0xd0>
 800846e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008472:	eeb4 0a40 	vcmp.f32	s0, s0
 8008476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800847a:	f040 80a4 	bne.w	80085c6 <arm_cmplx_mag_f32+0x172>
 800847e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8008482:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008486:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800848a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800848e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008492:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008496:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800849a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800849e:	f2c0 808f 	blt.w	80085c0 <arm_cmplx_mag_f32+0x16c>
 80084a2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80084a6:	eeb4 0a40 	vcmp.f32	s0, s0
 80084aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ae:	f040 80af 	bne.w	8008610 <arm_cmplx_mag_f32+0x1bc>
 80084b2:	ed05 0a03 	vstr	s0, [r5, #-12]
 80084b6:	ed54 7a04 	vldr	s15, [r4, #-16]
 80084ba:	ed14 0a03 	vldr	s0, [r4, #-12]
 80084be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80084c2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80084c6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80084ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80084ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d2:	db72      	blt.n	80085ba <arm_cmplx_mag_f32+0x166>
 80084d4:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80084d8:	eeb4 0a40 	vcmp.f32	s0, s0
 80084dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084e0:	f040 808c 	bne.w	80085fc <arm_cmplx_mag_f32+0x1a8>
 80084e4:	ed05 0a02 	vstr	s0, [r5, #-8]
 80084e8:	ed54 7a02 	vldr	s15, [r4, #-8]
 80084ec:	ed14 0a01 	vldr	s0, [r4, #-4]
 80084f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80084f4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80084f8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80084fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008504:	db20      	blt.n	8008548 <arm_cmplx_mag_f32+0xf4>
 8008506:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800850a:	eeb4 0a40 	vcmp.f32	s0, s0
 800850e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008512:	d169      	bne.n	80085e8 <arm_cmplx_mag_f32+0x194>
 8008514:	3e01      	subs	r6, #1
 8008516:	ed05 0a01 	vstr	s0, [r5, #-4]
 800851a:	f104 0420 	add.w	r4, r4, #32
 800851e:	f105 0510 	add.w	r5, r5, #16
 8008522:	d019      	beq.n	8008558 <arm_cmplx_mag_f32+0x104>
 8008524:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8008528:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800852c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008530:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008534:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008538:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800853c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008540:	da95      	bge.n	800846e <arm_cmplx_mag_f32+0x1a>
 8008542:	f845 7c10 	str.w	r7, [r5, #-16]
 8008546:	e79c      	b.n	8008482 <arm_cmplx_mag_f32+0x2e>
 8008548:	3e01      	subs	r6, #1
 800854a:	f845 7c04 	str.w	r7, [r5, #-4]
 800854e:	f104 0420 	add.w	r4, r4, #32
 8008552:	f105 0510 	add.w	r5, r5, #16
 8008556:	d1e5      	bne.n	8008524 <arm_cmplx_mag_f32+0xd0>
 8008558:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800855c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8008560:	f012 0503 	ands.w	r5, r2, #3
 8008564:	d026      	beq.n	80085b4 <arm_cmplx_mag_f32+0x160>
 8008566:	2600      	movs	r6, #0
 8008568:	f100 0408 	add.w	r4, r0, #8
 800856c:	e00c      	b.n	8008588 <arm_cmplx_mag_f32+0x134>
 800856e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008572:	eeb4 0a40 	vcmp.f32	s0, s0
 8008576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800857a:	d12e      	bne.n	80085da <arm_cmplx_mag_f32+0x186>
 800857c:	3d01      	subs	r5, #1
 800857e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008582:	f104 0408 	add.w	r4, r4, #8
 8008586:	d015      	beq.n	80085b4 <arm_cmplx_mag_f32+0x160>
 8008588:	ed54 7a02 	vldr	s15, [r4, #-8]
 800858c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008590:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008594:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008598:	3104      	adds	r1, #4
 800859a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800859e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80085a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a6:	dae2      	bge.n	800856e <arm_cmplx_mag_f32+0x11a>
 80085a8:	3d01      	subs	r5, #1
 80085aa:	f841 6c04 	str.w	r6, [r1, #-4]
 80085ae:	f104 0408 	add.w	r4, r4, #8
 80085b2:	d1e9      	bne.n	8008588 <arm_cmplx_mag_f32+0x134>
 80085b4:	b004      	add	sp, #16
 80085b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085ba:	f845 7c08 	str.w	r7, [r5, #-8]
 80085be:	e793      	b.n	80084e8 <arm_cmplx_mag_f32+0x94>
 80085c0:	f845 7c0c 	str.w	r7, [r5, #-12]
 80085c4:	e777      	b.n	80084b6 <arm_cmplx_mag_f32+0x62>
 80085c6:	eeb0 0a67 	vmov.f32	s0, s15
 80085ca:	9203      	str	r2, [sp, #12]
 80085cc:	9102      	str	r1, [sp, #8]
 80085ce:	9001      	str	r0, [sp, #4]
 80085d0:	f003 fac6 	bl	800bb60 <sqrtf>
 80085d4:	a801      	add	r0, sp, #4
 80085d6:	c807      	ldmia	r0, {r0, r1, r2}
 80085d8:	e751      	b.n	800847e <arm_cmplx_mag_f32+0x2a>
 80085da:	eeb0 0a67 	vmov.f32	s0, s15
 80085de:	9101      	str	r1, [sp, #4]
 80085e0:	f003 fabe 	bl	800bb60 <sqrtf>
 80085e4:	9901      	ldr	r1, [sp, #4]
 80085e6:	e7c9      	b.n	800857c <arm_cmplx_mag_f32+0x128>
 80085e8:	eeb0 0a67 	vmov.f32	s0, s15
 80085ec:	9203      	str	r2, [sp, #12]
 80085ee:	9102      	str	r1, [sp, #8]
 80085f0:	9001      	str	r0, [sp, #4]
 80085f2:	f003 fab5 	bl	800bb60 <sqrtf>
 80085f6:	a801      	add	r0, sp, #4
 80085f8:	c807      	ldmia	r0, {r0, r1, r2}
 80085fa:	e78b      	b.n	8008514 <arm_cmplx_mag_f32+0xc0>
 80085fc:	eeb0 0a67 	vmov.f32	s0, s15
 8008600:	9203      	str	r2, [sp, #12]
 8008602:	9102      	str	r1, [sp, #8]
 8008604:	9001      	str	r0, [sp, #4]
 8008606:	f003 faab 	bl	800bb60 <sqrtf>
 800860a:	a801      	add	r0, sp, #4
 800860c:	c807      	ldmia	r0, {r0, r1, r2}
 800860e:	e769      	b.n	80084e4 <arm_cmplx_mag_f32+0x90>
 8008610:	eeb0 0a67 	vmov.f32	s0, s15
 8008614:	9203      	str	r2, [sp, #12]
 8008616:	9102      	str	r1, [sp, #8]
 8008618:	9001      	str	r0, [sp, #4]
 800861a:	f003 faa1 	bl	800bb60 <sqrtf>
 800861e:	a801      	add	r0, sp, #4
 8008620:	c807      	ldmia	r0, {r0, r1, r2}
 8008622:	e746      	b.n	80084b2 <arm_cmplx_mag_f32+0x5e>

08008624 <arm_radix8_butterfly_f32>:
 8008624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008628:	ed2d 8b10 	vpush	{d8-d15}
 800862c:	b09d      	sub	sp, #116	; 0x74
 800862e:	461c      	mov	r4, r3
 8008630:	ed9f bac8 	vldr	s22, [pc, #800]	; 8008954 <arm_radix8_butterfly_f32+0x330>
 8008634:	921a      	str	r2, [sp, #104]	; 0x68
 8008636:	1d03      	adds	r3, r0, #4
 8008638:	4682      	mov	sl, r0
 800863a:	4689      	mov	r9, r1
 800863c:	468b      	mov	fp, r1
 800863e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008640:	9400      	str	r4, [sp, #0]
 8008642:	469e      	mov	lr, r3
 8008644:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008648:	005a      	lsls	r2, r3, #1
 800864a:	18d6      	adds	r6, r2, r3
 800864c:	18f5      	adds	r5, r6, r3
 800864e:	9203      	str	r2, [sp, #12]
 8008650:	195a      	adds	r2, r3, r5
 8008652:	18d0      	adds	r0, r2, r3
 8008654:	00df      	lsls	r7, r3, #3
 8008656:	1819      	adds	r1, r3, r0
 8008658:	463c      	mov	r4, r7
 800865a:	9701      	str	r7, [sp, #4]
 800865c:	4457      	add	r7, sl
 800865e:	930c      	str	r3, [sp, #48]	; 0x30
 8008660:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8008664:	011b      	lsls	r3, r3, #4
 8008666:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800866a:	eb07 0c04 	add.w	ip, r7, r4
 800866e:	9c00      	ldr	r4, [sp, #0]
 8008670:	9302      	str	r3, [sp, #8]
 8008672:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8008676:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800867a:	3204      	adds	r2, #4
 800867c:	3104      	adds	r1, #4
 800867e:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8008682:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008686:	f04f 0800 	mov.w	r8, #0
 800868a:	eddc 7a00 	vldr	s15, [ip]
 800868e:	edd7 6a00 	vldr	s13, [r7]
 8008692:	edd6 3a00 	vldr	s7, [r6]
 8008696:	ed5e aa01 	vldr	s21, [lr, #-4]
 800869a:	edd5 4a00 	vldr	s9, [r5]
 800869e:	ed90 2a00 	vldr	s4, [r0]
 80086a2:	ed12 7a01 	vldr	s14, [r2, #-4]
 80086a6:	ed51 0a01 	vldr	s1, [r1, #-4]
 80086aa:	ee77 8a82 	vadd.f32	s17, s15, s4
 80086ae:	ee33 4aa0 	vadd.f32	s8, s7, s1
 80086b2:	ee76 1a87 	vadd.f32	s3, s13, s14
 80086b6:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 80086ba:	ee31 6a84 	vadd.f32	s12, s3, s8
 80086be:	ee33 5a28 	vadd.f32	s10, s6, s17
 80086c2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80086c6:	ee75 6a06 	vadd.f32	s13, s10, s12
 80086ca:	ee35 5a46 	vsub.f32	s10, s10, s12
 80086ce:	ed4e 6a01 	vstr	s13, [lr, #-4]
 80086d2:	ed85 5a00 	vstr	s10, [r5]
 80086d6:	ed96 1a01 	vldr	s2, [r6, #4]
 80086da:	edd7 5a01 	vldr	s11, [r7, #4]
 80086de:	ed92 aa00 	vldr	s20, [r2]
 80086e2:	ed91 6a00 	vldr	s12, [r1]
 80086e6:	ed9e 9a00 	vldr	s18, [lr]
 80086ea:	ed95 5a01 	vldr	s10, [r5, #4]
 80086ee:	eddc 6a01 	vldr	s13, [ip, #4]
 80086f2:	edd0 9a01 	vldr	s19, [r0, #4]
 80086f6:	ee73 0ae0 	vsub.f32	s1, s7, s1
 80086fa:	ee71 2a46 	vsub.f32	s5, s2, s12
 80086fe:	ee75 3aca 	vsub.f32	s7, s11, s20
 8008702:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008706:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800870a:	ee37 7a20 	vadd.f32	s14, s14, s1
 800870e:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8008712:	ee37 2ac2 	vsub.f32	s4, s15, s4
 8008716:	ee79 3a05 	vadd.f32	s7, s18, s10
 800871a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800871e:	ee39 5a45 	vsub.f32	s10, s18, s10
 8008722:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8008726:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800872a:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800872e:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008732:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008736:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800873a:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800873e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008742:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008746:	ee36 0a88 	vadd.f32	s0, s13, s16
 800874a:	ee75 8a86 	vadd.f32	s17, s11, s12
 800874e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008752:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8008756:	ee75 6a62 	vsub.f32	s13, s10, s5
 800875a:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800875e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8008762:	ee33 1a89 	vadd.f32	s2, s7, s18
 8008766:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800876a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800876e:	ee75 4a22 	vadd.f32	s9, s10, s5
 8008772:	ee32 5a27 	vadd.f32	s10, s4, s15
 8008776:	ee72 7a67 	vsub.f32	s15, s4, s15
 800877a:	ee33 8a06 	vadd.f32	s16, s6, s12
 800877e:	ee75 2a87 	vadd.f32	s5, s11, s14
 8008782:	ee31 9a28 	vadd.f32	s18, s2, s17
 8008786:	ee33 6a46 	vsub.f32	s12, s6, s12
 800878a:	ee74 0a61 	vsub.f32	s1, s8, s3
 800878e:	ee33 2a80 	vadd.f32	s4, s7, s0
 8008792:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008796:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800879a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800879e:	ee31 1a68 	vsub.f32	s2, s2, s17
 80087a2:	ee34 4a21 	vadd.f32	s8, s8, s3
 80087a6:	ee73 3ac0 	vsub.f32	s7, s7, s0
 80087aa:	ee74 4a85 	vadd.f32	s9, s9, s10
 80087ae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80087b2:	44d8      	add	r8, fp
 80087b4:	45c1      	cmp	r9, r8
 80087b6:	ed8e 9a00 	vstr	s18, [lr]
 80087ba:	ed85 1a01 	vstr	s2, [r5, #4]
 80087be:	449e      	add	lr, r3
 80087c0:	ed8c 8a00 	vstr	s16, [ip]
 80087c4:	441d      	add	r5, r3
 80087c6:	ed80 6a00 	vstr	s12, [r0]
 80087ca:	edcc 0a01 	vstr	s1, [ip, #4]
 80087ce:	ed80 4a01 	vstr	s8, [r0, #4]
 80087d2:	449c      	add	ip, r3
 80087d4:	ed87 2a00 	vstr	s4, [r7]
 80087d8:	4418      	add	r0, r3
 80087da:	ed41 3a01 	vstr	s7, [r1, #-4]
 80087de:	ed42 2a01 	vstr	s5, [r2, #-4]
 80087e2:	ed86 7a00 	vstr	s14, [r6]
 80087e6:	ed87 3a01 	vstr	s6, [r7, #4]
 80087ea:	edc1 4a00 	vstr	s9, [r1]
 80087ee:	441f      	add	r7, r3
 80087f0:	edc2 5a00 	vstr	s11, [r2]
 80087f4:	4419      	add	r1, r3
 80087f6:	edc6 6a01 	vstr	s13, [r6, #4]
 80087fa:	441a      	add	r2, r3
 80087fc:	441e      	add	r6, r3
 80087fe:	f63f af44 	bhi.w	800868a <arm_radix8_butterfly_f32+0x66>
 8008802:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008804:	2907      	cmp	r1, #7
 8008806:	4620      	mov	r0, r4
 8008808:	f240 81e9 	bls.w	8008bde <arm_radix8_butterfly_f32+0x5ba>
 800880c:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8008810:	193e      	adds	r6, r7, r4
 8008812:	1935      	adds	r5, r6, r4
 8008814:	9c03      	ldr	r4, [sp, #12]
 8008816:	9000      	str	r0, [sp, #0]
 8008818:	4622      	mov	r2, r4
 800881a:	3201      	adds	r2, #1
 800881c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008820:	9900      	ldr	r1, [sp, #0]
 8008822:	1828      	adds	r0, r5, r0
 8008824:	eb00 0e01 	add.w	lr, r0, r1
 8008828:	990c      	ldr	r1, [sp, #48]	; 0x30
 800882a:	440a      	add	r2, r1
 800882c:	eb04 0c01 	add.w	ip, r4, r1
 8008830:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8008834:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8008838:	9a00      	ldr	r2, [sp, #0]
 800883a:	940f      	str	r4, [sp, #60]	; 0x3c
 800883c:	00ed      	lsls	r5, r5, #3
 800883e:	9511      	str	r5, [sp, #68]	; 0x44
 8008840:	00d5      	lsls	r5, r2, #3
 8008842:	950d      	str	r5, [sp, #52]	; 0x34
 8008844:	9d01      	ldr	r5, [sp, #4]
 8008846:	3508      	adds	r5, #8
 8008848:	9516      	str	r5, [sp, #88]	; 0x58
 800884a:	9d02      	ldr	r5, [sp, #8]
 800884c:	3508      	adds	r5, #8
 800884e:	0114      	lsls	r4, r2, #4
 8008850:	9517      	str	r5, [sp, #92]	; 0x5c
 8008852:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008854:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008856:	940e      	str	r4, [sp, #56]	; 0x38
 8008858:	00c0      	lsls	r0, r0, #3
 800885a:	9010      	str	r0, [sp, #64]	; 0x40
 800885c:	18aa      	adds	r2, r5, r2
 800885e:	9207      	str	r2, [sp, #28]
 8008860:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008862:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008864:	18aa      	adds	r2, r5, r2
 8008866:	9208      	str	r2, [sp, #32]
 8008868:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800886a:	18aa      	adds	r2, r5, r2
 800886c:	9209      	str	r2, [sp, #36]	; 0x24
 800886e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008872:	f10e 0204 	add.w	r2, lr, #4
 8008876:	920a      	str	r2, [sp, #40]	; 0x28
 8008878:	00c9      	lsls	r1, r1, #3
 800887a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800887c:	310c      	adds	r1, #12
 800887e:	00f6      	lsls	r6, r6, #3
 8008880:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8008884:	9114      	str	r1, [sp, #80]	; 0x50
 8008886:	18a9      	adds	r1, r5, r2
 8008888:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800888a:	9612      	str	r6, [sp, #72]	; 0x48
 800888c:	00ff      	lsls	r7, r7, #3
 800888e:	19ae      	adds	r6, r5, r6
 8008890:	3008      	adds	r0, #8
 8008892:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8008896:	9606      	str	r6, [sp, #24]
 8008898:	9019      	str	r0, [sp, #100]	; 0x64
 800889a:	18aa      	adds	r2, r5, r2
 800889c:	0164      	lsls	r4, r4, #5
 800889e:	19ee      	adds	r6, r5, r7
 80088a0:	f10c 000c 	add.w	r0, ip, #12
 80088a4:	9713      	str	r7, [sp, #76]	; 0x4c
 80088a6:	9604      	str	r6, [sp, #16]
 80088a8:	9015      	str	r0, [sp, #84]	; 0x54
 80088aa:	9103      	str	r1, [sp, #12]
 80088ac:	9205      	str	r2, [sp, #20]
 80088ae:	f104 0208 	add.w	r2, r4, #8
 80088b2:	9218      	str	r2, [sp, #96]	; 0x60
 80088b4:	f04f 0801 	mov.w	r8, #1
 80088b8:	2200      	movs	r2, #0
 80088ba:	f102 0108 	add.w	r1, r2, #8
 80088be:	460f      	mov	r7, r1
 80088c0:	910b      	str	r1, [sp, #44]	; 0x2c
 80088c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80088c4:	188e      	adds	r6, r1, r2
 80088c6:	9916      	ldr	r1, [sp, #88]	; 0x58
 80088c8:	188d      	adds	r5, r1, r2
 80088ca:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80088cc:	188c      	adds	r4, r1, r2
 80088ce:	9919      	ldr	r1, [sp, #100]	; 0x64
 80088d0:	1888      	adds	r0, r1, r2
 80088d2:	9914      	ldr	r1, [sp, #80]	; 0x50
 80088d4:	eb01 0c02 	add.w	ip, r1, r2
 80088d8:	9915      	ldr	r1, [sp, #84]	; 0x54
 80088da:	440a      	add	r2, r1
 80088dc:	9903      	ldr	r1, [sp, #12]
 80088de:	edd1 fa00 	vldr	s31, [r1]
 80088e2:	9905      	ldr	r1, [sp, #20]
 80088e4:	ed91 fa00 	vldr	s30, [r1]
 80088e8:	9904      	ldr	r1, [sp, #16]
 80088ea:	edd1 ea00 	vldr	s29, [r1]
 80088ee:	9906      	ldr	r1, [sp, #24]
 80088f0:	ed91 ea00 	vldr	s28, [r1]
 80088f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088f6:	edd1 da00 	vldr	s27, [r1]
 80088fa:	9908      	ldr	r1, [sp, #32]
 80088fc:	ed91 da00 	vldr	s26, [r1]
 8008900:	9907      	ldr	r1, [sp, #28]
 8008902:	edd1 ca00 	vldr	s25, [r1]
 8008906:	9903      	ldr	r1, [sp, #12]
 8008908:	ed91 ca01 	vldr	s24, [r1, #4]
 800890c:	9905      	ldr	r1, [sp, #20]
 800890e:	edd1 ba01 	vldr	s23, [r1, #4]
 8008912:	9904      	ldr	r1, [sp, #16]
 8008914:	edd1 aa01 	vldr	s21, [r1, #4]
 8008918:	9906      	ldr	r1, [sp, #24]
 800891a:	ed91 aa01 	vldr	s20, [r1, #4]
 800891e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008920:	edd1 7a01 	vldr	s15, [r1, #4]
 8008924:	9908      	ldr	r1, [sp, #32]
 8008926:	edcd 7a00 	vstr	s15, [sp]
 800892a:	edd1 7a01 	vldr	s15, [r1, #4]
 800892e:	9907      	ldr	r1, [sp, #28]
 8008930:	edcd 7a01 	vstr	s15, [sp, #4]
 8008934:	edd1 7a01 	vldr	s15, [r1, #4]
 8008938:	eb0a 0e07 	add.w	lr, sl, r7
 800893c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800893e:	edcd 7a02 	vstr	s15, [sp, #8]
 8008942:	eb0c 010a 	add.w	r1, ip, sl
 8008946:	4456      	add	r6, sl
 8008948:	4455      	add	r5, sl
 800894a:	4454      	add	r4, sl
 800894c:	4450      	add	r0, sl
 800894e:	4452      	add	r2, sl
 8008950:	46c4      	mov	ip, r8
 8008952:	e001      	b.n	8008958 <arm_radix8_butterfly_f32+0x334>
 8008954:	3f3504f3 	.word	0x3f3504f3
 8008958:	ed96 5a00 	vldr	s10, [r6]
 800895c:	ed52 9a01 	vldr	s19, [r2, #-4]
 8008960:	ed11 6a01 	vldr	s12, [r1, #-4]
 8008964:	edd0 7a00 	vldr	s15, [r0]
 8008968:	ed17 7a01 	vldr	s14, [r7, #-4]
 800896c:	edde 3a00 	vldr	s7, [lr]
 8008970:	ed94 3a00 	vldr	s6, [r4]
 8008974:	ed95 2a00 	vldr	s4, [r5]
 8008978:	ed9e 0a01 	vldr	s0, [lr, #4]
 800897c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008980:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008984:	ee33 4a29 	vadd.f32	s8, s6, s19
 8008988:	ee77 4a87 	vadd.f32	s9, s15, s14
 800898c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008990:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008994:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008998:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800899c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80089a0:	ed8e 6a00 	vstr	s12, [lr]
 80089a4:	edd0 8a01 	vldr	s17, [r0, #4]
 80089a8:	ed95 9a01 	vldr	s18, [r5, #4]
 80089ac:	edd1 2a00 	vldr	s5, [r1]
 80089b0:	ed97 7a00 	vldr	s14, [r7]
 80089b4:	edd4 0a01 	vldr	s1, [r4, #4]
 80089b8:	ed96 6a01 	vldr	s12, [r6, #4]
 80089bc:	edd2 5a00 	vldr	s11, [r2]
 80089c0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80089c4:	ee33 3a69 	vsub.f32	s6, s6, s19
 80089c8:	ee39 5a62 	vsub.f32	s10, s18, s5
 80089cc:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80089d0:	ee38 4a44 	vsub.f32	s8, s16, s8
 80089d4:	ee38 7a87 	vadd.f32	s14, s17, s14
 80089d8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80089dc:	ee79 2a22 	vadd.f32	s5, s18, s5
 80089e0:	ee75 8a69 	vsub.f32	s17, s10, s19
 80089e4:	ee32 9a27 	vadd.f32	s18, s4, s15
 80089e8:	ee35 5a29 	vadd.f32	s10, s10, s19
 80089ec:	ee72 7a67 	vsub.f32	s15, s4, s15
 80089f0:	ee30 2a06 	vadd.f32	s4, s0, s12
 80089f4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80089f8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80089fc:	ee32 9a08 	vadd.f32	s18, s4, s16
 8008a00:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008a04:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008a08:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008a0c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008a10:	ee32 1a87 	vadd.f32	s2, s5, s14
 8008a14:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008a18:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008a1c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008a20:	ee73 0a29 	vadd.f32	s1, s6, s19
 8008a24:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008a28:	ee33 3a69 	vsub.f32	s6, s6, s19
 8008a2c:	ee32 7a64 	vsub.f32	s14, s4, s9
 8008a30:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8008a34:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008a38:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008a3c:	ee75 8a85 	vadd.f32	s17, s11, s10
 8008a40:	ee74 3a22 	vadd.f32	s7, s8, s5
 8008a44:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8008a48:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008a4c:	ee79 1a41 	vsub.f32	s3, s18, s2
 8008a50:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8008a54:	ee76 5a43 	vsub.f32	s11, s12, s6
 8008a58:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008a5c:	ee72 4a24 	vadd.f32	s9, s4, s9
 8008a60:	ee30 4a60 	vsub.f32	s8, s0, s1
 8008a64:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8008a68:	ee30 0a20 	vadd.f32	s0, s0, s1
 8008a6c:	ee77 9a85 	vadd.f32	s19, s15, s10
 8008a70:	ee36 6a03 	vadd.f32	s12, s12, s6
 8008a74:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8008a78:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8008a7c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8008a80:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8008a84:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8008a88:	ee39 1a01 	vadd.f32	s2, s18, s2
 8008a8c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8008a90:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8008a94:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8008a98:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8008a9c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8008aa0:	ee35 3a03 	vadd.f32	s6, s10, s6
 8008aa4:	ee72 6a66 	vsub.f32	s13, s4, s13
 8008aa8:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8008aac:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8008ab0:	ed9d 4a02 	vldr	s8, [sp, #8]
 8008ab4:	ed8e 1a01 	vstr	s2, [lr, #4]
 8008ab8:	ee77 3a63 	vsub.f32	s7, s14, s7
 8008abc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008ac0:	ed9d 7a01 	vldr	s14, [sp, #4]
 8008ac4:	ed86 3a00 	vstr	s6, [r6]
 8008ac8:	ee30 9a89 	vadd.f32	s18, s1, s18
 8008acc:	ee32 2a05 	vadd.f32	s4, s4, s10
 8008ad0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8008ad4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8008ad8:	ee67 2a22 	vmul.f32	s5, s14, s5
 8008adc:	ee64 1a00 	vmul.f32	s3, s8, s0
 8008ae0:	ee27 7a24 	vmul.f32	s14, s14, s9
 8008ae4:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8008ae8:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8008aec:	ee64 8a28 	vmul.f32	s17, s8, s17
 8008af0:	ed9d 4a00 	vldr	s8, [sp]
 8008af4:	edc6 6a01 	vstr	s13, [r6, #4]
 8008af8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008afc:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8008b00:	ee64 9a29 	vmul.f32	s19, s8, s19
 8008b04:	ee24 4a25 	vmul.f32	s8, s8, s11
 8008b08:	ee30 7a87 	vadd.f32	s14, s1, s14
 8008b0c:	ee74 4a84 	vadd.f32	s9, s9, s8
 8008b10:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8008b14:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8008b18:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8008b1c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8008b20:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8008b24:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8008b28:	ee75 1a21 	vadd.f32	s3, s10, s3
 8008b2c:	ee30 0a68 	vsub.f32	s0, s0, s17
 8008b30:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8008b34:	ee70 0a84 	vadd.f32	s1, s1, s8
 8008b38:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008b3c:	44dc      	add	ip, fp
 8008b3e:	45e1      	cmp	r9, ip
 8008b40:	ed84 9a00 	vstr	s18, [r4]
 8008b44:	edc4 3a01 	vstr	s7, [r4, #4]
 8008b48:	449e      	add	lr, r3
 8008b4a:	ed02 7a01 	vstr	s14, [r2, #-4]
 8008b4e:	edc2 2a00 	vstr	s5, [r2]
 8008b52:	441e      	add	r6, r3
 8008b54:	ed85 2a00 	vstr	s4, [r5]
 8008b58:	ed85 8a01 	vstr	s16, [r5, #4]
 8008b5c:	441c      	add	r4, r3
 8008b5e:	ed47 1a01 	vstr	s3, [r7, #-4]
 8008b62:	ed87 0a00 	vstr	s0, [r7]
 8008b66:	441a      	add	r2, r3
 8008b68:	ed41 4a01 	vstr	s9, [r1, #-4]
 8008b6c:	edc1 9a00 	vstr	s19, [r1]
 8008b70:	441d      	add	r5, r3
 8008b72:	edc0 0a00 	vstr	s1, [r0]
 8008b76:	441f      	add	r7, r3
 8008b78:	ed80 6a01 	vstr	s12, [r0, #4]
 8008b7c:	4419      	add	r1, r3
 8008b7e:	4418      	add	r0, r3
 8008b80:	f63f aeea 	bhi.w	8008958 <arm_radix8_butterfly_f32+0x334>
 8008b84:	9a03      	ldr	r2, [sp, #12]
 8008b86:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008b88:	440a      	add	r2, r1
 8008b8a:	9203      	str	r2, [sp, #12]
 8008b8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008b8e:	9a05      	ldr	r2, [sp, #20]
 8008b90:	440a      	add	r2, r1
 8008b92:	9205      	str	r2, [sp, #20]
 8008b94:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008b96:	9a04      	ldr	r2, [sp, #16]
 8008b98:	440a      	add	r2, r1
 8008b9a:	9204      	str	r2, [sp, #16]
 8008b9c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008b9e:	9a06      	ldr	r2, [sp, #24]
 8008ba0:	440a      	add	r2, r1
 8008ba2:	9206      	str	r2, [sp, #24]
 8008ba4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ba8:	440a      	add	r2, r1
 8008baa:	9209      	str	r2, [sp, #36]	; 0x24
 8008bac:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008bae:	9a08      	ldr	r2, [sp, #32]
 8008bb0:	440a      	add	r2, r1
 8008bb2:	9208      	str	r2, [sp, #32]
 8008bb4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008bb6:	9a07      	ldr	r2, [sp, #28]
 8008bb8:	440a      	add	r2, r1
 8008bba:	9207      	str	r2, [sp, #28]
 8008bbc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bc0:	f108 0801 	add.w	r8, r8, #1
 8008bc4:	3208      	adds	r2, #8
 8008bc6:	4588      	cmp	r8, r1
 8008bc8:	920a      	str	r2, [sp, #40]	; 0x28
 8008bca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008bcc:	f47f ae75 	bne.w	80088ba <arm_radix8_butterfly_f32+0x296>
 8008bd0:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	46c3      	mov	fp, r8
 8008bd8:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 8008bdc:	e532      	b.n	8008644 <arm_radix8_butterfly_f32+0x20>
 8008bde:	b01d      	add	sp, #116	; 0x74
 8008be0:	ecbd 8b10 	vpop	{d8-d15}
 8008be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008be8 <__errno>:
 8008be8:	4b01      	ldr	r3, [pc, #4]	; (8008bf0 <__errno+0x8>)
 8008bea:	6818      	ldr	r0, [r3, #0]
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	20000030 	.word	0x20000030

08008bf4 <__libc_init_array>:
 8008bf4:	b570      	push	{r4, r5, r6, lr}
 8008bf6:	4e0d      	ldr	r6, [pc, #52]	; (8008c2c <__libc_init_array+0x38>)
 8008bf8:	4c0d      	ldr	r4, [pc, #52]	; (8008c30 <__libc_init_array+0x3c>)
 8008bfa:	1ba4      	subs	r4, r4, r6
 8008bfc:	10a4      	asrs	r4, r4, #2
 8008bfe:	2500      	movs	r5, #0
 8008c00:	42a5      	cmp	r5, r4
 8008c02:	d109      	bne.n	8008c18 <__libc_init_array+0x24>
 8008c04:	4e0b      	ldr	r6, [pc, #44]	; (8008c34 <__libc_init_array+0x40>)
 8008c06:	4c0c      	ldr	r4, [pc, #48]	; (8008c38 <__libc_init_array+0x44>)
 8008c08:	f004 f842 	bl	800cc90 <_init>
 8008c0c:	1ba4      	subs	r4, r4, r6
 8008c0e:	10a4      	asrs	r4, r4, #2
 8008c10:	2500      	movs	r5, #0
 8008c12:	42a5      	cmp	r5, r4
 8008c14:	d105      	bne.n	8008c22 <__libc_init_array+0x2e>
 8008c16:	bd70      	pop	{r4, r5, r6, pc}
 8008c18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008c1c:	4798      	blx	r3
 8008c1e:	3501      	adds	r5, #1
 8008c20:	e7ee      	b.n	8008c00 <__libc_init_array+0xc>
 8008c22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008c26:	4798      	blx	r3
 8008c28:	3501      	adds	r5, #1
 8008c2a:	e7f2      	b.n	8008c12 <__libc_init_array+0x1e>
 8008c2c:	08020630 	.word	0x08020630
 8008c30:	08020630 	.word	0x08020630
 8008c34:	08020630 	.word	0x08020630
 8008c38:	08020634 	.word	0x08020634

08008c3c <__itoa>:
 8008c3c:	1e93      	subs	r3, r2, #2
 8008c3e:	2b22      	cmp	r3, #34	; 0x22
 8008c40:	b510      	push	{r4, lr}
 8008c42:	460c      	mov	r4, r1
 8008c44:	d904      	bls.n	8008c50 <__itoa+0x14>
 8008c46:	2300      	movs	r3, #0
 8008c48:	700b      	strb	r3, [r1, #0]
 8008c4a:	461c      	mov	r4, r3
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	bd10      	pop	{r4, pc}
 8008c50:	2a0a      	cmp	r2, #10
 8008c52:	d109      	bne.n	8008c68 <__itoa+0x2c>
 8008c54:	2800      	cmp	r0, #0
 8008c56:	da07      	bge.n	8008c68 <__itoa+0x2c>
 8008c58:	232d      	movs	r3, #45	; 0x2d
 8008c5a:	700b      	strb	r3, [r1, #0]
 8008c5c:	4240      	negs	r0, r0
 8008c5e:	2101      	movs	r1, #1
 8008c60:	4421      	add	r1, r4
 8008c62:	f001 fa45 	bl	800a0f0 <__utoa>
 8008c66:	e7f1      	b.n	8008c4c <__itoa+0x10>
 8008c68:	2100      	movs	r1, #0
 8008c6a:	e7f9      	b.n	8008c60 <__itoa+0x24>

08008c6c <itoa>:
 8008c6c:	f7ff bfe6 	b.w	8008c3c <__itoa>

08008c70 <malloc>:
 8008c70:	4b02      	ldr	r3, [pc, #8]	; (8008c7c <malloc+0xc>)
 8008c72:	4601      	mov	r1, r0
 8008c74:	6818      	ldr	r0, [r3, #0]
 8008c76:	f000 b803 	b.w	8008c80 <_malloc_r>
 8008c7a:	bf00      	nop
 8008c7c:	20000030 	.word	0x20000030

08008c80 <_malloc_r>:
 8008c80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c84:	f101 040b 	add.w	r4, r1, #11
 8008c88:	2c16      	cmp	r4, #22
 8008c8a:	4681      	mov	r9, r0
 8008c8c:	d907      	bls.n	8008c9e <_malloc_r+0x1e>
 8008c8e:	f034 0407 	bics.w	r4, r4, #7
 8008c92:	d505      	bpl.n	8008ca0 <_malloc_r+0x20>
 8008c94:	230c      	movs	r3, #12
 8008c96:	f8c9 3000 	str.w	r3, [r9]
 8008c9a:	2600      	movs	r6, #0
 8008c9c:	e131      	b.n	8008f02 <_malloc_r+0x282>
 8008c9e:	2410      	movs	r4, #16
 8008ca0:	428c      	cmp	r4, r1
 8008ca2:	d3f7      	bcc.n	8008c94 <_malloc_r+0x14>
 8008ca4:	4648      	mov	r0, r9
 8008ca6:	f000 fa0d 	bl	80090c4 <__malloc_lock>
 8008caa:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8008cae:	4d9c      	ldr	r5, [pc, #624]	; (8008f20 <_malloc_r+0x2a0>)
 8008cb0:	d236      	bcs.n	8008d20 <_malloc_r+0xa0>
 8008cb2:	f104 0208 	add.w	r2, r4, #8
 8008cb6:	442a      	add	r2, r5
 8008cb8:	f1a2 0108 	sub.w	r1, r2, #8
 8008cbc:	6856      	ldr	r6, [r2, #4]
 8008cbe:	428e      	cmp	r6, r1
 8008cc0:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8008cc4:	d102      	bne.n	8008ccc <_malloc_r+0x4c>
 8008cc6:	68d6      	ldr	r6, [r2, #12]
 8008cc8:	42b2      	cmp	r2, r6
 8008cca:	d010      	beq.n	8008cee <_malloc_r+0x6e>
 8008ccc:	6873      	ldr	r3, [r6, #4]
 8008cce:	68f2      	ldr	r2, [r6, #12]
 8008cd0:	68b1      	ldr	r1, [r6, #8]
 8008cd2:	f023 0303 	bic.w	r3, r3, #3
 8008cd6:	60ca      	str	r2, [r1, #12]
 8008cd8:	4433      	add	r3, r6
 8008cda:	6091      	str	r1, [r2, #8]
 8008cdc:	685a      	ldr	r2, [r3, #4]
 8008cde:	f042 0201 	orr.w	r2, r2, #1
 8008ce2:	605a      	str	r2, [r3, #4]
 8008ce4:	4648      	mov	r0, r9
 8008ce6:	f000 f9f3 	bl	80090d0 <__malloc_unlock>
 8008cea:	3608      	adds	r6, #8
 8008cec:	e109      	b.n	8008f02 <_malloc_r+0x282>
 8008cee:	3302      	adds	r3, #2
 8008cf0:	4a8c      	ldr	r2, [pc, #560]	; (8008f24 <_malloc_r+0x2a4>)
 8008cf2:	692e      	ldr	r6, [r5, #16]
 8008cf4:	4296      	cmp	r6, r2
 8008cf6:	4611      	mov	r1, r2
 8008cf8:	d06d      	beq.n	8008dd6 <_malloc_r+0x156>
 8008cfa:	6870      	ldr	r0, [r6, #4]
 8008cfc:	f020 0003 	bic.w	r0, r0, #3
 8008d00:	1b07      	subs	r7, r0, r4
 8008d02:	2f0f      	cmp	r7, #15
 8008d04:	dd47      	ble.n	8008d96 <_malloc_r+0x116>
 8008d06:	1933      	adds	r3, r6, r4
 8008d08:	f044 0401 	orr.w	r4, r4, #1
 8008d0c:	6074      	str	r4, [r6, #4]
 8008d0e:	616b      	str	r3, [r5, #20]
 8008d10:	612b      	str	r3, [r5, #16]
 8008d12:	60da      	str	r2, [r3, #12]
 8008d14:	609a      	str	r2, [r3, #8]
 8008d16:	f047 0201 	orr.w	r2, r7, #1
 8008d1a:	605a      	str	r2, [r3, #4]
 8008d1c:	5037      	str	r7, [r6, r0]
 8008d1e:	e7e1      	b.n	8008ce4 <_malloc_r+0x64>
 8008d20:	0a63      	lsrs	r3, r4, #9
 8008d22:	d02a      	beq.n	8008d7a <_malloc_r+0xfa>
 8008d24:	2b04      	cmp	r3, #4
 8008d26:	d812      	bhi.n	8008d4e <_malloc_r+0xce>
 8008d28:	09a3      	lsrs	r3, r4, #6
 8008d2a:	3338      	adds	r3, #56	; 0x38
 8008d2c:	1c5a      	adds	r2, r3, #1
 8008d2e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8008d32:	f1a2 0008 	sub.w	r0, r2, #8
 8008d36:	6856      	ldr	r6, [r2, #4]
 8008d38:	4286      	cmp	r6, r0
 8008d3a:	d006      	beq.n	8008d4a <_malloc_r+0xca>
 8008d3c:	6872      	ldr	r2, [r6, #4]
 8008d3e:	f022 0203 	bic.w	r2, r2, #3
 8008d42:	1b11      	subs	r1, r2, r4
 8008d44:	290f      	cmp	r1, #15
 8008d46:	dd1c      	ble.n	8008d82 <_malloc_r+0x102>
 8008d48:	3b01      	subs	r3, #1
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	e7d0      	b.n	8008cf0 <_malloc_r+0x70>
 8008d4e:	2b14      	cmp	r3, #20
 8008d50:	d801      	bhi.n	8008d56 <_malloc_r+0xd6>
 8008d52:	335b      	adds	r3, #91	; 0x5b
 8008d54:	e7ea      	b.n	8008d2c <_malloc_r+0xac>
 8008d56:	2b54      	cmp	r3, #84	; 0x54
 8008d58:	d802      	bhi.n	8008d60 <_malloc_r+0xe0>
 8008d5a:	0b23      	lsrs	r3, r4, #12
 8008d5c:	336e      	adds	r3, #110	; 0x6e
 8008d5e:	e7e5      	b.n	8008d2c <_malloc_r+0xac>
 8008d60:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008d64:	d802      	bhi.n	8008d6c <_malloc_r+0xec>
 8008d66:	0be3      	lsrs	r3, r4, #15
 8008d68:	3377      	adds	r3, #119	; 0x77
 8008d6a:	e7df      	b.n	8008d2c <_malloc_r+0xac>
 8008d6c:	f240 5254 	movw	r2, #1364	; 0x554
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d804      	bhi.n	8008d7e <_malloc_r+0xfe>
 8008d74:	0ca3      	lsrs	r3, r4, #18
 8008d76:	337c      	adds	r3, #124	; 0x7c
 8008d78:	e7d8      	b.n	8008d2c <_malloc_r+0xac>
 8008d7a:	233f      	movs	r3, #63	; 0x3f
 8008d7c:	e7d6      	b.n	8008d2c <_malloc_r+0xac>
 8008d7e:	237e      	movs	r3, #126	; 0x7e
 8008d80:	e7d4      	b.n	8008d2c <_malloc_r+0xac>
 8008d82:	2900      	cmp	r1, #0
 8008d84:	68f1      	ldr	r1, [r6, #12]
 8008d86:	db04      	blt.n	8008d92 <_malloc_r+0x112>
 8008d88:	68b3      	ldr	r3, [r6, #8]
 8008d8a:	60d9      	str	r1, [r3, #12]
 8008d8c:	608b      	str	r3, [r1, #8]
 8008d8e:	18b3      	adds	r3, r6, r2
 8008d90:	e7a4      	b.n	8008cdc <_malloc_r+0x5c>
 8008d92:	460e      	mov	r6, r1
 8008d94:	e7d0      	b.n	8008d38 <_malloc_r+0xb8>
 8008d96:	2f00      	cmp	r7, #0
 8008d98:	616a      	str	r2, [r5, #20]
 8008d9a:	612a      	str	r2, [r5, #16]
 8008d9c:	db05      	blt.n	8008daa <_malloc_r+0x12a>
 8008d9e:	4430      	add	r0, r6
 8008da0:	6843      	ldr	r3, [r0, #4]
 8008da2:	f043 0301 	orr.w	r3, r3, #1
 8008da6:	6043      	str	r3, [r0, #4]
 8008da8:	e79c      	b.n	8008ce4 <_malloc_r+0x64>
 8008daa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008dae:	d244      	bcs.n	8008e3a <_malloc_r+0x1ba>
 8008db0:	08c0      	lsrs	r0, r0, #3
 8008db2:	1087      	asrs	r7, r0, #2
 8008db4:	2201      	movs	r2, #1
 8008db6:	fa02 f707 	lsl.w	r7, r2, r7
 8008dba:	686a      	ldr	r2, [r5, #4]
 8008dbc:	3001      	adds	r0, #1
 8008dbe:	433a      	orrs	r2, r7
 8008dc0:	606a      	str	r2, [r5, #4]
 8008dc2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8008dc6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8008dca:	60b7      	str	r7, [r6, #8]
 8008dcc:	3a08      	subs	r2, #8
 8008dce:	60f2      	str	r2, [r6, #12]
 8008dd0:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8008dd4:	60fe      	str	r6, [r7, #12]
 8008dd6:	2001      	movs	r0, #1
 8008dd8:	109a      	asrs	r2, r3, #2
 8008dda:	fa00 f202 	lsl.w	r2, r0, r2
 8008dde:	6868      	ldr	r0, [r5, #4]
 8008de0:	4282      	cmp	r2, r0
 8008de2:	f200 80a1 	bhi.w	8008f28 <_malloc_r+0x2a8>
 8008de6:	4202      	tst	r2, r0
 8008de8:	d106      	bne.n	8008df8 <_malloc_r+0x178>
 8008dea:	f023 0303 	bic.w	r3, r3, #3
 8008dee:	0052      	lsls	r2, r2, #1
 8008df0:	4202      	tst	r2, r0
 8008df2:	f103 0304 	add.w	r3, r3, #4
 8008df6:	d0fa      	beq.n	8008dee <_malloc_r+0x16e>
 8008df8:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8008dfc:	46e0      	mov	r8, ip
 8008dfe:	469e      	mov	lr, r3
 8008e00:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8008e04:	4546      	cmp	r6, r8
 8008e06:	d153      	bne.n	8008eb0 <_malloc_r+0x230>
 8008e08:	f10e 0e01 	add.w	lr, lr, #1
 8008e0c:	f01e 0f03 	tst.w	lr, #3
 8008e10:	f108 0808 	add.w	r8, r8, #8
 8008e14:	d1f4      	bne.n	8008e00 <_malloc_r+0x180>
 8008e16:	0798      	lsls	r0, r3, #30
 8008e18:	d179      	bne.n	8008f0e <_malloc_r+0x28e>
 8008e1a:	686b      	ldr	r3, [r5, #4]
 8008e1c:	ea23 0302 	bic.w	r3, r3, r2
 8008e20:	606b      	str	r3, [r5, #4]
 8008e22:	6868      	ldr	r0, [r5, #4]
 8008e24:	0052      	lsls	r2, r2, #1
 8008e26:	4282      	cmp	r2, r0
 8008e28:	d87e      	bhi.n	8008f28 <_malloc_r+0x2a8>
 8008e2a:	2a00      	cmp	r2, #0
 8008e2c:	d07c      	beq.n	8008f28 <_malloc_r+0x2a8>
 8008e2e:	4673      	mov	r3, lr
 8008e30:	4202      	tst	r2, r0
 8008e32:	d1e1      	bne.n	8008df8 <_malloc_r+0x178>
 8008e34:	3304      	adds	r3, #4
 8008e36:	0052      	lsls	r2, r2, #1
 8008e38:	e7fa      	b.n	8008e30 <_malloc_r+0x1b0>
 8008e3a:	0a42      	lsrs	r2, r0, #9
 8008e3c:	2a04      	cmp	r2, #4
 8008e3e:	d815      	bhi.n	8008e6c <_malloc_r+0x1ec>
 8008e40:	0982      	lsrs	r2, r0, #6
 8008e42:	3238      	adds	r2, #56	; 0x38
 8008e44:	1c57      	adds	r7, r2, #1
 8008e46:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8008e4a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8008e4e:	45be      	cmp	lr, r7
 8008e50:	d126      	bne.n	8008ea0 <_malloc_r+0x220>
 8008e52:	2001      	movs	r0, #1
 8008e54:	1092      	asrs	r2, r2, #2
 8008e56:	fa00 f202 	lsl.w	r2, r0, r2
 8008e5a:	6868      	ldr	r0, [r5, #4]
 8008e5c:	4310      	orrs	r0, r2
 8008e5e:	6068      	str	r0, [r5, #4]
 8008e60:	f8c6 e00c 	str.w	lr, [r6, #12]
 8008e64:	60b7      	str	r7, [r6, #8]
 8008e66:	f8ce 6008 	str.w	r6, [lr, #8]
 8008e6a:	e7b3      	b.n	8008dd4 <_malloc_r+0x154>
 8008e6c:	2a14      	cmp	r2, #20
 8008e6e:	d801      	bhi.n	8008e74 <_malloc_r+0x1f4>
 8008e70:	325b      	adds	r2, #91	; 0x5b
 8008e72:	e7e7      	b.n	8008e44 <_malloc_r+0x1c4>
 8008e74:	2a54      	cmp	r2, #84	; 0x54
 8008e76:	d802      	bhi.n	8008e7e <_malloc_r+0x1fe>
 8008e78:	0b02      	lsrs	r2, r0, #12
 8008e7a:	326e      	adds	r2, #110	; 0x6e
 8008e7c:	e7e2      	b.n	8008e44 <_malloc_r+0x1c4>
 8008e7e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008e82:	d802      	bhi.n	8008e8a <_malloc_r+0x20a>
 8008e84:	0bc2      	lsrs	r2, r0, #15
 8008e86:	3277      	adds	r2, #119	; 0x77
 8008e88:	e7dc      	b.n	8008e44 <_malloc_r+0x1c4>
 8008e8a:	f240 5754 	movw	r7, #1364	; 0x554
 8008e8e:	42ba      	cmp	r2, r7
 8008e90:	bf9a      	itte	ls
 8008e92:	0c82      	lsrls	r2, r0, #18
 8008e94:	327c      	addls	r2, #124	; 0x7c
 8008e96:	227e      	movhi	r2, #126	; 0x7e
 8008e98:	e7d4      	b.n	8008e44 <_malloc_r+0x1c4>
 8008e9a:	68bf      	ldr	r7, [r7, #8]
 8008e9c:	45be      	cmp	lr, r7
 8008e9e:	d004      	beq.n	8008eaa <_malloc_r+0x22a>
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	f022 0203 	bic.w	r2, r2, #3
 8008ea6:	4290      	cmp	r0, r2
 8008ea8:	d3f7      	bcc.n	8008e9a <_malloc_r+0x21a>
 8008eaa:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8008eae:	e7d7      	b.n	8008e60 <_malloc_r+0x1e0>
 8008eb0:	6870      	ldr	r0, [r6, #4]
 8008eb2:	68f7      	ldr	r7, [r6, #12]
 8008eb4:	f020 0003 	bic.w	r0, r0, #3
 8008eb8:	eba0 0a04 	sub.w	sl, r0, r4
 8008ebc:	f1ba 0f0f 	cmp.w	sl, #15
 8008ec0:	dd10      	ble.n	8008ee4 <_malloc_r+0x264>
 8008ec2:	68b2      	ldr	r2, [r6, #8]
 8008ec4:	1933      	adds	r3, r6, r4
 8008ec6:	f044 0401 	orr.w	r4, r4, #1
 8008eca:	6074      	str	r4, [r6, #4]
 8008ecc:	60d7      	str	r7, [r2, #12]
 8008ece:	60ba      	str	r2, [r7, #8]
 8008ed0:	f04a 0201 	orr.w	r2, sl, #1
 8008ed4:	616b      	str	r3, [r5, #20]
 8008ed6:	612b      	str	r3, [r5, #16]
 8008ed8:	60d9      	str	r1, [r3, #12]
 8008eda:	6099      	str	r1, [r3, #8]
 8008edc:	605a      	str	r2, [r3, #4]
 8008ede:	f846 a000 	str.w	sl, [r6, r0]
 8008ee2:	e6ff      	b.n	8008ce4 <_malloc_r+0x64>
 8008ee4:	f1ba 0f00 	cmp.w	sl, #0
 8008ee8:	db0f      	blt.n	8008f0a <_malloc_r+0x28a>
 8008eea:	4430      	add	r0, r6
 8008eec:	6843      	ldr	r3, [r0, #4]
 8008eee:	f043 0301 	orr.w	r3, r3, #1
 8008ef2:	6043      	str	r3, [r0, #4]
 8008ef4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8008ef8:	4648      	mov	r0, r9
 8008efa:	60df      	str	r7, [r3, #12]
 8008efc:	60bb      	str	r3, [r7, #8]
 8008efe:	f000 f8e7 	bl	80090d0 <__malloc_unlock>
 8008f02:	4630      	mov	r0, r6
 8008f04:	b003      	add	sp, #12
 8008f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f0a:	463e      	mov	r6, r7
 8008f0c:	e77a      	b.n	8008e04 <_malloc_r+0x184>
 8008f0e:	f85c 0908 	ldr.w	r0, [ip], #-8
 8008f12:	4584      	cmp	ip, r0
 8008f14:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f18:	f43f af7d 	beq.w	8008e16 <_malloc_r+0x196>
 8008f1c:	e781      	b.n	8008e22 <_malloc_r+0x1a2>
 8008f1e:	bf00      	nop
 8008f20:	20000124 	.word	0x20000124
 8008f24:	2000012c 	.word	0x2000012c
 8008f28:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8008f2c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8008f30:	f026 0603 	bic.w	r6, r6, #3
 8008f34:	42b4      	cmp	r4, r6
 8008f36:	d803      	bhi.n	8008f40 <_malloc_r+0x2c0>
 8008f38:	1b33      	subs	r3, r6, r4
 8008f3a:	2b0f      	cmp	r3, #15
 8008f3c:	f300 8096 	bgt.w	800906c <_malloc_r+0x3ec>
 8008f40:	4a4f      	ldr	r2, [pc, #316]	; (8009080 <_malloc_r+0x400>)
 8008f42:	6817      	ldr	r7, [r2, #0]
 8008f44:	4a4f      	ldr	r2, [pc, #316]	; (8009084 <_malloc_r+0x404>)
 8008f46:	6811      	ldr	r1, [r2, #0]
 8008f48:	3710      	adds	r7, #16
 8008f4a:	3101      	adds	r1, #1
 8008f4c:	eb0b 0306 	add.w	r3, fp, r6
 8008f50:	4427      	add	r7, r4
 8008f52:	d005      	beq.n	8008f60 <_malloc_r+0x2e0>
 8008f54:	494c      	ldr	r1, [pc, #304]	; (8009088 <_malloc_r+0x408>)
 8008f56:	3901      	subs	r1, #1
 8008f58:	440f      	add	r7, r1
 8008f5a:	3101      	adds	r1, #1
 8008f5c:	4249      	negs	r1, r1
 8008f5e:	400f      	ands	r7, r1
 8008f60:	4639      	mov	r1, r7
 8008f62:	4648      	mov	r0, r9
 8008f64:	9201      	str	r2, [sp, #4]
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	f000 f8b8 	bl	80090dc <_sbrk_r>
 8008f6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008f70:	4680      	mov	r8, r0
 8008f72:	d056      	beq.n	8009022 <_malloc_r+0x3a2>
 8008f74:	9b00      	ldr	r3, [sp, #0]
 8008f76:	9a01      	ldr	r2, [sp, #4]
 8008f78:	4283      	cmp	r3, r0
 8008f7a:	d901      	bls.n	8008f80 <_malloc_r+0x300>
 8008f7c:	45ab      	cmp	fp, r5
 8008f7e:	d150      	bne.n	8009022 <_malloc_r+0x3a2>
 8008f80:	4842      	ldr	r0, [pc, #264]	; (800908c <_malloc_r+0x40c>)
 8008f82:	6801      	ldr	r1, [r0, #0]
 8008f84:	4543      	cmp	r3, r8
 8008f86:	eb07 0e01 	add.w	lr, r7, r1
 8008f8a:	f8c0 e000 	str.w	lr, [r0]
 8008f8e:	4940      	ldr	r1, [pc, #256]	; (8009090 <_malloc_r+0x410>)
 8008f90:	4682      	mov	sl, r0
 8008f92:	d113      	bne.n	8008fbc <_malloc_r+0x33c>
 8008f94:	420b      	tst	r3, r1
 8008f96:	d111      	bne.n	8008fbc <_malloc_r+0x33c>
 8008f98:	68ab      	ldr	r3, [r5, #8]
 8008f9a:	443e      	add	r6, r7
 8008f9c:	f046 0601 	orr.w	r6, r6, #1
 8008fa0:	605e      	str	r6, [r3, #4]
 8008fa2:	4a3c      	ldr	r2, [pc, #240]	; (8009094 <_malloc_r+0x414>)
 8008fa4:	f8da 3000 	ldr.w	r3, [sl]
 8008fa8:	6811      	ldr	r1, [r2, #0]
 8008faa:	428b      	cmp	r3, r1
 8008fac:	bf88      	it	hi
 8008fae:	6013      	strhi	r3, [r2, #0]
 8008fb0:	4a39      	ldr	r2, [pc, #228]	; (8009098 <_malloc_r+0x418>)
 8008fb2:	6811      	ldr	r1, [r2, #0]
 8008fb4:	428b      	cmp	r3, r1
 8008fb6:	bf88      	it	hi
 8008fb8:	6013      	strhi	r3, [r2, #0]
 8008fba:	e032      	b.n	8009022 <_malloc_r+0x3a2>
 8008fbc:	6810      	ldr	r0, [r2, #0]
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	bf1b      	ittet	ne
 8008fc2:	eba8 0303 	subne.w	r3, r8, r3
 8008fc6:	4473      	addne	r3, lr
 8008fc8:	f8c2 8000 	streq.w	r8, [r2]
 8008fcc:	f8ca 3000 	strne.w	r3, [sl]
 8008fd0:	f018 0007 	ands.w	r0, r8, #7
 8008fd4:	bf1c      	itt	ne
 8008fd6:	f1c0 0008 	rsbne	r0, r0, #8
 8008fda:	4480      	addne	r8, r0
 8008fdc:	4b2a      	ldr	r3, [pc, #168]	; (8009088 <_malloc_r+0x408>)
 8008fde:	4447      	add	r7, r8
 8008fe0:	4418      	add	r0, r3
 8008fe2:	400f      	ands	r7, r1
 8008fe4:	1bc7      	subs	r7, r0, r7
 8008fe6:	4639      	mov	r1, r7
 8008fe8:	4648      	mov	r0, r9
 8008fea:	f000 f877 	bl	80090dc <_sbrk_r>
 8008fee:	1c43      	adds	r3, r0, #1
 8008ff0:	bf08      	it	eq
 8008ff2:	4640      	moveq	r0, r8
 8008ff4:	f8da 3000 	ldr.w	r3, [sl]
 8008ff8:	f8c5 8008 	str.w	r8, [r5, #8]
 8008ffc:	bf08      	it	eq
 8008ffe:	2700      	moveq	r7, #0
 8009000:	eba0 0008 	sub.w	r0, r0, r8
 8009004:	443b      	add	r3, r7
 8009006:	4407      	add	r7, r0
 8009008:	f047 0701 	orr.w	r7, r7, #1
 800900c:	45ab      	cmp	fp, r5
 800900e:	f8ca 3000 	str.w	r3, [sl]
 8009012:	f8c8 7004 	str.w	r7, [r8, #4]
 8009016:	d0c4      	beq.n	8008fa2 <_malloc_r+0x322>
 8009018:	2e0f      	cmp	r6, #15
 800901a:	d810      	bhi.n	800903e <_malloc_r+0x3be>
 800901c:	2301      	movs	r3, #1
 800901e:	f8c8 3004 	str.w	r3, [r8, #4]
 8009022:	68ab      	ldr	r3, [r5, #8]
 8009024:	685a      	ldr	r2, [r3, #4]
 8009026:	f022 0203 	bic.w	r2, r2, #3
 800902a:	4294      	cmp	r4, r2
 800902c:	eba2 0304 	sub.w	r3, r2, r4
 8009030:	d801      	bhi.n	8009036 <_malloc_r+0x3b6>
 8009032:	2b0f      	cmp	r3, #15
 8009034:	dc1a      	bgt.n	800906c <_malloc_r+0x3ec>
 8009036:	4648      	mov	r0, r9
 8009038:	f000 f84a 	bl	80090d0 <__malloc_unlock>
 800903c:	e62d      	b.n	8008c9a <_malloc_r+0x1a>
 800903e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009042:	3e0c      	subs	r6, #12
 8009044:	f026 0607 	bic.w	r6, r6, #7
 8009048:	f003 0301 	and.w	r3, r3, #1
 800904c:	4333      	orrs	r3, r6
 800904e:	f8cb 3004 	str.w	r3, [fp, #4]
 8009052:	eb0b 0306 	add.w	r3, fp, r6
 8009056:	2205      	movs	r2, #5
 8009058:	2e0f      	cmp	r6, #15
 800905a:	605a      	str	r2, [r3, #4]
 800905c:	609a      	str	r2, [r3, #8]
 800905e:	d9a0      	bls.n	8008fa2 <_malloc_r+0x322>
 8009060:	f10b 0108 	add.w	r1, fp, #8
 8009064:	4648      	mov	r0, r9
 8009066:	f001 ff33 	bl	800aed0 <_free_r>
 800906a:	e79a      	b.n	8008fa2 <_malloc_r+0x322>
 800906c:	68ae      	ldr	r6, [r5, #8]
 800906e:	f044 0201 	orr.w	r2, r4, #1
 8009072:	4434      	add	r4, r6
 8009074:	f043 0301 	orr.w	r3, r3, #1
 8009078:	6072      	str	r2, [r6, #4]
 800907a:	60ac      	str	r4, [r5, #8]
 800907c:	6063      	str	r3, [r4, #4]
 800907e:	e631      	b.n	8008ce4 <_malloc_r+0x64>
 8009080:	20000708 	.word	0x20000708
 8009084:	2000052c 	.word	0x2000052c
 8009088:	00000080 	.word	0x00000080
 800908c:	200006d8 	.word	0x200006d8
 8009090:	0000007f 	.word	0x0000007f
 8009094:	20000700 	.word	0x20000700
 8009098:	20000704 	.word	0x20000704

0800909c <memcpy>:
 800909c:	b510      	push	{r4, lr}
 800909e:	1e43      	subs	r3, r0, #1
 80090a0:	440a      	add	r2, r1
 80090a2:	4291      	cmp	r1, r2
 80090a4:	d100      	bne.n	80090a8 <memcpy+0xc>
 80090a6:	bd10      	pop	{r4, pc}
 80090a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090b0:	e7f7      	b.n	80090a2 <memcpy+0x6>

080090b2 <memset>:
 80090b2:	4402      	add	r2, r0
 80090b4:	4603      	mov	r3, r0
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d100      	bne.n	80090bc <memset+0xa>
 80090ba:	4770      	bx	lr
 80090bc:	f803 1b01 	strb.w	r1, [r3], #1
 80090c0:	e7f9      	b.n	80090b6 <memset+0x4>
	...

080090c4 <__malloc_lock>:
 80090c4:	4801      	ldr	r0, [pc, #4]	; (80090cc <__malloc_lock+0x8>)
 80090c6:	f001 bfcd 	b.w	800b064 <__retarget_lock_acquire_recursive>
 80090ca:	bf00      	nop
 80090cc:	20002954 	.word	0x20002954

080090d0 <__malloc_unlock>:
 80090d0:	4801      	ldr	r0, [pc, #4]	; (80090d8 <__malloc_unlock+0x8>)
 80090d2:	f001 bfc8 	b.w	800b066 <__retarget_lock_release_recursive>
 80090d6:	bf00      	nop
 80090d8:	20002954 	.word	0x20002954

080090dc <_sbrk_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	4c06      	ldr	r4, [pc, #24]	; (80090f8 <_sbrk_r+0x1c>)
 80090e0:	2300      	movs	r3, #0
 80090e2:	4605      	mov	r5, r0
 80090e4:	4608      	mov	r0, r1
 80090e6:	6023      	str	r3, [r4, #0]
 80090e8:	f7fe fb4c 	bl	8007784 <_sbrk>
 80090ec:	1c43      	adds	r3, r0, #1
 80090ee:	d102      	bne.n	80090f6 <_sbrk_r+0x1a>
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	b103      	cbz	r3, 80090f6 <_sbrk_r+0x1a>
 80090f4:	602b      	str	r3, [r5, #0]
 80090f6:	bd38      	pop	{r3, r4, r5, pc}
 80090f8:	2000295c 	.word	0x2000295c

080090fc <sprintf>:
 80090fc:	b40e      	push	{r1, r2, r3}
 80090fe:	b500      	push	{lr}
 8009100:	b09c      	sub	sp, #112	; 0x70
 8009102:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009106:	ab1d      	add	r3, sp, #116	; 0x74
 8009108:	f8ad 1014 	strh.w	r1, [sp, #20]
 800910c:	9002      	str	r0, [sp, #8]
 800910e:	9006      	str	r0, [sp, #24]
 8009110:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009114:	480a      	ldr	r0, [pc, #40]	; (8009140 <sprintf+0x44>)
 8009116:	9104      	str	r1, [sp, #16]
 8009118:	9107      	str	r1, [sp, #28]
 800911a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800911e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009122:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009126:	6800      	ldr	r0, [r0, #0]
 8009128:	9301      	str	r3, [sp, #4]
 800912a:	a902      	add	r1, sp, #8
 800912c:	f000 f80c 	bl	8009148 <_svfprintf_r>
 8009130:	9b02      	ldr	r3, [sp, #8]
 8009132:	2200      	movs	r2, #0
 8009134:	701a      	strb	r2, [r3, #0]
 8009136:	b01c      	add	sp, #112	; 0x70
 8009138:	f85d eb04 	ldr.w	lr, [sp], #4
 800913c:	b003      	add	sp, #12
 800913e:	4770      	bx	lr
 8009140:	20000030 	.word	0x20000030
 8009144:	00000000 	.word	0x00000000

08009148 <_svfprintf_r>:
 8009148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800914c:	b0bd      	sub	sp, #244	; 0xf4
 800914e:	468a      	mov	sl, r1
 8009150:	4615      	mov	r5, r2
 8009152:	461f      	mov	r7, r3
 8009154:	4683      	mov	fp, r0
 8009156:	f001 ff77 	bl	800b048 <_localeconv_r>
 800915a:	6803      	ldr	r3, [r0, #0]
 800915c:	930d      	str	r3, [sp, #52]	; 0x34
 800915e:	4618      	mov	r0, r3
 8009160:	f7f7 f8e6 	bl	8000330 <strlen>
 8009164:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009168:	9008      	str	r0, [sp, #32]
 800916a:	061b      	lsls	r3, r3, #24
 800916c:	d518      	bpl.n	80091a0 <_svfprintf_r+0x58>
 800916e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009172:	b9ab      	cbnz	r3, 80091a0 <_svfprintf_r+0x58>
 8009174:	2140      	movs	r1, #64	; 0x40
 8009176:	4658      	mov	r0, fp
 8009178:	f7ff fd82 	bl	8008c80 <_malloc_r>
 800917c:	f8ca 0000 	str.w	r0, [sl]
 8009180:	f8ca 0010 	str.w	r0, [sl, #16]
 8009184:	b948      	cbnz	r0, 800919a <_svfprintf_r+0x52>
 8009186:	230c      	movs	r3, #12
 8009188:	f8cb 3000 	str.w	r3, [fp]
 800918c:	f04f 33ff 	mov.w	r3, #4294967295
 8009190:	9309      	str	r3, [sp, #36]	; 0x24
 8009192:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009194:	b03d      	add	sp, #244	; 0xf4
 8009196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800919a:	2340      	movs	r3, #64	; 0x40
 800919c:	f8ca 3014 	str.w	r3, [sl, #20]
 80091a0:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8009408 <_svfprintf_r+0x2c0>
 80091a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80091a8:	2300      	movs	r3, #0
 80091aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80091ac:	941f      	str	r4, [sp, #124]	; 0x7c
 80091ae:	9321      	str	r3, [sp, #132]	; 0x84
 80091b0:	9320      	str	r3, [sp, #128]	; 0x80
 80091b2:	9505      	str	r5, [sp, #20]
 80091b4:	9303      	str	r3, [sp, #12]
 80091b6:	9311      	str	r3, [sp, #68]	; 0x44
 80091b8:	9310      	str	r3, [sp, #64]	; 0x40
 80091ba:	9309      	str	r3, [sp, #36]	; 0x24
 80091bc:	9d05      	ldr	r5, [sp, #20]
 80091be:	462b      	mov	r3, r5
 80091c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091c4:	b112      	cbz	r2, 80091cc <_svfprintf_r+0x84>
 80091c6:	2a25      	cmp	r2, #37	; 0x25
 80091c8:	f040 8083 	bne.w	80092d2 <_svfprintf_r+0x18a>
 80091cc:	9b05      	ldr	r3, [sp, #20]
 80091ce:	1aee      	subs	r6, r5, r3
 80091d0:	d00d      	beq.n	80091ee <_svfprintf_r+0xa6>
 80091d2:	e884 0048 	stmia.w	r4, {r3, r6}
 80091d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091d8:	4433      	add	r3, r6
 80091da:	9321      	str	r3, [sp, #132]	; 0x84
 80091dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80091de:	3301      	adds	r3, #1
 80091e0:	2b07      	cmp	r3, #7
 80091e2:	9320      	str	r3, [sp, #128]	; 0x80
 80091e4:	dc77      	bgt.n	80092d6 <_svfprintf_r+0x18e>
 80091e6:	3408      	adds	r4, #8
 80091e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ea:	4433      	add	r3, r6
 80091ec:	9309      	str	r3, [sp, #36]	; 0x24
 80091ee:	782b      	ldrb	r3, [r5, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f000 8729 	beq.w	800a048 <_svfprintf_r+0xf00>
 80091f6:	2300      	movs	r3, #0
 80091f8:	1c69      	adds	r1, r5, #1
 80091fa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80091fe:	461a      	mov	r2, r3
 8009200:	f04f 39ff 	mov.w	r9, #4294967295
 8009204:	930a      	str	r3, [sp, #40]	; 0x28
 8009206:	461d      	mov	r5, r3
 8009208:	200a      	movs	r0, #10
 800920a:	1c4e      	adds	r6, r1, #1
 800920c:	7809      	ldrb	r1, [r1, #0]
 800920e:	9605      	str	r6, [sp, #20]
 8009210:	9102      	str	r1, [sp, #8]
 8009212:	9902      	ldr	r1, [sp, #8]
 8009214:	3920      	subs	r1, #32
 8009216:	2958      	cmp	r1, #88	; 0x58
 8009218:	f200 8418 	bhi.w	8009a4c <_svfprintf_r+0x904>
 800921c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009220:	041600a6 	.word	0x041600a6
 8009224:	00ab0416 	.word	0x00ab0416
 8009228:	04160416 	.word	0x04160416
 800922c:	04160416 	.word	0x04160416
 8009230:	04160416 	.word	0x04160416
 8009234:	006500ae 	.word	0x006500ae
 8009238:	00b70416 	.word	0x00b70416
 800923c:	041600ba 	.word	0x041600ba
 8009240:	00da00d7 	.word	0x00da00d7
 8009244:	00da00da 	.word	0x00da00da
 8009248:	00da00da 	.word	0x00da00da
 800924c:	00da00da 	.word	0x00da00da
 8009250:	00da00da 	.word	0x00da00da
 8009254:	04160416 	.word	0x04160416
 8009258:	04160416 	.word	0x04160416
 800925c:	04160416 	.word	0x04160416
 8009260:	04160416 	.word	0x04160416
 8009264:	04160416 	.word	0x04160416
 8009268:	012b0115 	.word	0x012b0115
 800926c:	012b0416 	.word	0x012b0416
 8009270:	04160416 	.word	0x04160416
 8009274:	04160416 	.word	0x04160416
 8009278:	041600ed 	.word	0x041600ed
 800927c:	03400416 	.word	0x03400416
 8009280:	04160416 	.word	0x04160416
 8009284:	04160416 	.word	0x04160416
 8009288:	03a80416 	.word	0x03a80416
 800928c:	04160416 	.word	0x04160416
 8009290:	04160086 	.word	0x04160086
 8009294:	04160416 	.word	0x04160416
 8009298:	04160416 	.word	0x04160416
 800929c:	04160416 	.word	0x04160416
 80092a0:	04160416 	.word	0x04160416
 80092a4:	01070416 	.word	0x01070416
 80092a8:	012b006b 	.word	0x012b006b
 80092ac:	012b012b 	.word	0x012b012b
 80092b0:	006b00f0 	.word	0x006b00f0
 80092b4:	04160416 	.word	0x04160416
 80092b8:	041600fa 	.word	0x041600fa
 80092bc:	03420322 	.word	0x03420322
 80092c0:	01010376 	.word	0x01010376
 80092c4:	03870416 	.word	0x03870416
 80092c8:	03aa0416 	.word	0x03aa0416
 80092cc:	04160416 	.word	0x04160416
 80092d0:	03c2      	.short	0x03c2
 80092d2:	461d      	mov	r5, r3
 80092d4:	e773      	b.n	80091be <_svfprintf_r+0x76>
 80092d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80092d8:	4651      	mov	r1, sl
 80092da:	4658      	mov	r0, fp
 80092dc:	f002 f994 	bl	800b608 <__ssprint_r>
 80092e0:	2800      	cmp	r0, #0
 80092e2:	f040 8692 	bne.w	800a00a <_svfprintf_r+0xec2>
 80092e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80092e8:	e77e      	b.n	80091e8 <_svfprintf_r+0xa0>
 80092ea:	2301      	movs	r3, #1
 80092ec:	222b      	movs	r2, #43	; 0x2b
 80092ee:	9905      	ldr	r1, [sp, #20]
 80092f0:	e78b      	b.n	800920a <_svfprintf_r+0xc2>
 80092f2:	460f      	mov	r7, r1
 80092f4:	e7fb      	b.n	80092ee <_svfprintf_r+0x1a6>
 80092f6:	b10b      	cbz	r3, 80092fc <_svfprintf_r+0x1b4>
 80092f8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80092fc:	06ae      	lsls	r6, r5, #26
 80092fe:	f140 80aa 	bpl.w	8009456 <_svfprintf_r+0x30e>
 8009302:	3707      	adds	r7, #7
 8009304:	f027 0707 	bic.w	r7, r7, #7
 8009308:	f107 0308 	add.w	r3, r7, #8
 800930c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009310:	9304      	str	r3, [sp, #16]
 8009312:	2e00      	cmp	r6, #0
 8009314:	f177 0300 	sbcs.w	r3, r7, #0
 8009318:	da06      	bge.n	8009328 <_svfprintf_r+0x1e0>
 800931a:	4276      	negs	r6, r6
 800931c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8009320:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009324:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009328:	2301      	movs	r3, #1
 800932a:	e2ca      	b.n	80098c2 <_svfprintf_r+0x77a>
 800932c:	b10b      	cbz	r3, 8009332 <_svfprintf_r+0x1ea>
 800932e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009332:	4b37      	ldr	r3, [pc, #220]	; (8009410 <_svfprintf_r+0x2c8>)
 8009334:	9311      	str	r3, [sp, #68]	; 0x44
 8009336:	06ab      	lsls	r3, r5, #26
 8009338:	f140 8339 	bpl.w	80099ae <_svfprintf_r+0x866>
 800933c:	3707      	adds	r7, #7
 800933e:	f027 0707 	bic.w	r7, r7, #7
 8009342:	f107 0308 	add.w	r3, r7, #8
 8009346:	e9d7 6700 	ldrd	r6, r7, [r7]
 800934a:	9304      	str	r3, [sp, #16]
 800934c:	07e8      	lsls	r0, r5, #31
 800934e:	d50b      	bpl.n	8009368 <_svfprintf_r+0x220>
 8009350:	ea56 0307 	orrs.w	r3, r6, r7
 8009354:	d008      	beq.n	8009368 <_svfprintf_r+0x220>
 8009356:	2330      	movs	r3, #48	; 0x30
 8009358:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800935c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009360:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8009364:	f045 0502 	orr.w	r5, r5, #2
 8009368:	2302      	movs	r3, #2
 800936a:	e2a7      	b.n	80098bc <_svfprintf_r+0x774>
 800936c:	2a00      	cmp	r2, #0
 800936e:	d1be      	bne.n	80092ee <_svfprintf_r+0x1a6>
 8009370:	2301      	movs	r3, #1
 8009372:	2220      	movs	r2, #32
 8009374:	e7bb      	b.n	80092ee <_svfprintf_r+0x1a6>
 8009376:	f045 0501 	orr.w	r5, r5, #1
 800937a:	e7b8      	b.n	80092ee <_svfprintf_r+0x1a6>
 800937c:	683e      	ldr	r6, [r7, #0]
 800937e:	960a      	str	r6, [sp, #40]	; 0x28
 8009380:	2e00      	cmp	r6, #0
 8009382:	f107 0104 	add.w	r1, r7, #4
 8009386:	dab4      	bge.n	80092f2 <_svfprintf_r+0x1aa>
 8009388:	4276      	negs	r6, r6
 800938a:	960a      	str	r6, [sp, #40]	; 0x28
 800938c:	460f      	mov	r7, r1
 800938e:	f045 0504 	orr.w	r5, r5, #4
 8009392:	e7ac      	b.n	80092ee <_svfprintf_r+0x1a6>
 8009394:	9905      	ldr	r1, [sp, #20]
 8009396:	1c4e      	adds	r6, r1, #1
 8009398:	7809      	ldrb	r1, [r1, #0]
 800939a:	9102      	str	r1, [sp, #8]
 800939c:	292a      	cmp	r1, #42	; 0x2a
 800939e:	d010      	beq.n	80093c2 <_svfprintf_r+0x27a>
 80093a0:	f04f 0900 	mov.w	r9, #0
 80093a4:	9605      	str	r6, [sp, #20]
 80093a6:	9902      	ldr	r1, [sp, #8]
 80093a8:	3930      	subs	r1, #48	; 0x30
 80093aa:	2909      	cmp	r1, #9
 80093ac:	f63f af31 	bhi.w	8009212 <_svfprintf_r+0xca>
 80093b0:	fb00 1909 	mla	r9, r0, r9, r1
 80093b4:	9905      	ldr	r1, [sp, #20]
 80093b6:	460e      	mov	r6, r1
 80093b8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80093bc:	9102      	str	r1, [sp, #8]
 80093be:	9605      	str	r6, [sp, #20]
 80093c0:	e7f1      	b.n	80093a6 <_svfprintf_r+0x25e>
 80093c2:	6839      	ldr	r1, [r7, #0]
 80093c4:	9605      	str	r6, [sp, #20]
 80093c6:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 80093ca:	3704      	adds	r7, #4
 80093cc:	e78f      	b.n	80092ee <_svfprintf_r+0x1a6>
 80093ce:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80093d2:	e78c      	b.n	80092ee <_svfprintf_r+0x1a6>
 80093d4:	2100      	movs	r1, #0
 80093d6:	910a      	str	r1, [sp, #40]	; 0x28
 80093d8:	9902      	ldr	r1, [sp, #8]
 80093da:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80093dc:	3930      	subs	r1, #48	; 0x30
 80093de:	fb00 1106 	mla	r1, r0, r6, r1
 80093e2:	910a      	str	r1, [sp, #40]	; 0x28
 80093e4:	9905      	ldr	r1, [sp, #20]
 80093e6:	460e      	mov	r6, r1
 80093e8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80093ec:	9102      	str	r1, [sp, #8]
 80093ee:	9902      	ldr	r1, [sp, #8]
 80093f0:	9605      	str	r6, [sp, #20]
 80093f2:	3930      	subs	r1, #48	; 0x30
 80093f4:	2909      	cmp	r1, #9
 80093f6:	d9ef      	bls.n	80093d8 <_svfprintf_r+0x290>
 80093f8:	e70b      	b.n	8009212 <_svfprintf_r+0xca>
 80093fa:	f045 0508 	orr.w	r5, r5, #8
 80093fe:	e776      	b.n	80092ee <_svfprintf_r+0x1a6>
 8009400:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8009404:	e773      	b.n	80092ee <_svfprintf_r+0x1a6>
 8009406:	bf00      	nop
	...
 8009410:	080201c4 	.word	0x080201c4
 8009414:	9905      	ldr	r1, [sp, #20]
 8009416:	7809      	ldrb	r1, [r1, #0]
 8009418:	296c      	cmp	r1, #108	; 0x6c
 800941a:	d105      	bne.n	8009428 <_svfprintf_r+0x2e0>
 800941c:	9905      	ldr	r1, [sp, #20]
 800941e:	3101      	adds	r1, #1
 8009420:	9105      	str	r1, [sp, #20]
 8009422:	f045 0520 	orr.w	r5, r5, #32
 8009426:	e762      	b.n	80092ee <_svfprintf_r+0x1a6>
 8009428:	f045 0510 	orr.w	r5, r5, #16
 800942c:	e75f      	b.n	80092ee <_svfprintf_r+0x1a6>
 800942e:	1d3b      	adds	r3, r7, #4
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	2600      	movs	r6, #0
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800943a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800943e:	f04f 0901 	mov.w	r9, #1
 8009442:	4637      	mov	r7, r6
 8009444:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8009448:	e11b      	b.n	8009682 <_svfprintf_r+0x53a>
 800944a:	b10b      	cbz	r3, 8009450 <_svfprintf_r+0x308>
 800944c:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009450:	f045 0510 	orr.w	r5, r5, #16
 8009454:	e752      	b.n	80092fc <_svfprintf_r+0x1b4>
 8009456:	f015 0f10 	tst.w	r5, #16
 800945a:	f107 0304 	add.w	r3, r7, #4
 800945e:	d003      	beq.n	8009468 <_svfprintf_r+0x320>
 8009460:	683e      	ldr	r6, [r7, #0]
 8009462:	9304      	str	r3, [sp, #16]
 8009464:	17f7      	asrs	r7, r6, #31
 8009466:	e754      	b.n	8009312 <_svfprintf_r+0x1ca>
 8009468:	683e      	ldr	r6, [r7, #0]
 800946a:	9304      	str	r3, [sp, #16]
 800946c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009470:	bf18      	it	ne
 8009472:	b236      	sxthne	r6, r6
 8009474:	e7f6      	b.n	8009464 <_svfprintf_r+0x31c>
 8009476:	b10b      	cbz	r3, 800947c <_svfprintf_r+0x334>
 8009478:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800947c:	3707      	adds	r7, #7
 800947e:	f027 0707 	bic.w	r7, r7, #7
 8009482:	f107 0308 	add.w	r3, r7, #8
 8009486:	9304      	str	r3, [sp, #16]
 8009488:	ed97 7b00 	vldr	d7, [r7]
 800948c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009490:	9b06      	ldr	r3, [sp, #24]
 8009492:	9312      	str	r3, [sp, #72]	; 0x48
 8009494:	9b07      	ldr	r3, [sp, #28]
 8009496:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800949a:	9313      	str	r3, [sp, #76]	; 0x4c
 800949c:	f04f 32ff 	mov.w	r2, #4294967295
 80094a0:	4b4a      	ldr	r3, [pc, #296]	; (80095cc <_svfprintf_r+0x484>)
 80094a2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80094a6:	f7f7 fb9d 	bl	8000be4 <__aeabi_dcmpun>
 80094aa:	2800      	cmp	r0, #0
 80094ac:	f040 85d5 	bne.w	800a05a <_svfprintf_r+0xf12>
 80094b0:	f04f 32ff 	mov.w	r2, #4294967295
 80094b4:	4b45      	ldr	r3, [pc, #276]	; (80095cc <_svfprintf_r+0x484>)
 80094b6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80094ba:	f7f7 fb75 	bl	8000ba8 <__aeabi_dcmple>
 80094be:	2800      	cmp	r0, #0
 80094c0:	f040 85cb 	bne.w	800a05a <_svfprintf_r+0xf12>
 80094c4:	2200      	movs	r2, #0
 80094c6:	2300      	movs	r3, #0
 80094c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094cc:	f7f7 fb62 	bl	8000b94 <__aeabi_dcmplt>
 80094d0:	b110      	cbz	r0, 80094d8 <_svfprintf_r+0x390>
 80094d2:	232d      	movs	r3, #45	; 0x2d
 80094d4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80094d8:	4b3d      	ldr	r3, [pc, #244]	; (80095d0 <_svfprintf_r+0x488>)
 80094da:	4a3e      	ldr	r2, [pc, #248]	; (80095d4 <_svfprintf_r+0x48c>)
 80094dc:	9902      	ldr	r1, [sp, #8]
 80094de:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80094e2:	2947      	cmp	r1, #71	; 0x47
 80094e4:	bfcc      	ite	gt
 80094e6:	4690      	movgt	r8, r2
 80094e8:	4698      	movle	r8, r3
 80094ea:	f04f 0903 	mov.w	r9, #3
 80094ee:	2600      	movs	r6, #0
 80094f0:	4637      	mov	r7, r6
 80094f2:	e0c6      	b.n	8009682 <_svfprintf_r+0x53a>
 80094f4:	f1b9 3fff 	cmp.w	r9, #4294967295
 80094f8:	d022      	beq.n	8009540 <_svfprintf_r+0x3f8>
 80094fa:	9b02      	ldr	r3, [sp, #8]
 80094fc:	f023 0320 	bic.w	r3, r3, #32
 8009500:	2b47      	cmp	r3, #71	; 0x47
 8009502:	d104      	bne.n	800950e <_svfprintf_r+0x3c6>
 8009504:	f1b9 0f00 	cmp.w	r9, #0
 8009508:	bf08      	it	eq
 800950a:	f04f 0901 	moveq.w	r9, #1
 800950e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8009512:	930c      	str	r3, [sp, #48]	; 0x30
 8009514:	9b07      	ldr	r3, [sp, #28]
 8009516:	2b00      	cmp	r3, #0
 8009518:	da15      	bge.n	8009546 <_svfprintf_r+0x3fe>
 800951a:	9b06      	ldr	r3, [sp, #24]
 800951c:	930e      	str	r3, [sp, #56]	; 0x38
 800951e:	9b07      	ldr	r3, [sp, #28]
 8009520:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009524:	930f      	str	r3, [sp, #60]	; 0x3c
 8009526:	232d      	movs	r3, #45	; 0x2d
 8009528:	930b      	str	r3, [sp, #44]	; 0x2c
 800952a:	9b02      	ldr	r3, [sp, #8]
 800952c:	f023 0720 	bic.w	r7, r3, #32
 8009530:	2f46      	cmp	r7, #70	; 0x46
 8009532:	d00e      	beq.n	8009552 <_svfprintf_r+0x40a>
 8009534:	2f45      	cmp	r7, #69	; 0x45
 8009536:	d146      	bne.n	80095c6 <_svfprintf_r+0x47e>
 8009538:	f109 0601 	add.w	r6, r9, #1
 800953c:	2102      	movs	r1, #2
 800953e:	e00a      	b.n	8009556 <_svfprintf_r+0x40e>
 8009540:	f04f 0906 	mov.w	r9, #6
 8009544:	e7e3      	b.n	800950e <_svfprintf_r+0x3c6>
 8009546:	ed9d 7b06 	vldr	d7, [sp, #24]
 800954a:	2300      	movs	r3, #0
 800954c:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8009550:	e7ea      	b.n	8009528 <_svfprintf_r+0x3e0>
 8009552:	464e      	mov	r6, r9
 8009554:	2103      	movs	r1, #3
 8009556:	ab1d      	add	r3, sp, #116	; 0x74
 8009558:	9301      	str	r3, [sp, #4]
 800955a:	ab1a      	add	r3, sp, #104	; 0x68
 800955c:	9300      	str	r3, [sp, #0]
 800955e:	4632      	mov	r2, r6
 8009560:	ab19      	add	r3, sp, #100	; 0x64
 8009562:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8009566:	4658      	mov	r0, fp
 8009568:	f000 fe8e 	bl	800a288 <_dtoa_r>
 800956c:	2f47      	cmp	r7, #71	; 0x47
 800956e:	4680      	mov	r8, r0
 8009570:	d102      	bne.n	8009578 <_svfprintf_r+0x430>
 8009572:	07e8      	lsls	r0, r5, #31
 8009574:	f140 857e 	bpl.w	800a074 <_svfprintf_r+0xf2c>
 8009578:	eb08 0306 	add.w	r3, r8, r6
 800957c:	2f46      	cmp	r7, #70	; 0x46
 800957e:	9303      	str	r3, [sp, #12]
 8009580:	d111      	bne.n	80095a6 <_svfprintf_r+0x45e>
 8009582:	f898 3000 	ldrb.w	r3, [r8]
 8009586:	2b30      	cmp	r3, #48	; 0x30
 8009588:	d109      	bne.n	800959e <_svfprintf_r+0x456>
 800958a:	2200      	movs	r2, #0
 800958c:	2300      	movs	r3, #0
 800958e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009592:	f7f7 faf5 	bl	8000b80 <__aeabi_dcmpeq>
 8009596:	b910      	cbnz	r0, 800959e <_svfprintf_r+0x456>
 8009598:	f1c6 0601 	rsb	r6, r6, #1
 800959c:	9619      	str	r6, [sp, #100]	; 0x64
 800959e:	9a03      	ldr	r2, [sp, #12]
 80095a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095a2:	441a      	add	r2, r3
 80095a4:	9203      	str	r2, [sp, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	2300      	movs	r3, #0
 80095aa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80095ae:	f7f7 fae7 	bl	8000b80 <__aeabi_dcmpeq>
 80095b2:	b988      	cbnz	r0, 80095d8 <_svfprintf_r+0x490>
 80095b4:	2230      	movs	r2, #48	; 0x30
 80095b6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80095b8:	9903      	ldr	r1, [sp, #12]
 80095ba:	4299      	cmp	r1, r3
 80095bc:	d90e      	bls.n	80095dc <_svfprintf_r+0x494>
 80095be:	1c59      	adds	r1, r3, #1
 80095c0:	911d      	str	r1, [sp, #116]	; 0x74
 80095c2:	701a      	strb	r2, [r3, #0]
 80095c4:	e7f7      	b.n	80095b6 <_svfprintf_r+0x46e>
 80095c6:	464e      	mov	r6, r9
 80095c8:	e7b8      	b.n	800953c <_svfprintf_r+0x3f4>
 80095ca:	bf00      	nop
 80095cc:	7fefffff 	.word	0x7fefffff
 80095d0:	080201b4 	.word	0x080201b4
 80095d4:	080201b8 	.word	0x080201b8
 80095d8:	9b03      	ldr	r3, [sp, #12]
 80095da:	931d      	str	r3, [sp, #116]	; 0x74
 80095dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80095de:	2f47      	cmp	r7, #71	; 0x47
 80095e0:	eba3 0308 	sub.w	r3, r3, r8
 80095e4:	9303      	str	r3, [sp, #12]
 80095e6:	f040 80fa 	bne.w	80097de <_svfprintf_r+0x696>
 80095ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095ec:	1cd9      	adds	r1, r3, #3
 80095ee:	db02      	blt.n	80095f6 <_svfprintf_r+0x4ae>
 80095f0:	4599      	cmp	r9, r3
 80095f2:	f280 8120 	bge.w	8009836 <_svfprintf_r+0x6ee>
 80095f6:	9b02      	ldr	r3, [sp, #8]
 80095f8:	3b02      	subs	r3, #2
 80095fa:	9302      	str	r3, [sp, #8]
 80095fc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80095fe:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8009602:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8009606:	1e53      	subs	r3, r2, #1
 8009608:	2b00      	cmp	r3, #0
 800960a:	9319      	str	r3, [sp, #100]	; 0x64
 800960c:	bfb6      	itet	lt
 800960e:	f1c2 0301 	rsblt	r3, r2, #1
 8009612:	222b      	movge	r2, #43	; 0x2b
 8009614:	222d      	movlt	r2, #45	; 0x2d
 8009616:	2b09      	cmp	r3, #9
 8009618:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800961c:	f340 80fb 	ble.w	8009816 <_svfprintf_r+0x6ce>
 8009620:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8009624:	260a      	movs	r6, #10
 8009626:	fb93 f0f6 	sdiv	r0, r3, r6
 800962a:	fb06 3310 	mls	r3, r6, r0, r3
 800962e:	3330      	adds	r3, #48	; 0x30
 8009630:	2809      	cmp	r0, #9
 8009632:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009636:	f102 31ff 	add.w	r1, r2, #4294967295
 800963a:	4603      	mov	r3, r0
 800963c:	f300 80e4 	bgt.w	8009808 <_svfprintf_r+0x6c0>
 8009640:	3330      	adds	r3, #48	; 0x30
 8009642:	f801 3c01 	strb.w	r3, [r1, #-1]
 8009646:	3a02      	subs	r2, #2
 8009648:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800964c:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8009650:	4282      	cmp	r2, r0
 8009652:	4619      	mov	r1, r3
 8009654:	f0c0 80da 	bcc.w	800980c <_svfprintf_r+0x6c4>
 8009658:	9a03      	ldr	r2, [sp, #12]
 800965a:	ab1b      	add	r3, sp, #108	; 0x6c
 800965c:	1acb      	subs	r3, r1, r3
 800965e:	2a01      	cmp	r2, #1
 8009660:	9310      	str	r3, [sp, #64]	; 0x40
 8009662:	eb03 0902 	add.w	r9, r3, r2
 8009666:	dc02      	bgt.n	800966e <_svfprintf_r+0x526>
 8009668:	f015 0701 	ands.w	r7, r5, #1
 800966c:	d002      	beq.n	8009674 <_svfprintf_r+0x52c>
 800966e:	9b08      	ldr	r3, [sp, #32]
 8009670:	2700      	movs	r7, #0
 8009672:	4499      	add	r9, r3
 8009674:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009676:	b113      	cbz	r3, 800967e <_svfprintf_r+0x536>
 8009678:	232d      	movs	r3, #45	; 0x2d
 800967a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800967e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009680:	2600      	movs	r6, #0
 8009682:	454e      	cmp	r6, r9
 8009684:	4633      	mov	r3, r6
 8009686:	bfb8      	it	lt
 8009688:	464b      	movlt	r3, r9
 800968a:	930b      	str	r3, [sp, #44]	; 0x2c
 800968c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8009690:	b113      	cbz	r3, 8009698 <_svfprintf_r+0x550>
 8009692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009694:	3301      	adds	r3, #1
 8009696:	930b      	str	r3, [sp, #44]	; 0x2c
 8009698:	f015 0302 	ands.w	r3, r5, #2
 800969c:	9314      	str	r3, [sp, #80]	; 0x50
 800969e:	bf1e      	ittt	ne
 80096a0:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 80096a2:	3302      	addne	r3, #2
 80096a4:	930b      	strne	r3, [sp, #44]	; 0x2c
 80096a6:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80096aa:	9315      	str	r3, [sp, #84]	; 0x54
 80096ac:	d118      	bne.n	80096e0 <_svfprintf_r+0x598>
 80096ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096b2:	1a9b      	subs	r3, r3, r2
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	930c      	str	r3, [sp, #48]	; 0x30
 80096b8:	dd12      	ble.n	80096e0 <_svfprintf_r+0x598>
 80096ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096bc:	2b10      	cmp	r3, #16
 80096be:	4ba9      	ldr	r3, [pc, #676]	; (8009964 <_svfprintf_r+0x81c>)
 80096c0:	6023      	str	r3, [r4, #0]
 80096c2:	f300 81d5 	bgt.w	8009a70 <_svfprintf_r+0x928>
 80096c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096c8:	6063      	str	r3, [r4, #4]
 80096ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096ce:	4413      	add	r3, r2
 80096d0:	9321      	str	r3, [sp, #132]	; 0x84
 80096d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80096d4:	3301      	adds	r3, #1
 80096d6:	2b07      	cmp	r3, #7
 80096d8:	9320      	str	r3, [sp, #128]	; 0x80
 80096da:	f300 81e2 	bgt.w	8009aa2 <_svfprintf_r+0x95a>
 80096de:	3408      	adds	r4, #8
 80096e0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80096e4:	b173      	cbz	r3, 8009704 <_svfprintf_r+0x5bc>
 80096e6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80096ea:	6023      	str	r3, [r4, #0]
 80096ec:	2301      	movs	r3, #1
 80096ee:	6063      	str	r3, [r4, #4]
 80096f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096f2:	3301      	adds	r3, #1
 80096f4:	9321      	str	r3, [sp, #132]	; 0x84
 80096f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80096f8:	3301      	adds	r3, #1
 80096fa:	2b07      	cmp	r3, #7
 80096fc:	9320      	str	r3, [sp, #128]	; 0x80
 80096fe:	f300 81da 	bgt.w	8009ab6 <_svfprintf_r+0x96e>
 8009702:	3408      	adds	r4, #8
 8009704:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009706:	b16b      	cbz	r3, 8009724 <_svfprintf_r+0x5dc>
 8009708:	ab18      	add	r3, sp, #96	; 0x60
 800970a:	6023      	str	r3, [r4, #0]
 800970c:	2302      	movs	r3, #2
 800970e:	6063      	str	r3, [r4, #4]
 8009710:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009712:	3302      	adds	r3, #2
 8009714:	9321      	str	r3, [sp, #132]	; 0x84
 8009716:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009718:	3301      	adds	r3, #1
 800971a:	2b07      	cmp	r3, #7
 800971c:	9320      	str	r3, [sp, #128]	; 0x80
 800971e:	f300 81d4 	bgt.w	8009aca <_svfprintf_r+0x982>
 8009722:	3408      	adds	r4, #8
 8009724:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009726:	2b80      	cmp	r3, #128	; 0x80
 8009728:	d114      	bne.n	8009754 <_svfprintf_r+0x60c>
 800972a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800972c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800972e:	1a9b      	subs	r3, r3, r2
 8009730:	2b00      	cmp	r3, #0
 8009732:	dd0f      	ble.n	8009754 <_svfprintf_r+0x60c>
 8009734:	4a8c      	ldr	r2, [pc, #560]	; (8009968 <_svfprintf_r+0x820>)
 8009736:	6022      	str	r2, [r4, #0]
 8009738:	2b10      	cmp	r3, #16
 800973a:	f300 81d0 	bgt.w	8009ade <_svfprintf_r+0x996>
 800973e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009740:	6063      	str	r3, [r4, #4]
 8009742:	4413      	add	r3, r2
 8009744:	9321      	str	r3, [sp, #132]	; 0x84
 8009746:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009748:	3301      	adds	r3, #1
 800974a:	2b07      	cmp	r3, #7
 800974c:	9320      	str	r3, [sp, #128]	; 0x80
 800974e:	f300 81df 	bgt.w	8009b10 <_svfprintf_r+0x9c8>
 8009752:	3408      	adds	r4, #8
 8009754:	eba6 0609 	sub.w	r6, r6, r9
 8009758:	2e00      	cmp	r6, #0
 800975a:	dd0f      	ble.n	800977c <_svfprintf_r+0x634>
 800975c:	4b82      	ldr	r3, [pc, #520]	; (8009968 <_svfprintf_r+0x820>)
 800975e:	6023      	str	r3, [r4, #0]
 8009760:	2e10      	cmp	r6, #16
 8009762:	f300 81df 	bgt.w	8009b24 <_svfprintf_r+0x9dc>
 8009766:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009768:	9821      	ldr	r0, [sp, #132]	; 0x84
 800976a:	6066      	str	r6, [r4, #4]
 800976c:	3301      	adds	r3, #1
 800976e:	4406      	add	r6, r0
 8009770:	2b07      	cmp	r3, #7
 8009772:	9621      	str	r6, [sp, #132]	; 0x84
 8009774:	9320      	str	r3, [sp, #128]	; 0x80
 8009776:	f300 81ec 	bgt.w	8009b52 <_svfprintf_r+0xa0a>
 800977a:	3408      	adds	r4, #8
 800977c:	05eb      	lsls	r3, r5, #23
 800977e:	f100 81f2 	bmi.w	8009b66 <_svfprintf_r+0xa1e>
 8009782:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009784:	e884 0300 	stmia.w	r4, {r8, r9}
 8009788:	444b      	add	r3, r9
 800978a:	9321      	str	r3, [sp, #132]	; 0x84
 800978c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800978e:	3301      	adds	r3, #1
 8009790:	2b07      	cmp	r3, #7
 8009792:	9320      	str	r3, [sp, #128]	; 0x80
 8009794:	f340 8419 	ble.w	8009fca <_svfprintf_r+0xe82>
 8009798:	aa1f      	add	r2, sp, #124	; 0x7c
 800979a:	4651      	mov	r1, sl
 800979c:	4658      	mov	r0, fp
 800979e:	f001 ff33 	bl	800b608 <__ssprint_r>
 80097a2:	2800      	cmp	r0, #0
 80097a4:	f040 8431 	bne.w	800a00a <_svfprintf_r+0xec2>
 80097a8:	ac2c      	add	r4, sp, #176	; 0xb0
 80097aa:	076b      	lsls	r3, r5, #29
 80097ac:	f100 8410 	bmi.w	8009fd0 <_svfprintf_r+0xe88>
 80097b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80097b6:	428a      	cmp	r2, r1
 80097b8:	bfac      	ite	ge
 80097ba:	189b      	addge	r3, r3, r2
 80097bc:	185b      	addlt	r3, r3, r1
 80097be:	9309      	str	r3, [sp, #36]	; 0x24
 80097c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097c2:	b13b      	cbz	r3, 80097d4 <_svfprintf_r+0x68c>
 80097c4:	aa1f      	add	r2, sp, #124	; 0x7c
 80097c6:	4651      	mov	r1, sl
 80097c8:	4658      	mov	r0, fp
 80097ca:	f001 ff1d 	bl	800b608 <__ssprint_r>
 80097ce:	2800      	cmp	r0, #0
 80097d0:	f040 841b 	bne.w	800a00a <_svfprintf_r+0xec2>
 80097d4:	2300      	movs	r3, #0
 80097d6:	9320      	str	r3, [sp, #128]	; 0x80
 80097d8:	9f04      	ldr	r7, [sp, #16]
 80097da:	ac2c      	add	r4, sp, #176	; 0xb0
 80097dc:	e4ee      	b.n	80091bc <_svfprintf_r+0x74>
 80097de:	9b02      	ldr	r3, [sp, #8]
 80097e0:	2b65      	cmp	r3, #101	; 0x65
 80097e2:	f77f af0b 	ble.w	80095fc <_svfprintf_r+0x4b4>
 80097e6:	9b02      	ldr	r3, [sp, #8]
 80097e8:	2b66      	cmp	r3, #102	; 0x66
 80097ea:	d124      	bne.n	8009836 <_svfprintf_r+0x6ee>
 80097ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	dd19      	ble.n	8009826 <_svfprintf_r+0x6de>
 80097f2:	f1b9 0f00 	cmp.w	r9, #0
 80097f6:	d101      	bne.n	80097fc <_svfprintf_r+0x6b4>
 80097f8:	07ea      	lsls	r2, r5, #31
 80097fa:	d502      	bpl.n	8009802 <_svfprintf_r+0x6ba>
 80097fc:	9a08      	ldr	r2, [sp, #32]
 80097fe:	4413      	add	r3, r2
 8009800:	444b      	add	r3, r9
 8009802:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8009804:	4699      	mov	r9, r3
 8009806:	e735      	b.n	8009674 <_svfprintf_r+0x52c>
 8009808:	460a      	mov	r2, r1
 800980a:	e70c      	b.n	8009626 <_svfprintf_r+0x4de>
 800980c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009810:	f803 1b01 	strb.w	r1, [r3], #1
 8009814:	e71c      	b.n	8009650 <_svfprintf_r+0x508>
 8009816:	2230      	movs	r2, #48	; 0x30
 8009818:	4413      	add	r3, r2
 800981a:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800981e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8009822:	a91c      	add	r1, sp, #112	; 0x70
 8009824:	e718      	b.n	8009658 <_svfprintf_r+0x510>
 8009826:	f1b9 0f00 	cmp.w	r9, #0
 800982a:	d101      	bne.n	8009830 <_svfprintf_r+0x6e8>
 800982c:	07eb      	lsls	r3, r5, #31
 800982e:	d515      	bpl.n	800985c <_svfprintf_r+0x714>
 8009830:	9b08      	ldr	r3, [sp, #32]
 8009832:	3301      	adds	r3, #1
 8009834:	e7e4      	b.n	8009800 <_svfprintf_r+0x6b8>
 8009836:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009838:	9b03      	ldr	r3, [sp, #12]
 800983a:	429a      	cmp	r2, r3
 800983c:	db06      	blt.n	800984c <_svfprintf_r+0x704>
 800983e:	07ef      	lsls	r7, r5, #31
 8009840:	d50e      	bpl.n	8009860 <_svfprintf_r+0x718>
 8009842:	9b08      	ldr	r3, [sp, #32]
 8009844:	4413      	add	r3, r2
 8009846:	2267      	movs	r2, #103	; 0x67
 8009848:	9202      	str	r2, [sp, #8]
 800984a:	e7da      	b.n	8009802 <_svfprintf_r+0x6ba>
 800984c:	9b03      	ldr	r3, [sp, #12]
 800984e:	9908      	ldr	r1, [sp, #32]
 8009850:	2a00      	cmp	r2, #0
 8009852:	440b      	add	r3, r1
 8009854:	dcf7      	bgt.n	8009846 <_svfprintf_r+0x6fe>
 8009856:	f1c2 0201 	rsb	r2, r2, #1
 800985a:	e7f3      	b.n	8009844 <_svfprintf_r+0x6fc>
 800985c:	2301      	movs	r3, #1
 800985e:	e7d0      	b.n	8009802 <_svfprintf_r+0x6ba>
 8009860:	4613      	mov	r3, r2
 8009862:	e7f0      	b.n	8009846 <_svfprintf_r+0x6fe>
 8009864:	b10b      	cbz	r3, 800986a <_svfprintf_r+0x722>
 8009866:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800986a:	f015 0f20 	tst.w	r5, #32
 800986e:	f107 0304 	add.w	r3, r7, #4
 8009872:	d008      	beq.n	8009886 <_svfprintf_r+0x73e>
 8009874:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	17ce      	asrs	r6, r1, #31
 800987a:	4608      	mov	r0, r1
 800987c:	4631      	mov	r1, r6
 800987e:	e9c2 0100 	strd	r0, r1, [r2]
 8009882:	461f      	mov	r7, r3
 8009884:	e49a      	b.n	80091bc <_svfprintf_r+0x74>
 8009886:	06ee      	lsls	r6, r5, #27
 8009888:	d503      	bpl.n	8009892 <_svfprintf_r+0x74a>
 800988a:	683a      	ldr	r2, [r7, #0]
 800988c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800988e:	6011      	str	r1, [r2, #0]
 8009890:	e7f7      	b.n	8009882 <_svfprintf_r+0x73a>
 8009892:	0668      	lsls	r0, r5, #25
 8009894:	d5f9      	bpl.n	800988a <_svfprintf_r+0x742>
 8009896:	683a      	ldr	r2, [r7, #0]
 8009898:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800989c:	8011      	strh	r1, [r2, #0]
 800989e:	e7f0      	b.n	8009882 <_svfprintf_r+0x73a>
 80098a0:	f045 0510 	orr.w	r5, r5, #16
 80098a4:	f015 0320 	ands.w	r3, r5, #32
 80098a8:	d022      	beq.n	80098f0 <_svfprintf_r+0x7a8>
 80098aa:	3707      	adds	r7, #7
 80098ac:	f027 0707 	bic.w	r7, r7, #7
 80098b0:	f107 0308 	add.w	r3, r7, #8
 80098b4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80098b8:	9304      	str	r3, [sp, #16]
 80098ba:	2300      	movs	r3, #0
 80098bc:	2200      	movs	r2, #0
 80098be:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80098c2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80098c6:	f000 83db 	beq.w	800a080 <_svfprintf_r+0xf38>
 80098ca:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80098ce:	920b      	str	r2, [sp, #44]	; 0x2c
 80098d0:	ea56 0207 	orrs.w	r2, r6, r7
 80098d4:	f040 83d9 	bne.w	800a08a <_svfprintf_r+0xf42>
 80098d8:	f1b9 0f00 	cmp.w	r9, #0
 80098dc:	f000 80aa 	beq.w	8009a34 <_svfprintf_r+0x8ec>
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d076      	beq.n	80099d2 <_svfprintf_r+0x88a>
 80098e4:	2b02      	cmp	r3, #2
 80098e6:	f000 8091 	beq.w	8009a0c <_svfprintf_r+0x8c4>
 80098ea:	2600      	movs	r6, #0
 80098ec:	2700      	movs	r7, #0
 80098ee:	e3d2      	b.n	800a096 <_svfprintf_r+0xf4e>
 80098f0:	1d3a      	adds	r2, r7, #4
 80098f2:	f015 0110 	ands.w	r1, r5, #16
 80098f6:	9204      	str	r2, [sp, #16]
 80098f8:	d002      	beq.n	8009900 <_svfprintf_r+0x7b8>
 80098fa:	683e      	ldr	r6, [r7, #0]
 80098fc:	2700      	movs	r7, #0
 80098fe:	e7dd      	b.n	80098bc <_svfprintf_r+0x774>
 8009900:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8009904:	d0f9      	beq.n	80098fa <_svfprintf_r+0x7b2>
 8009906:	883e      	ldrh	r6, [r7, #0]
 8009908:	2700      	movs	r7, #0
 800990a:	e7d6      	b.n	80098ba <_svfprintf_r+0x772>
 800990c:	1d3b      	adds	r3, r7, #4
 800990e:	9304      	str	r3, [sp, #16]
 8009910:	2330      	movs	r3, #48	; 0x30
 8009912:	2278      	movs	r2, #120	; 0x78
 8009914:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8009918:	4b14      	ldr	r3, [pc, #80]	; (800996c <_svfprintf_r+0x824>)
 800991a:	683e      	ldr	r6, [r7, #0]
 800991c:	9311      	str	r3, [sp, #68]	; 0x44
 800991e:	2700      	movs	r7, #0
 8009920:	f045 0502 	orr.w	r5, r5, #2
 8009924:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8009928:	2302      	movs	r3, #2
 800992a:	9202      	str	r2, [sp, #8]
 800992c:	e7c6      	b.n	80098bc <_svfprintf_r+0x774>
 800992e:	1d3b      	adds	r3, r7, #4
 8009930:	2600      	movs	r6, #0
 8009932:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009936:	9304      	str	r3, [sp, #16]
 8009938:	f8d7 8000 	ldr.w	r8, [r7]
 800993c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009940:	d00a      	beq.n	8009958 <_svfprintf_r+0x810>
 8009942:	464a      	mov	r2, r9
 8009944:	4631      	mov	r1, r6
 8009946:	4640      	mov	r0, r8
 8009948:	f7f6 fca2 	bl	8000290 <memchr>
 800994c:	2800      	cmp	r0, #0
 800994e:	f000 808d 	beq.w	8009a6c <_svfprintf_r+0x924>
 8009952:	eba0 0908 	sub.w	r9, r0, r8
 8009956:	e5cb      	b.n	80094f0 <_svfprintf_r+0x3a8>
 8009958:	4640      	mov	r0, r8
 800995a:	f7f6 fce9 	bl	8000330 <strlen>
 800995e:	4681      	mov	r9, r0
 8009960:	e5c6      	b.n	80094f0 <_svfprintf_r+0x3a8>
 8009962:	bf00      	nop
 8009964:	080201e8 	.word	0x080201e8
 8009968:	080201f8 	.word	0x080201f8
 800996c:	080201d5 	.word	0x080201d5
 8009970:	f045 0510 	orr.w	r5, r5, #16
 8009974:	06a9      	lsls	r1, r5, #26
 8009976:	d509      	bpl.n	800998c <_svfprintf_r+0x844>
 8009978:	3707      	adds	r7, #7
 800997a:	f027 0707 	bic.w	r7, r7, #7
 800997e:	f107 0308 	add.w	r3, r7, #8
 8009982:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009986:	9304      	str	r3, [sp, #16]
 8009988:	2301      	movs	r3, #1
 800998a:	e797      	b.n	80098bc <_svfprintf_r+0x774>
 800998c:	1d3b      	adds	r3, r7, #4
 800998e:	f015 0f10 	tst.w	r5, #16
 8009992:	9304      	str	r3, [sp, #16]
 8009994:	d001      	beq.n	800999a <_svfprintf_r+0x852>
 8009996:	683e      	ldr	r6, [r7, #0]
 8009998:	e002      	b.n	80099a0 <_svfprintf_r+0x858>
 800999a:	066a      	lsls	r2, r5, #25
 800999c:	d5fb      	bpl.n	8009996 <_svfprintf_r+0x84e>
 800999e:	883e      	ldrh	r6, [r7, #0]
 80099a0:	2700      	movs	r7, #0
 80099a2:	e7f1      	b.n	8009988 <_svfprintf_r+0x840>
 80099a4:	b10b      	cbz	r3, 80099aa <_svfprintf_r+0x862>
 80099a6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80099aa:	4ba3      	ldr	r3, [pc, #652]	; (8009c38 <_svfprintf_r+0xaf0>)
 80099ac:	e4c2      	b.n	8009334 <_svfprintf_r+0x1ec>
 80099ae:	1d3b      	adds	r3, r7, #4
 80099b0:	f015 0f10 	tst.w	r5, #16
 80099b4:	9304      	str	r3, [sp, #16]
 80099b6:	d001      	beq.n	80099bc <_svfprintf_r+0x874>
 80099b8:	683e      	ldr	r6, [r7, #0]
 80099ba:	e002      	b.n	80099c2 <_svfprintf_r+0x87a>
 80099bc:	066e      	lsls	r6, r5, #25
 80099be:	d5fb      	bpl.n	80099b8 <_svfprintf_r+0x870>
 80099c0:	883e      	ldrh	r6, [r7, #0]
 80099c2:	2700      	movs	r7, #0
 80099c4:	e4c2      	b.n	800934c <_svfprintf_r+0x204>
 80099c6:	4643      	mov	r3, r8
 80099c8:	e366      	b.n	800a098 <_svfprintf_r+0xf50>
 80099ca:	2f00      	cmp	r7, #0
 80099cc:	bf08      	it	eq
 80099ce:	2e0a      	cmpeq	r6, #10
 80099d0:	d205      	bcs.n	80099de <_svfprintf_r+0x896>
 80099d2:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80099d6:	3630      	adds	r6, #48	; 0x30
 80099d8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80099dc:	e377      	b.n	800a0ce <_svfprintf_r+0xf86>
 80099de:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80099e2:	4630      	mov	r0, r6
 80099e4:	4639      	mov	r1, r7
 80099e6:	220a      	movs	r2, #10
 80099e8:	2300      	movs	r3, #0
 80099ea:	f7f7 f989 	bl	8000d00 <__aeabi_uldivmod>
 80099ee:	3230      	adds	r2, #48	; 0x30
 80099f0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80099f4:	2300      	movs	r3, #0
 80099f6:	4630      	mov	r0, r6
 80099f8:	4639      	mov	r1, r7
 80099fa:	220a      	movs	r2, #10
 80099fc:	f7f7 f980 	bl	8000d00 <__aeabi_uldivmod>
 8009a00:	4606      	mov	r6, r0
 8009a02:	460f      	mov	r7, r1
 8009a04:	ea56 0307 	orrs.w	r3, r6, r7
 8009a08:	d1eb      	bne.n	80099e2 <_svfprintf_r+0x89a>
 8009a0a:	e360      	b.n	800a0ce <_svfprintf_r+0xf86>
 8009a0c:	2600      	movs	r6, #0
 8009a0e:	2700      	movs	r7, #0
 8009a10:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8009a14:	f006 030f 	and.w	r3, r6, #15
 8009a18:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009a1a:	5cd3      	ldrb	r3, [r2, r3]
 8009a1c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009a20:	0933      	lsrs	r3, r6, #4
 8009a22:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009a26:	093a      	lsrs	r2, r7, #4
 8009a28:	461e      	mov	r6, r3
 8009a2a:	4617      	mov	r7, r2
 8009a2c:	ea56 0307 	orrs.w	r3, r6, r7
 8009a30:	d1f0      	bne.n	8009a14 <_svfprintf_r+0x8cc>
 8009a32:	e34c      	b.n	800a0ce <_svfprintf_r+0xf86>
 8009a34:	b93b      	cbnz	r3, 8009a46 <_svfprintf_r+0x8fe>
 8009a36:	07ea      	lsls	r2, r5, #31
 8009a38:	d505      	bpl.n	8009a46 <_svfprintf_r+0x8fe>
 8009a3a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8009a3e:	2330      	movs	r3, #48	; 0x30
 8009a40:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8009a44:	e343      	b.n	800a0ce <_svfprintf_r+0xf86>
 8009a46:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8009a4a:	e340      	b.n	800a0ce <_svfprintf_r+0xf86>
 8009a4c:	b10b      	cbz	r3, 8009a52 <_svfprintf_r+0x90a>
 8009a4e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009a52:	9b02      	ldr	r3, [sp, #8]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	f000 82f7 	beq.w	800a048 <_svfprintf_r+0xf00>
 8009a5a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009a5e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8009a62:	2600      	movs	r6, #0
 8009a64:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009a68:	9704      	str	r7, [sp, #16]
 8009a6a:	e4e8      	b.n	800943e <_svfprintf_r+0x2f6>
 8009a6c:	4606      	mov	r6, r0
 8009a6e:	e53f      	b.n	80094f0 <_svfprintf_r+0x3a8>
 8009a70:	2310      	movs	r3, #16
 8009a72:	6063      	str	r3, [r4, #4]
 8009a74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a76:	3310      	adds	r3, #16
 8009a78:	9321      	str	r3, [sp, #132]	; 0x84
 8009a7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	2b07      	cmp	r3, #7
 8009a80:	9320      	str	r3, [sp, #128]	; 0x80
 8009a82:	dc04      	bgt.n	8009a8e <_svfprintf_r+0x946>
 8009a84:	3408      	adds	r4, #8
 8009a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a88:	3b10      	subs	r3, #16
 8009a8a:	930c      	str	r3, [sp, #48]	; 0x30
 8009a8c:	e615      	b.n	80096ba <_svfprintf_r+0x572>
 8009a8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009a90:	4651      	mov	r1, sl
 8009a92:	4658      	mov	r0, fp
 8009a94:	f001 fdb8 	bl	800b608 <__ssprint_r>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	f040 82b6 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009a9e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009aa0:	e7f1      	b.n	8009a86 <_svfprintf_r+0x93e>
 8009aa2:	aa1f      	add	r2, sp, #124	; 0x7c
 8009aa4:	4651      	mov	r1, sl
 8009aa6:	4658      	mov	r0, fp
 8009aa8:	f001 fdae 	bl	800b608 <__ssprint_r>
 8009aac:	2800      	cmp	r0, #0
 8009aae:	f040 82ac 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009ab2:	ac2c      	add	r4, sp, #176	; 0xb0
 8009ab4:	e614      	b.n	80096e0 <_svfprintf_r+0x598>
 8009ab6:	aa1f      	add	r2, sp, #124	; 0x7c
 8009ab8:	4651      	mov	r1, sl
 8009aba:	4658      	mov	r0, fp
 8009abc:	f001 fda4 	bl	800b608 <__ssprint_r>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	f040 82a2 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009ac6:	ac2c      	add	r4, sp, #176	; 0xb0
 8009ac8:	e61c      	b.n	8009704 <_svfprintf_r+0x5bc>
 8009aca:	aa1f      	add	r2, sp, #124	; 0x7c
 8009acc:	4651      	mov	r1, sl
 8009ace:	4658      	mov	r0, fp
 8009ad0:	f001 fd9a 	bl	800b608 <__ssprint_r>
 8009ad4:	2800      	cmp	r0, #0
 8009ad6:	f040 8298 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009ada:	ac2c      	add	r4, sp, #176	; 0xb0
 8009adc:	e622      	b.n	8009724 <_svfprintf_r+0x5dc>
 8009ade:	2210      	movs	r2, #16
 8009ae0:	6062      	str	r2, [r4, #4]
 8009ae2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ae4:	3210      	adds	r2, #16
 8009ae6:	9221      	str	r2, [sp, #132]	; 0x84
 8009ae8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009aea:	3201      	adds	r2, #1
 8009aec:	2a07      	cmp	r2, #7
 8009aee:	9220      	str	r2, [sp, #128]	; 0x80
 8009af0:	dc02      	bgt.n	8009af8 <_svfprintf_r+0x9b0>
 8009af2:	3408      	adds	r4, #8
 8009af4:	3b10      	subs	r3, #16
 8009af6:	e61d      	b.n	8009734 <_svfprintf_r+0x5ec>
 8009af8:	aa1f      	add	r2, sp, #124	; 0x7c
 8009afa:	4651      	mov	r1, sl
 8009afc:	4658      	mov	r0, fp
 8009afe:	930c      	str	r3, [sp, #48]	; 0x30
 8009b00:	f001 fd82 	bl	800b608 <__ssprint_r>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	f040 8280 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009b0a:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b0e:	e7f1      	b.n	8009af4 <_svfprintf_r+0x9ac>
 8009b10:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b12:	4651      	mov	r1, sl
 8009b14:	4658      	mov	r0, fp
 8009b16:	f001 fd77 	bl	800b608 <__ssprint_r>
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	f040 8275 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009b20:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b22:	e617      	b.n	8009754 <_svfprintf_r+0x60c>
 8009b24:	2310      	movs	r3, #16
 8009b26:	6063      	str	r3, [r4, #4]
 8009b28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b2a:	3310      	adds	r3, #16
 8009b2c:	9321      	str	r3, [sp, #132]	; 0x84
 8009b2e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b30:	3301      	adds	r3, #1
 8009b32:	2b07      	cmp	r3, #7
 8009b34:	9320      	str	r3, [sp, #128]	; 0x80
 8009b36:	dc02      	bgt.n	8009b3e <_svfprintf_r+0x9f6>
 8009b38:	3408      	adds	r4, #8
 8009b3a:	3e10      	subs	r6, #16
 8009b3c:	e60e      	b.n	800975c <_svfprintf_r+0x614>
 8009b3e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b40:	4651      	mov	r1, sl
 8009b42:	4658      	mov	r0, fp
 8009b44:	f001 fd60 	bl	800b608 <__ssprint_r>
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	f040 825e 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009b4e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b50:	e7f3      	b.n	8009b3a <_svfprintf_r+0x9f2>
 8009b52:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b54:	4651      	mov	r1, sl
 8009b56:	4658      	mov	r0, fp
 8009b58:	f001 fd56 	bl	800b608 <__ssprint_r>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	f040 8254 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009b62:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b64:	e60a      	b.n	800977c <_svfprintf_r+0x634>
 8009b66:	9b02      	ldr	r3, [sp, #8]
 8009b68:	2b65      	cmp	r3, #101	; 0x65
 8009b6a:	f340 81a9 	ble.w	8009ec0 <_svfprintf_r+0xd78>
 8009b6e:	2200      	movs	r2, #0
 8009b70:	2300      	movs	r3, #0
 8009b72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b76:	f7f7 f803 	bl	8000b80 <__aeabi_dcmpeq>
 8009b7a:	2800      	cmp	r0, #0
 8009b7c:	d062      	beq.n	8009c44 <_svfprintf_r+0xafc>
 8009b7e:	4b2f      	ldr	r3, [pc, #188]	; (8009c3c <_svfprintf_r+0xaf4>)
 8009b80:	6023      	str	r3, [r4, #0]
 8009b82:	2301      	movs	r3, #1
 8009b84:	6063      	str	r3, [r4, #4]
 8009b86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b88:	3301      	adds	r3, #1
 8009b8a:	9321      	str	r3, [sp, #132]	; 0x84
 8009b8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b8e:	3301      	adds	r3, #1
 8009b90:	2b07      	cmp	r3, #7
 8009b92:	9320      	str	r3, [sp, #128]	; 0x80
 8009b94:	dc25      	bgt.n	8009be2 <_svfprintf_r+0xa9a>
 8009b96:	3408      	adds	r4, #8
 8009b98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b9a:	9a03      	ldr	r2, [sp, #12]
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	db02      	blt.n	8009ba6 <_svfprintf_r+0xa5e>
 8009ba0:	07ee      	lsls	r6, r5, #31
 8009ba2:	f57f ae02 	bpl.w	80097aa <_svfprintf_r+0x662>
 8009ba6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ba8:	6023      	str	r3, [r4, #0]
 8009baa:	9b08      	ldr	r3, [sp, #32]
 8009bac:	6063      	str	r3, [r4, #4]
 8009bae:	9a08      	ldr	r2, [sp, #32]
 8009bb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bb2:	4413      	add	r3, r2
 8009bb4:	9321      	str	r3, [sp, #132]	; 0x84
 8009bb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009bb8:	3301      	adds	r3, #1
 8009bba:	2b07      	cmp	r3, #7
 8009bbc:	9320      	str	r3, [sp, #128]	; 0x80
 8009bbe:	dc1a      	bgt.n	8009bf6 <_svfprintf_r+0xaae>
 8009bc0:	3408      	adds	r4, #8
 8009bc2:	9b03      	ldr	r3, [sp, #12]
 8009bc4:	1e5e      	subs	r6, r3, #1
 8009bc6:	2e00      	cmp	r6, #0
 8009bc8:	f77f adef 	ble.w	80097aa <_svfprintf_r+0x662>
 8009bcc:	4f1c      	ldr	r7, [pc, #112]	; (8009c40 <_svfprintf_r+0xaf8>)
 8009bce:	f04f 0810 	mov.w	r8, #16
 8009bd2:	2e10      	cmp	r6, #16
 8009bd4:	6027      	str	r7, [r4, #0]
 8009bd6:	dc18      	bgt.n	8009c0a <_svfprintf_r+0xac2>
 8009bd8:	6066      	str	r6, [r4, #4]
 8009bda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bdc:	441e      	add	r6, r3
 8009bde:	9621      	str	r6, [sp, #132]	; 0x84
 8009be0:	e5d4      	b.n	800978c <_svfprintf_r+0x644>
 8009be2:	aa1f      	add	r2, sp, #124	; 0x7c
 8009be4:	4651      	mov	r1, sl
 8009be6:	4658      	mov	r0, fp
 8009be8:	f001 fd0e 	bl	800b608 <__ssprint_r>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	f040 820c 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009bf2:	ac2c      	add	r4, sp, #176	; 0xb0
 8009bf4:	e7d0      	b.n	8009b98 <_svfprintf_r+0xa50>
 8009bf6:	aa1f      	add	r2, sp, #124	; 0x7c
 8009bf8:	4651      	mov	r1, sl
 8009bfa:	4658      	mov	r0, fp
 8009bfc:	f001 fd04 	bl	800b608 <__ssprint_r>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	f040 8202 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009c06:	ac2c      	add	r4, sp, #176	; 0xb0
 8009c08:	e7db      	b.n	8009bc2 <_svfprintf_r+0xa7a>
 8009c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c0c:	f8c4 8004 	str.w	r8, [r4, #4]
 8009c10:	3310      	adds	r3, #16
 8009c12:	9321      	str	r3, [sp, #132]	; 0x84
 8009c14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c16:	3301      	adds	r3, #1
 8009c18:	2b07      	cmp	r3, #7
 8009c1a:	9320      	str	r3, [sp, #128]	; 0x80
 8009c1c:	dc02      	bgt.n	8009c24 <_svfprintf_r+0xadc>
 8009c1e:	3408      	adds	r4, #8
 8009c20:	3e10      	subs	r6, #16
 8009c22:	e7d6      	b.n	8009bd2 <_svfprintf_r+0xa8a>
 8009c24:	aa1f      	add	r2, sp, #124	; 0x7c
 8009c26:	4651      	mov	r1, sl
 8009c28:	4658      	mov	r0, fp
 8009c2a:	f001 fced 	bl	800b608 <__ssprint_r>
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	f040 81eb 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009c34:	ac2c      	add	r4, sp, #176	; 0xb0
 8009c36:	e7f3      	b.n	8009c20 <_svfprintf_r+0xad8>
 8009c38:	080201d5 	.word	0x080201d5
 8009c3c:	080201e6 	.word	0x080201e6
 8009c40:	080201f8 	.word	0x080201f8
 8009c44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	dc7a      	bgt.n	8009d40 <_svfprintf_r+0xbf8>
 8009c4a:	4b9b      	ldr	r3, [pc, #620]	; (8009eb8 <_svfprintf_r+0xd70>)
 8009c4c:	6023      	str	r3, [r4, #0]
 8009c4e:	2301      	movs	r3, #1
 8009c50:	6063      	str	r3, [r4, #4]
 8009c52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c54:	3301      	adds	r3, #1
 8009c56:	9321      	str	r3, [sp, #132]	; 0x84
 8009c58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	2b07      	cmp	r3, #7
 8009c5e:	9320      	str	r3, [sp, #128]	; 0x80
 8009c60:	dc44      	bgt.n	8009cec <_svfprintf_r+0xba4>
 8009c62:	3408      	adds	r4, #8
 8009c64:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c66:	b923      	cbnz	r3, 8009c72 <_svfprintf_r+0xb2a>
 8009c68:	9b03      	ldr	r3, [sp, #12]
 8009c6a:	b913      	cbnz	r3, 8009c72 <_svfprintf_r+0xb2a>
 8009c6c:	07e8      	lsls	r0, r5, #31
 8009c6e:	f57f ad9c 	bpl.w	80097aa <_svfprintf_r+0x662>
 8009c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	9b08      	ldr	r3, [sp, #32]
 8009c78:	6063      	str	r3, [r4, #4]
 8009c7a:	9a08      	ldr	r2, [sp, #32]
 8009c7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c7e:	4413      	add	r3, r2
 8009c80:	9321      	str	r3, [sp, #132]	; 0x84
 8009c82:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c84:	3301      	adds	r3, #1
 8009c86:	2b07      	cmp	r3, #7
 8009c88:	9320      	str	r3, [sp, #128]	; 0x80
 8009c8a:	dc39      	bgt.n	8009d00 <_svfprintf_r+0xbb8>
 8009c8c:	f104 0308 	add.w	r3, r4, #8
 8009c90:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8009c92:	2e00      	cmp	r6, #0
 8009c94:	da19      	bge.n	8009cca <_svfprintf_r+0xb82>
 8009c96:	4f89      	ldr	r7, [pc, #548]	; (8009ebc <_svfprintf_r+0xd74>)
 8009c98:	4276      	negs	r6, r6
 8009c9a:	2410      	movs	r4, #16
 8009c9c:	2e10      	cmp	r6, #16
 8009c9e:	601f      	str	r7, [r3, #0]
 8009ca0:	dc38      	bgt.n	8009d14 <_svfprintf_r+0xbcc>
 8009ca2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ca4:	605e      	str	r6, [r3, #4]
 8009ca6:	4416      	add	r6, r2
 8009ca8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009caa:	9621      	str	r6, [sp, #132]	; 0x84
 8009cac:	3201      	adds	r2, #1
 8009cae:	2a07      	cmp	r2, #7
 8009cb0:	f103 0308 	add.w	r3, r3, #8
 8009cb4:	9220      	str	r2, [sp, #128]	; 0x80
 8009cb6:	dd08      	ble.n	8009cca <_svfprintf_r+0xb82>
 8009cb8:	aa1f      	add	r2, sp, #124	; 0x7c
 8009cba:	4651      	mov	r1, sl
 8009cbc:	4658      	mov	r0, fp
 8009cbe:	f001 fca3 	bl	800b608 <__ssprint_r>
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f040 81a1 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009cc8:	ab2c      	add	r3, sp, #176	; 0xb0
 8009cca:	9a03      	ldr	r2, [sp, #12]
 8009ccc:	605a      	str	r2, [r3, #4]
 8009cce:	9903      	ldr	r1, [sp, #12]
 8009cd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009cd2:	f8c3 8000 	str.w	r8, [r3]
 8009cd6:	440a      	add	r2, r1
 8009cd8:	9221      	str	r2, [sp, #132]	; 0x84
 8009cda:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009cdc:	3201      	adds	r2, #1
 8009cde:	2a07      	cmp	r2, #7
 8009ce0:	9220      	str	r2, [sp, #128]	; 0x80
 8009ce2:	f73f ad59 	bgt.w	8009798 <_svfprintf_r+0x650>
 8009ce6:	f103 0408 	add.w	r4, r3, #8
 8009cea:	e55e      	b.n	80097aa <_svfprintf_r+0x662>
 8009cec:	aa1f      	add	r2, sp, #124	; 0x7c
 8009cee:	4651      	mov	r1, sl
 8009cf0:	4658      	mov	r0, fp
 8009cf2:	f001 fc89 	bl	800b608 <__ssprint_r>
 8009cf6:	2800      	cmp	r0, #0
 8009cf8:	f040 8187 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009cfc:	ac2c      	add	r4, sp, #176	; 0xb0
 8009cfe:	e7b1      	b.n	8009c64 <_svfprintf_r+0xb1c>
 8009d00:	aa1f      	add	r2, sp, #124	; 0x7c
 8009d02:	4651      	mov	r1, sl
 8009d04:	4658      	mov	r0, fp
 8009d06:	f001 fc7f 	bl	800b608 <__ssprint_r>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	f040 817d 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009d10:	ab2c      	add	r3, sp, #176	; 0xb0
 8009d12:	e7bd      	b.n	8009c90 <_svfprintf_r+0xb48>
 8009d14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d16:	605c      	str	r4, [r3, #4]
 8009d18:	3210      	adds	r2, #16
 8009d1a:	9221      	str	r2, [sp, #132]	; 0x84
 8009d1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d1e:	3201      	adds	r2, #1
 8009d20:	2a07      	cmp	r2, #7
 8009d22:	9220      	str	r2, [sp, #128]	; 0x80
 8009d24:	dc02      	bgt.n	8009d2c <_svfprintf_r+0xbe4>
 8009d26:	3308      	adds	r3, #8
 8009d28:	3e10      	subs	r6, #16
 8009d2a:	e7b7      	b.n	8009c9c <_svfprintf_r+0xb54>
 8009d2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8009d2e:	4651      	mov	r1, sl
 8009d30:	4658      	mov	r0, fp
 8009d32:	f001 fc69 	bl	800b608 <__ssprint_r>
 8009d36:	2800      	cmp	r0, #0
 8009d38:	f040 8167 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009d3c:	ab2c      	add	r3, sp, #176	; 0xb0
 8009d3e:	e7f3      	b.n	8009d28 <_svfprintf_r+0xbe0>
 8009d40:	9b03      	ldr	r3, [sp, #12]
 8009d42:	42bb      	cmp	r3, r7
 8009d44:	bfa8      	it	ge
 8009d46:	463b      	movge	r3, r7
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	461e      	mov	r6, r3
 8009d4c:	dd0b      	ble.n	8009d66 <_svfprintf_r+0xc1e>
 8009d4e:	6063      	str	r3, [r4, #4]
 8009d50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d52:	f8c4 8000 	str.w	r8, [r4]
 8009d56:	4433      	add	r3, r6
 8009d58:	9321      	str	r3, [sp, #132]	; 0x84
 8009d5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	2b07      	cmp	r3, #7
 8009d60:	9320      	str	r3, [sp, #128]	; 0x80
 8009d62:	dc5f      	bgt.n	8009e24 <_svfprintf_r+0xcdc>
 8009d64:	3408      	adds	r4, #8
 8009d66:	2e00      	cmp	r6, #0
 8009d68:	bfac      	ite	ge
 8009d6a:	1bbe      	subge	r6, r7, r6
 8009d6c:	463e      	movlt	r6, r7
 8009d6e:	2e00      	cmp	r6, #0
 8009d70:	dd0f      	ble.n	8009d92 <_svfprintf_r+0xc4a>
 8009d72:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8009ebc <_svfprintf_r+0xd74>
 8009d76:	f8c4 9000 	str.w	r9, [r4]
 8009d7a:	2e10      	cmp	r6, #16
 8009d7c:	dc5c      	bgt.n	8009e38 <_svfprintf_r+0xcf0>
 8009d7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d80:	6066      	str	r6, [r4, #4]
 8009d82:	441e      	add	r6, r3
 8009d84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d86:	9621      	str	r6, [sp, #132]	; 0x84
 8009d88:	3301      	adds	r3, #1
 8009d8a:	2b07      	cmp	r3, #7
 8009d8c:	9320      	str	r3, [sp, #128]	; 0x80
 8009d8e:	dc6a      	bgt.n	8009e66 <_svfprintf_r+0xd1e>
 8009d90:	3408      	adds	r4, #8
 8009d92:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d94:	9a03      	ldr	r2, [sp, #12]
 8009d96:	4293      	cmp	r3, r2
 8009d98:	db01      	blt.n	8009d9e <_svfprintf_r+0xc56>
 8009d9a:	07e9      	lsls	r1, r5, #31
 8009d9c:	d50d      	bpl.n	8009dba <_svfprintf_r+0xc72>
 8009d9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	9b08      	ldr	r3, [sp, #32]
 8009da4:	6063      	str	r3, [r4, #4]
 8009da6:	9a08      	ldr	r2, [sp, #32]
 8009da8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009daa:	4413      	add	r3, r2
 8009dac:	9321      	str	r3, [sp, #132]	; 0x84
 8009dae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009db0:	3301      	adds	r3, #1
 8009db2:	2b07      	cmp	r3, #7
 8009db4:	9320      	str	r3, [sp, #128]	; 0x80
 8009db6:	dc60      	bgt.n	8009e7a <_svfprintf_r+0xd32>
 8009db8:	3408      	adds	r4, #8
 8009dba:	9b03      	ldr	r3, [sp, #12]
 8009dbc:	9a03      	ldr	r2, [sp, #12]
 8009dbe:	1bde      	subs	r6, r3, r7
 8009dc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	429e      	cmp	r6, r3
 8009dc6:	bfa8      	it	ge
 8009dc8:	461e      	movge	r6, r3
 8009dca:	2e00      	cmp	r6, #0
 8009dcc:	dd0b      	ble.n	8009de6 <_svfprintf_r+0xc9e>
 8009dce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dd0:	6066      	str	r6, [r4, #4]
 8009dd2:	4433      	add	r3, r6
 8009dd4:	9321      	str	r3, [sp, #132]	; 0x84
 8009dd6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009dd8:	3301      	adds	r3, #1
 8009dda:	4447      	add	r7, r8
 8009ddc:	2b07      	cmp	r3, #7
 8009dde:	6027      	str	r7, [r4, #0]
 8009de0:	9320      	str	r3, [sp, #128]	; 0x80
 8009de2:	dc54      	bgt.n	8009e8e <_svfprintf_r+0xd46>
 8009de4:	3408      	adds	r4, #8
 8009de6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009de8:	9a03      	ldr	r2, [sp, #12]
 8009dea:	2e00      	cmp	r6, #0
 8009dec:	eba2 0303 	sub.w	r3, r2, r3
 8009df0:	bfac      	ite	ge
 8009df2:	1b9e      	subge	r6, r3, r6
 8009df4:	461e      	movlt	r6, r3
 8009df6:	2e00      	cmp	r6, #0
 8009df8:	f77f acd7 	ble.w	80097aa <_svfprintf_r+0x662>
 8009dfc:	4f2f      	ldr	r7, [pc, #188]	; (8009ebc <_svfprintf_r+0xd74>)
 8009dfe:	f04f 0810 	mov.w	r8, #16
 8009e02:	2e10      	cmp	r6, #16
 8009e04:	6027      	str	r7, [r4, #0]
 8009e06:	f77f aee7 	ble.w	8009bd8 <_svfprintf_r+0xa90>
 8009e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e0c:	f8c4 8004 	str.w	r8, [r4, #4]
 8009e10:	3310      	adds	r3, #16
 8009e12:	9321      	str	r3, [sp, #132]	; 0x84
 8009e14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e16:	3301      	adds	r3, #1
 8009e18:	2b07      	cmp	r3, #7
 8009e1a:	9320      	str	r3, [sp, #128]	; 0x80
 8009e1c:	dc41      	bgt.n	8009ea2 <_svfprintf_r+0xd5a>
 8009e1e:	3408      	adds	r4, #8
 8009e20:	3e10      	subs	r6, #16
 8009e22:	e7ee      	b.n	8009e02 <_svfprintf_r+0xcba>
 8009e24:	aa1f      	add	r2, sp, #124	; 0x7c
 8009e26:	4651      	mov	r1, sl
 8009e28:	4658      	mov	r0, fp
 8009e2a:	f001 fbed 	bl	800b608 <__ssprint_r>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	f040 80eb 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009e34:	ac2c      	add	r4, sp, #176	; 0xb0
 8009e36:	e796      	b.n	8009d66 <_svfprintf_r+0xc1e>
 8009e38:	2310      	movs	r3, #16
 8009e3a:	6063      	str	r3, [r4, #4]
 8009e3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e3e:	3310      	adds	r3, #16
 8009e40:	9321      	str	r3, [sp, #132]	; 0x84
 8009e42:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e44:	3301      	adds	r3, #1
 8009e46:	2b07      	cmp	r3, #7
 8009e48:	9320      	str	r3, [sp, #128]	; 0x80
 8009e4a:	dc02      	bgt.n	8009e52 <_svfprintf_r+0xd0a>
 8009e4c:	3408      	adds	r4, #8
 8009e4e:	3e10      	subs	r6, #16
 8009e50:	e791      	b.n	8009d76 <_svfprintf_r+0xc2e>
 8009e52:	aa1f      	add	r2, sp, #124	; 0x7c
 8009e54:	4651      	mov	r1, sl
 8009e56:	4658      	mov	r0, fp
 8009e58:	f001 fbd6 	bl	800b608 <__ssprint_r>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	f040 80d4 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009e62:	ac2c      	add	r4, sp, #176	; 0xb0
 8009e64:	e7f3      	b.n	8009e4e <_svfprintf_r+0xd06>
 8009e66:	aa1f      	add	r2, sp, #124	; 0x7c
 8009e68:	4651      	mov	r1, sl
 8009e6a:	4658      	mov	r0, fp
 8009e6c:	f001 fbcc 	bl	800b608 <__ssprint_r>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	f040 80ca 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009e76:	ac2c      	add	r4, sp, #176	; 0xb0
 8009e78:	e78b      	b.n	8009d92 <_svfprintf_r+0xc4a>
 8009e7a:	aa1f      	add	r2, sp, #124	; 0x7c
 8009e7c:	4651      	mov	r1, sl
 8009e7e:	4658      	mov	r0, fp
 8009e80:	f001 fbc2 	bl	800b608 <__ssprint_r>
 8009e84:	2800      	cmp	r0, #0
 8009e86:	f040 80c0 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009e8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8009e8c:	e795      	b.n	8009dba <_svfprintf_r+0xc72>
 8009e8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009e90:	4651      	mov	r1, sl
 8009e92:	4658      	mov	r0, fp
 8009e94:	f001 fbb8 	bl	800b608 <__ssprint_r>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	f040 80b6 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009e9e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009ea0:	e7a1      	b.n	8009de6 <_svfprintf_r+0xc9e>
 8009ea2:	aa1f      	add	r2, sp, #124	; 0x7c
 8009ea4:	4651      	mov	r1, sl
 8009ea6:	4658      	mov	r0, fp
 8009ea8:	f001 fbae 	bl	800b608 <__ssprint_r>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	f040 80ac 	bne.w	800a00a <_svfprintf_r+0xec2>
 8009eb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8009eb4:	e7b4      	b.n	8009e20 <_svfprintf_r+0xcd8>
 8009eb6:	bf00      	nop
 8009eb8:	080201e6 	.word	0x080201e6
 8009ebc:	080201f8 	.word	0x080201f8
 8009ec0:	9b03      	ldr	r3, [sp, #12]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	dc01      	bgt.n	8009eca <_svfprintf_r+0xd82>
 8009ec6:	07ea      	lsls	r2, r5, #31
 8009ec8:	d576      	bpl.n	8009fb8 <_svfprintf_r+0xe70>
 8009eca:	2301      	movs	r3, #1
 8009ecc:	6063      	str	r3, [r4, #4]
 8009ece:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ed0:	f8c4 8000 	str.w	r8, [r4]
 8009ed4:	3301      	adds	r3, #1
 8009ed6:	9321      	str	r3, [sp, #132]	; 0x84
 8009ed8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009eda:	3301      	adds	r3, #1
 8009edc:	2b07      	cmp	r3, #7
 8009ede:	9320      	str	r3, [sp, #128]	; 0x80
 8009ee0:	dc36      	bgt.n	8009f50 <_svfprintf_r+0xe08>
 8009ee2:	3408      	adds	r4, #8
 8009ee4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	9b08      	ldr	r3, [sp, #32]
 8009eea:	6063      	str	r3, [r4, #4]
 8009eec:	9a08      	ldr	r2, [sp, #32]
 8009eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ef0:	4413      	add	r3, r2
 8009ef2:	9321      	str	r3, [sp, #132]	; 0x84
 8009ef4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	2b07      	cmp	r3, #7
 8009efa:	9320      	str	r3, [sp, #128]	; 0x80
 8009efc:	dc31      	bgt.n	8009f62 <_svfprintf_r+0xe1a>
 8009efe:	3408      	adds	r4, #8
 8009f00:	2300      	movs	r3, #0
 8009f02:	2200      	movs	r2, #0
 8009f04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f08:	f7f6 fe3a 	bl	8000b80 <__aeabi_dcmpeq>
 8009f0c:	9b03      	ldr	r3, [sp, #12]
 8009f0e:	1e5e      	subs	r6, r3, #1
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d12f      	bne.n	8009f74 <_svfprintf_r+0xe2c>
 8009f14:	f108 0301 	add.w	r3, r8, #1
 8009f18:	e884 0048 	stmia.w	r4, {r3, r6}
 8009f1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f1e:	9a03      	ldr	r2, [sp, #12]
 8009f20:	3b01      	subs	r3, #1
 8009f22:	4413      	add	r3, r2
 8009f24:	9321      	str	r3, [sp, #132]	; 0x84
 8009f26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f28:	3301      	adds	r3, #1
 8009f2a:	2b07      	cmp	r3, #7
 8009f2c:	9320      	str	r3, [sp, #128]	; 0x80
 8009f2e:	dd4a      	ble.n	8009fc6 <_svfprintf_r+0xe7e>
 8009f30:	aa1f      	add	r2, sp, #124	; 0x7c
 8009f32:	4651      	mov	r1, sl
 8009f34:	4658      	mov	r0, fp
 8009f36:	f001 fb67 	bl	800b608 <__ssprint_r>
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	d165      	bne.n	800a00a <_svfprintf_r+0xec2>
 8009f3e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009f40:	ab1b      	add	r3, sp, #108	; 0x6c
 8009f42:	6023      	str	r3, [r4, #0]
 8009f44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f46:	6063      	str	r3, [r4, #4]
 8009f48:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f4c:	4413      	add	r3, r2
 8009f4e:	e41c      	b.n	800978a <_svfprintf_r+0x642>
 8009f50:	aa1f      	add	r2, sp, #124	; 0x7c
 8009f52:	4651      	mov	r1, sl
 8009f54:	4658      	mov	r0, fp
 8009f56:	f001 fb57 	bl	800b608 <__ssprint_r>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	d155      	bne.n	800a00a <_svfprintf_r+0xec2>
 8009f5e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009f60:	e7c0      	b.n	8009ee4 <_svfprintf_r+0xd9c>
 8009f62:	aa1f      	add	r2, sp, #124	; 0x7c
 8009f64:	4651      	mov	r1, sl
 8009f66:	4658      	mov	r0, fp
 8009f68:	f001 fb4e 	bl	800b608 <__ssprint_r>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d14c      	bne.n	800a00a <_svfprintf_r+0xec2>
 8009f70:	ac2c      	add	r4, sp, #176	; 0xb0
 8009f72:	e7c5      	b.n	8009f00 <_svfprintf_r+0xdb8>
 8009f74:	2e00      	cmp	r6, #0
 8009f76:	dde3      	ble.n	8009f40 <_svfprintf_r+0xdf8>
 8009f78:	4f59      	ldr	r7, [pc, #356]	; (800a0e0 <_svfprintf_r+0xf98>)
 8009f7a:	f04f 0810 	mov.w	r8, #16
 8009f7e:	2e10      	cmp	r6, #16
 8009f80:	6027      	str	r7, [r4, #0]
 8009f82:	dc04      	bgt.n	8009f8e <_svfprintf_r+0xe46>
 8009f84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f86:	6066      	str	r6, [r4, #4]
 8009f88:	441e      	add	r6, r3
 8009f8a:	9621      	str	r6, [sp, #132]	; 0x84
 8009f8c:	e7cb      	b.n	8009f26 <_svfprintf_r+0xdde>
 8009f8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f90:	f8c4 8004 	str.w	r8, [r4, #4]
 8009f94:	3310      	adds	r3, #16
 8009f96:	9321      	str	r3, [sp, #132]	; 0x84
 8009f98:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	2b07      	cmp	r3, #7
 8009f9e:	9320      	str	r3, [sp, #128]	; 0x80
 8009fa0:	dc02      	bgt.n	8009fa8 <_svfprintf_r+0xe60>
 8009fa2:	3408      	adds	r4, #8
 8009fa4:	3e10      	subs	r6, #16
 8009fa6:	e7ea      	b.n	8009f7e <_svfprintf_r+0xe36>
 8009fa8:	aa1f      	add	r2, sp, #124	; 0x7c
 8009faa:	4651      	mov	r1, sl
 8009fac:	4658      	mov	r0, fp
 8009fae:	f001 fb2b 	bl	800b608 <__ssprint_r>
 8009fb2:	bb50      	cbnz	r0, 800a00a <_svfprintf_r+0xec2>
 8009fb4:	ac2c      	add	r4, sp, #176	; 0xb0
 8009fb6:	e7f5      	b.n	8009fa4 <_svfprintf_r+0xe5c>
 8009fb8:	2301      	movs	r3, #1
 8009fba:	6063      	str	r3, [r4, #4]
 8009fbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fbe:	f8c4 8000 	str.w	r8, [r4]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	e7ae      	b.n	8009f24 <_svfprintf_r+0xddc>
 8009fc6:	3408      	adds	r4, #8
 8009fc8:	e7ba      	b.n	8009f40 <_svfprintf_r+0xdf8>
 8009fca:	3408      	adds	r4, #8
 8009fcc:	f7ff bbed 	b.w	80097aa <_svfprintf_r+0x662>
 8009fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fd4:	1a9d      	subs	r5, r3, r2
 8009fd6:	2d00      	cmp	r5, #0
 8009fd8:	f77f abea 	ble.w	80097b0 <_svfprintf_r+0x668>
 8009fdc:	2610      	movs	r6, #16
 8009fde:	4b41      	ldr	r3, [pc, #260]	; (800a0e4 <_svfprintf_r+0xf9c>)
 8009fe0:	6023      	str	r3, [r4, #0]
 8009fe2:	2d10      	cmp	r5, #16
 8009fe4:	dc1b      	bgt.n	800a01e <_svfprintf_r+0xed6>
 8009fe6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fe8:	6065      	str	r5, [r4, #4]
 8009fea:	441d      	add	r5, r3
 8009fec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fee:	9521      	str	r5, [sp, #132]	; 0x84
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	2b07      	cmp	r3, #7
 8009ff4:	9320      	str	r3, [sp, #128]	; 0x80
 8009ff6:	f77f abdb 	ble.w	80097b0 <_svfprintf_r+0x668>
 8009ffa:	aa1f      	add	r2, sp, #124	; 0x7c
 8009ffc:	4651      	mov	r1, sl
 8009ffe:	4658      	mov	r0, fp
 800a000:	f001 fb02 	bl	800b608 <__ssprint_r>
 800a004:	2800      	cmp	r0, #0
 800a006:	f43f abd3 	beq.w	80097b0 <_svfprintf_r+0x668>
 800a00a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a00e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a014:	bf18      	it	ne
 800a016:	f04f 33ff 	movne.w	r3, #4294967295
 800a01a:	f7ff b8b9 	b.w	8009190 <_svfprintf_r+0x48>
 800a01e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a020:	6066      	str	r6, [r4, #4]
 800a022:	3310      	adds	r3, #16
 800a024:	9321      	str	r3, [sp, #132]	; 0x84
 800a026:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a028:	3301      	adds	r3, #1
 800a02a:	2b07      	cmp	r3, #7
 800a02c:	9320      	str	r3, [sp, #128]	; 0x80
 800a02e:	dc02      	bgt.n	800a036 <_svfprintf_r+0xeee>
 800a030:	3408      	adds	r4, #8
 800a032:	3d10      	subs	r5, #16
 800a034:	e7d3      	b.n	8009fde <_svfprintf_r+0xe96>
 800a036:	aa1f      	add	r2, sp, #124	; 0x7c
 800a038:	4651      	mov	r1, sl
 800a03a:	4658      	mov	r0, fp
 800a03c:	f001 fae4 	bl	800b608 <__ssprint_r>
 800a040:	2800      	cmp	r0, #0
 800a042:	d1e2      	bne.n	800a00a <_svfprintf_r+0xec2>
 800a044:	ac2c      	add	r4, sp, #176	; 0xb0
 800a046:	e7f4      	b.n	800a032 <_svfprintf_r+0xeea>
 800a048:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d0dd      	beq.n	800a00a <_svfprintf_r+0xec2>
 800a04e:	aa1f      	add	r2, sp, #124	; 0x7c
 800a050:	4651      	mov	r1, sl
 800a052:	4658      	mov	r0, fp
 800a054:	f001 fad8 	bl	800b608 <__ssprint_r>
 800a058:	e7d7      	b.n	800a00a <_svfprintf_r+0xec2>
 800a05a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a05e:	4610      	mov	r0, r2
 800a060:	4619      	mov	r1, r3
 800a062:	f7f6 fdbf 	bl	8000be4 <__aeabi_dcmpun>
 800a066:	2800      	cmp	r0, #0
 800a068:	f43f aa44 	beq.w	80094f4 <_svfprintf_r+0x3ac>
 800a06c:	4b1e      	ldr	r3, [pc, #120]	; (800a0e8 <_svfprintf_r+0xfa0>)
 800a06e:	4a1f      	ldr	r2, [pc, #124]	; (800a0ec <_svfprintf_r+0xfa4>)
 800a070:	f7ff ba34 	b.w	80094dc <_svfprintf_r+0x394>
 800a074:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a076:	eba3 0308 	sub.w	r3, r3, r8
 800a07a:	9303      	str	r3, [sp, #12]
 800a07c:	f7ff bab5 	b.w	80095ea <_svfprintf_r+0x4a2>
 800a080:	ea56 0207 	orrs.w	r2, r6, r7
 800a084:	950b      	str	r5, [sp, #44]	; 0x2c
 800a086:	f43f ac2b 	beq.w	80098e0 <_svfprintf_r+0x798>
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	f43f ac9d 	beq.w	80099ca <_svfprintf_r+0x882>
 800a090:	2b02      	cmp	r3, #2
 800a092:	f43f acbd 	beq.w	8009a10 <_svfprintf_r+0x8c8>
 800a096:	ab2c      	add	r3, sp, #176	; 0xb0
 800a098:	08f1      	lsrs	r1, r6, #3
 800a09a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800a09e:	08f8      	lsrs	r0, r7, #3
 800a0a0:	f006 0207 	and.w	r2, r6, #7
 800a0a4:	4607      	mov	r7, r0
 800a0a6:	460e      	mov	r6, r1
 800a0a8:	3230      	adds	r2, #48	; 0x30
 800a0aa:	ea56 0107 	orrs.w	r1, r6, r7
 800a0ae:	f103 38ff 	add.w	r8, r3, #4294967295
 800a0b2:	f803 2c01 	strb.w	r2, [r3, #-1]
 800a0b6:	f47f ac86 	bne.w	80099c6 <_svfprintf_r+0x87e>
 800a0ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0bc:	07c9      	lsls	r1, r1, #31
 800a0be:	d506      	bpl.n	800a0ce <_svfprintf_r+0xf86>
 800a0c0:	2a30      	cmp	r2, #48	; 0x30
 800a0c2:	d004      	beq.n	800a0ce <_svfprintf_r+0xf86>
 800a0c4:	2230      	movs	r2, #48	; 0x30
 800a0c6:	f808 2c01 	strb.w	r2, [r8, #-1]
 800a0ca:	f1a3 0802 	sub.w	r8, r3, #2
 800a0ce:	464e      	mov	r6, r9
 800a0d0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800a0d4:	eba9 0908 	sub.w	r9, r9, r8
 800a0d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a0da:	2700      	movs	r7, #0
 800a0dc:	f7ff bad1 	b.w	8009682 <_svfprintf_r+0x53a>
 800a0e0:	080201f8 	.word	0x080201f8
 800a0e4:	080201e8 	.word	0x080201e8
 800a0e8:	080201bc 	.word	0x080201bc
 800a0ec:	080201c0 	.word	0x080201c0

0800a0f0 <__utoa>:
 800a0f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0f2:	4c1e      	ldr	r4, [pc, #120]	; (800a16c <__utoa+0x7c>)
 800a0f4:	b08b      	sub	sp, #44	; 0x2c
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	460f      	mov	r7, r1
 800a0fa:	466d      	mov	r5, sp
 800a0fc:	f104 0e20 	add.w	lr, r4, #32
 800a100:	6820      	ldr	r0, [r4, #0]
 800a102:	6861      	ldr	r1, [r4, #4]
 800a104:	462e      	mov	r6, r5
 800a106:	c603      	stmia	r6!, {r0, r1}
 800a108:	3408      	adds	r4, #8
 800a10a:	4574      	cmp	r4, lr
 800a10c:	4635      	mov	r5, r6
 800a10e:	d1f7      	bne.n	800a100 <__utoa+0x10>
 800a110:	7921      	ldrb	r1, [r4, #4]
 800a112:	7131      	strb	r1, [r6, #4]
 800a114:	1e91      	subs	r1, r2, #2
 800a116:	6820      	ldr	r0, [r4, #0]
 800a118:	6030      	str	r0, [r6, #0]
 800a11a:	2922      	cmp	r1, #34	; 0x22
 800a11c:	f04f 0100 	mov.w	r1, #0
 800a120:	d904      	bls.n	800a12c <__utoa+0x3c>
 800a122:	7039      	strb	r1, [r7, #0]
 800a124:	460f      	mov	r7, r1
 800a126:	4638      	mov	r0, r7
 800a128:	b00b      	add	sp, #44	; 0x2c
 800a12a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a12c:	1e78      	subs	r0, r7, #1
 800a12e:	4606      	mov	r6, r0
 800a130:	fbb3 f5f2 	udiv	r5, r3, r2
 800a134:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800a138:	fb02 3315 	mls	r3, r2, r5, r3
 800a13c:	4473      	add	r3, lr
 800a13e:	1c4c      	adds	r4, r1, #1
 800a140:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800a144:	f806 3f01 	strb.w	r3, [r6, #1]!
 800a148:	462b      	mov	r3, r5
 800a14a:	b965      	cbnz	r5, 800a166 <__utoa+0x76>
 800a14c:	553d      	strb	r5, [r7, r4]
 800a14e:	187a      	adds	r2, r7, r1
 800a150:	1acc      	subs	r4, r1, r3
 800a152:	42a3      	cmp	r3, r4
 800a154:	dae7      	bge.n	800a126 <__utoa+0x36>
 800a156:	7844      	ldrb	r4, [r0, #1]
 800a158:	7815      	ldrb	r5, [r2, #0]
 800a15a:	f800 5f01 	strb.w	r5, [r0, #1]!
 800a15e:	3301      	adds	r3, #1
 800a160:	f802 4901 	strb.w	r4, [r2], #-1
 800a164:	e7f4      	b.n	800a150 <__utoa+0x60>
 800a166:	4621      	mov	r1, r4
 800a168:	e7e2      	b.n	800a130 <__utoa+0x40>
 800a16a:	bf00      	nop
 800a16c:	08020208 	.word	0x08020208

0800a170 <quorem>:
 800a170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a174:	6903      	ldr	r3, [r0, #16]
 800a176:	690c      	ldr	r4, [r1, #16]
 800a178:	429c      	cmp	r4, r3
 800a17a:	4680      	mov	r8, r0
 800a17c:	f300 8082 	bgt.w	800a284 <quorem+0x114>
 800a180:	3c01      	subs	r4, #1
 800a182:	f101 0714 	add.w	r7, r1, #20
 800a186:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800a18a:	f100 0614 	add.w	r6, r0, #20
 800a18e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a192:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a196:	eb06 030e 	add.w	r3, r6, lr
 800a19a:	3501      	adds	r5, #1
 800a19c:	eb07 090e 	add.w	r9, r7, lr
 800a1a0:	9301      	str	r3, [sp, #4]
 800a1a2:	fbb0 f5f5 	udiv	r5, r0, r5
 800a1a6:	b395      	cbz	r5, 800a20e <quorem+0x9e>
 800a1a8:	f04f 0a00 	mov.w	sl, #0
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	46b4      	mov	ip, r6
 800a1b0:	46d3      	mov	fp, sl
 800a1b2:	f850 2b04 	ldr.w	r2, [r0], #4
 800a1b6:	b293      	uxth	r3, r2
 800a1b8:	fb05 a303 	mla	r3, r5, r3, sl
 800a1bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	ebab 0303 	sub.w	r3, fp, r3
 800a1c6:	0c12      	lsrs	r2, r2, #16
 800a1c8:	f8bc b000 	ldrh.w	fp, [ip]
 800a1cc:	fb05 a202 	mla	r2, r5, r2, sl
 800a1d0:	fa13 f38b 	uxtah	r3, r3, fp
 800a1d4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a1d8:	fa1f fb82 	uxth.w	fp, r2
 800a1dc:	f8dc 2000 	ldr.w	r2, [ip]
 800a1e0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a1e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1e8:	b29b      	uxth	r3, r3
 800a1ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1ee:	4581      	cmp	r9, r0
 800a1f0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a1f4:	f84c 3b04 	str.w	r3, [ip], #4
 800a1f8:	d2db      	bcs.n	800a1b2 <quorem+0x42>
 800a1fa:	f856 300e 	ldr.w	r3, [r6, lr]
 800a1fe:	b933      	cbnz	r3, 800a20e <quorem+0x9e>
 800a200:	9b01      	ldr	r3, [sp, #4]
 800a202:	3b04      	subs	r3, #4
 800a204:	429e      	cmp	r6, r3
 800a206:	461a      	mov	r2, r3
 800a208:	d330      	bcc.n	800a26c <quorem+0xfc>
 800a20a:	f8c8 4010 	str.w	r4, [r8, #16]
 800a20e:	4640      	mov	r0, r8
 800a210:	f001 f933 	bl	800b47a <__mcmp>
 800a214:	2800      	cmp	r0, #0
 800a216:	db25      	blt.n	800a264 <quorem+0xf4>
 800a218:	3501      	adds	r5, #1
 800a21a:	4630      	mov	r0, r6
 800a21c:	f04f 0e00 	mov.w	lr, #0
 800a220:	f857 2b04 	ldr.w	r2, [r7], #4
 800a224:	f8d0 c000 	ldr.w	ip, [r0]
 800a228:	b293      	uxth	r3, r2
 800a22a:	ebae 0303 	sub.w	r3, lr, r3
 800a22e:	0c12      	lsrs	r2, r2, #16
 800a230:	fa13 f38c 	uxtah	r3, r3, ip
 800a234:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a238:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a242:	45b9      	cmp	r9, r7
 800a244:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a248:	f840 3b04 	str.w	r3, [r0], #4
 800a24c:	d2e8      	bcs.n	800a220 <quorem+0xb0>
 800a24e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a252:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a256:	b92a      	cbnz	r2, 800a264 <quorem+0xf4>
 800a258:	3b04      	subs	r3, #4
 800a25a:	429e      	cmp	r6, r3
 800a25c:	461a      	mov	r2, r3
 800a25e:	d30b      	bcc.n	800a278 <quorem+0x108>
 800a260:	f8c8 4010 	str.w	r4, [r8, #16]
 800a264:	4628      	mov	r0, r5
 800a266:	b003      	add	sp, #12
 800a268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26c:	6812      	ldr	r2, [r2, #0]
 800a26e:	3b04      	subs	r3, #4
 800a270:	2a00      	cmp	r2, #0
 800a272:	d1ca      	bne.n	800a20a <quorem+0x9a>
 800a274:	3c01      	subs	r4, #1
 800a276:	e7c5      	b.n	800a204 <quorem+0x94>
 800a278:	6812      	ldr	r2, [r2, #0]
 800a27a:	3b04      	subs	r3, #4
 800a27c:	2a00      	cmp	r2, #0
 800a27e:	d1ef      	bne.n	800a260 <quorem+0xf0>
 800a280:	3c01      	subs	r4, #1
 800a282:	e7ea      	b.n	800a25a <quorem+0xea>
 800a284:	2000      	movs	r0, #0
 800a286:	e7ee      	b.n	800a266 <quorem+0xf6>

0800a288 <_dtoa_r>:
 800a288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	ec57 6b10 	vmov	r6, r7, d0
 800a290:	b097      	sub	sp, #92	; 0x5c
 800a292:	e9cd 6700 	strd	r6, r7, [sp]
 800a296:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a298:	9107      	str	r1, [sp, #28]
 800a29a:	4604      	mov	r4, r0
 800a29c:	920a      	str	r2, [sp, #40]	; 0x28
 800a29e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2a0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a2a2:	b93e      	cbnz	r6, 800a2b4 <_dtoa_r+0x2c>
 800a2a4:	2010      	movs	r0, #16
 800a2a6:	f7fe fce3 	bl	8008c70 <malloc>
 800a2aa:	6260      	str	r0, [r4, #36]	; 0x24
 800a2ac:	6046      	str	r6, [r0, #4]
 800a2ae:	6086      	str	r6, [r0, #8]
 800a2b0:	6006      	str	r6, [r0, #0]
 800a2b2:	60c6      	str	r6, [r0, #12]
 800a2b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2b6:	6819      	ldr	r1, [r3, #0]
 800a2b8:	b151      	cbz	r1, 800a2d0 <_dtoa_r+0x48>
 800a2ba:	685a      	ldr	r2, [r3, #4]
 800a2bc:	604a      	str	r2, [r1, #4]
 800a2be:	2301      	movs	r3, #1
 800a2c0:	4093      	lsls	r3, r2
 800a2c2:	608b      	str	r3, [r1, #8]
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	f000 ff03 	bl	800b0d0 <_Bfree>
 800a2ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	601a      	str	r2, [r3, #0]
 800a2d0:	9b01      	ldr	r3, [sp, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	bfbf      	itttt	lt
 800a2d6:	2301      	movlt	r3, #1
 800a2d8:	602b      	strlt	r3, [r5, #0]
 800a2da:	9b01      	ldrlt	r3, [sp, #4]
 800a2dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a2e0:	bfb2      	itee	lt
 800a2e2:	9301      	strlt	r3, [sp, #4]
 800a2e4:	2300      	movge	r3, #0
 800a2e6:	602b      	strge	r3, [r5, #0]
 800a2e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a2ec:	4ba8      	ldr	r3, [pc, #672]	; (800a590 <_dtoa_r+0x308>)
 800a2ee:	ea33 0308 	bics.w	r3, r3, r8
 800a2f2:	d11b      	bne.n	800a32c <_dtoa_r+0xa4>
 800a2f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a2f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2fa:	6013      	str	r3, [r2, #0]
 800a2fc:	9b00      	ldr	r3, [sp, #0]
 800a2fe:	b923      	cbnz	r3, 800a30a <_dtoa_r+0x82>
 800a300:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a304:	2800      	cmp	r0, #0
 800a306:	f000 8578 	beq.w	800adfa <_dtoa_r+0xb72>
 800a30a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a30c:	b953      	cbnz	r3, 800a324 <_dtoa_r+0x9c>
 800a30e:	4ba1      	ldr	r3, [pc, #644]	; (800a594 <_dtoa_r+0x30c>)
 800a310:	e021      	b.n	800a356 <_dtoa_r+0xce>
 800a312:	4ba1      	ldr	r3, [pc, #644]	; (800a598 <_dtoa_r+0x310>)
 800a314:	9302      	str	r3, [sp, #8]
 800a316:	3308      	adds	r3, #8
 800a318:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a31a:	6013      	str	r3, [r2, #0]
 800a31c:	9802      	ldr	r0, [sp, #8]
 800a31e:	b017      	add	sp, #92	; 0x5c
 800a320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a324:	4b9b      	ldr	r3, [pc, #620]	; (800a594 <_dtoa_r+0x30c>)
 800a326:	9302      	str	r3, [sp, #8]
 800a328:	3303      	adds	r3, #3
 800a32a:	e7f5      	b.n	800a318 <_dtoa_r+0x90>
 800a32c:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a330:	2200      	movs	r2, #0
 800a332:	2300      	movs	r3, #0
 800a334:	4630      	mov	r0, r6
 800a336:	4639      	mov	r1, r7
 800a338:	f7f6 fc22 	bl	8000b80 <__aeabi_dcmpeq>
 800a33c:	4681      	mov	r9, r0
 800a33e:	b160      	cbz	r0, 800a35a <_dtoa_r+0xd2>
 800a340:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a342:	2301      	movs	r3, #1
 800a344:	6013      	str	r3, [r2, #0]
 800a346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a348:	2b00      	cmp	r3, #0
 800a34a:	f000 8553 	beq.w	800adf4 <_dtoa_r+0xb6c>
 800a34e:	4b93      	ldr	r3, [pc, #588]	; (800a59c <_dtoa_r+0x314>)
 800a350:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a352:	6013      	str	r3, [r2, #0]
 800a354:	3b01      	subs	r3, #1
 800a356:	9302      	str	r3, [sp, #8]
 800a358:	e7e0      	b.n	800a31c <_dtoa_r+0x94>
 800a35a:	aa14      	add	r2, sp, #80	; 0x50
 800a35c:	a915      	add	r1, sp, #84	; 0x54
 800a35e:	ec47 6b10 	vmov	d0, r6, r7
 800a362:	4620      	mov	r0, r4
 800a364:	f001 f901 	bl	800b56a <__d2b>
 800a368:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a36c:	4682      	mov	sl, r0
 800a36e:	2d00      	cmp	r5, #0
 800a370:	d07e      	beq.n	800a470 <_dtoa_r+0x1e8>
 800a372:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a376:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a37a:	4630      	mov	r0, r6
 800a37c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a380:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a384:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800a388:	2200      	movs	r2, #0
 800a38a:	4b85      	ldr	r3, [pc, #532]	; (800a5a0 <_dtoa_r+0x318>)
 800a38c:	f7f5 ffdc 	bl	8000348 <__aeabi_dsub>
 800a390:	a379      	add	r3, pc, #484	; (adr r3, 800a578 <_dtoa_r+0x2f0>)
 800a392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a396:	f7f6 f98b 	bl	80006b0 <__aeabi_dmul>
 800a39a:	a379      	add	r3, pc, #484	; (adr r3, 800a580 <_dtoa_r+0x2f8>)
 800a39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a0:	f7f5 ffd4 	bl	800034c <__adddf3>
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	460f      	mov	r7, r1
 800a3aa:	f7f6 f91b 	bl	80005e4 <__aeabi_i2d>
 800a3ae:	a376      	add	r3, pc, #472	; (adr r3, 800a588 <_dtoa_r+0x300>)
 800a3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b4:	f7f6 f97c 	bl	80006b0 <__aeabi_dmul>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	460b      	mov	r3, r1
 800a3bc:	4630      	mov	r0, r6
 800a3be:	4639      	mov	r1, r7
 800a3c0:	f7f5 ffc4 	bl	800034c <__adddf3>
 800a3c4:	4606      	mov	r6, r0
 800a3c6:	460f      	mov	r7, r1
 800a3c8:	f7f6 fc22 	bl	8000c10 <__aeabi_d2iz>
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	4683      	mov	fp, r0
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	4630      	mov	r0, r6
 800a3d4:	4639      	mov	r1, r7
 800a3d6:	f7f6 fbdd 	bl	8000b94 <__aeabi_dcmplt>
 800a3da:	b158      	cbz	r0, 800a3f4 <_dtoa_r+0x16c>
 800a3dc:	4658      	mov	r0, fp
 800a3de:	f7f6 f901 	bl	80005e4 <__aeabi_i2d>
 800a3e2:	4602      	mov	r2, r0
 800a3e4:	460b      	mov	r3, r1
 800a3e6:	4630      	mov	r0, r6
 800a3e8:	4639      	mov	r1, r7
 800a3ea:	f7f6 fbc9 	bl	8000b80 <__aeabi_dcmpeq>
 800a3ee:	b908      	cbnz	r0, 800a3f4 <_dtoa_r+0x16c>
 800a3f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3f4:	f1bb 0f16 	cmp.w	fp, #22
 800a3f8:	d859      	bhi.n	800a4ae <_dtoa_r+0x226>
 800a3fa:	496a      	ldr	r1, [pc, #424]	; (800a5a4 <_dtoa_r+0x31c>)
 800a3fc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800a400:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a404:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a408:	f7f6 fbe2 	bl	8000bd0 <__aeabi_dcmpgt>
 800a40c:	2800      	cmp	r0, #0
 800a40e:	d050      	beq.n	800a4b2 <_dtoa_r+0x22a>
 800a410:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a414:	2300      	movs	r3, #0
 800a416:	930e      	str	r3, [sp, #56]	; 0x38
 800a418:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a41a:	1b5d      	subs	r5, r3, r5
 800a41c:	1e6b      	subs	r3, r5, #1
 800a41e:	9306      	str	r3, [sp, #24]
 800a420:	bf45      	ittet	mi
 800a422:	f1c5 0301 	rsbmi	r3, r5, #1
 800a426:	9305      	strmi	r3, [sp, #20]
 800a428:	2300      	movpl	r3, #0
 800a42a:	2300      	movmi	r3, #0
 800a42c:	bf4c      	ite	mi
 800a42e:	9306      	strmi	r3, [sp, #24]
 800a430:	9305      	strpl	r3, [sp, #20]
 800a432:	f1bb 0f00 	cmp.w	fp, #0
 800a436:	db3e      	blt.n	800a4b6 <_dtoa_r+0x22e>
 800a438:	9b06      	ldr	r3, [sp, #24]
 800a43a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a43e:	445b      	add	r3, fp
 800a440:	9306      	str	r3, [sp, #24]
 800a442:	2300      	movs	r3, #0
 800a444:	9308      	str	r3, [sp, #32]
 800a446:	9b07      	ldr	r3, [sp, #28]
 800a448:	2b09      	cmp	r3, #9
 800a44a:	f200 80af 	bhi.w	800a5ac <_dtoa_r+0x324>
 800a44e:	2b05      	cmp	r3, #5
 800a450:	bfc4      	itt	gt
 800a452:	3b04      	subgt	r3, #4
 800a454:	9307      	strgt	r3, [sp, #28]
 800a456:	9b07      	ldr	r3, [sp, #28]
 800a458:	f1a3 0302 	sub.w	r3, r3, #2
 800a45c:	bfcc      	ite	gt
 800a45e:	2600      	movgt	r6, #0
 800a460:	2601      	movle	r6, #1
 800a462:	2b03      	cmp	r3, #3
 800a464:	f200 80ae 	bhi.w	800a5c4 <_dtoa_r+0x33c>
 800a468:	e8df f003 	tbb	[pc, r3]
 800a46c:	772f8482 	.word	0x772f8482
 800a470:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a472:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a474:	441d      	add	r5, r3
 800a476:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a47a:	2b20      	cmp	r3, #32
 800a47c:	dd11      	ble.n	800a4a2 <_dtoa_r+0x21a>
 800a47e:	9a00      	ldr	r2, [sp, #0]
 800a480:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a484:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a488:	fa22 f000 	lsr.w	r0, r2, r0
 800a48c:	fa08 f303 	lsl.w	r3, r8, r3
 800a490:	4318      	orrs	r0, r3
 800a492:	f7f6 f897 	bl	80005c4 <__aeabi_ui2d>
 800a496:	2301      	movs	r3, #1
 800a498:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a49c:	3d01      	subs	r5, #1
 800a49e:	9312      	str	r3, [sp, #72]	; 0x48
 800a4a0:	e772      	b.n	800a388 <_dtoa_r+0x100>
 800a4a2:	f1c3 0020 	rsb	r0, r3, #32
 800a4a6:	9b00      	ldr	r3, [sp, #0]
 800a4a8:	fa03 f000 	lsl.w	r0, r3, r0
 800a4ac:	e7f1      	b.n	800a492 <_dtoa_r+0x20a>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	e7b1      	b.n	800a416 <_dtoa_r+0x18e>
 800a4b2:	900e      	str	r0, [sp, #56]	; 0x38
 800a4b4:	e7b0      	b.n	800a418 <_dtoa_r+0x190>
 800a4b6:	9b05      	ldr	r3, [sp, #20]
 800a4b8:	eba3 030b 	sub.w	r3, r3, fp
 800a4bc:	9305      	str	r3, [sp, #20]
 800a4be:	f1cb 0300 	rsb	r3, fp, #0
 800a4c2:	9308      	str	r3, [sp, #32]
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4c8:	e7bd      	b.n	800a446 <_dtoa_r+0x1be>
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a4ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	dd7a      	ble.n	800a5ca <_dtoa_r+0x342>
 800a4d4:	9304      	str	r3, [sp, #16]
 800a4d6:	9303      	str	r3, [sp, #12]
 800a4d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a4da:	2200      	movs	r2, #0
 800a4dc:	606a      	str	r2, [r5, #4]
 800a4de:	2104      	movs	r1, #4
 800a4e0:	f101 0214 	add.w	r2, r1, #20
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d975      	bls.n	800a5d4 <_dtoa_r+0x34c>
 800a4e8:	6869      	ldr	r1, [r5, #4]
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	f000 fdbc 	bl	800b068 <_Balloc>
 800a4f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4f2:	6028      	str	r0, [r5, #0]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	9302      	str	r3, [sp, #8]
 800a4f8:	9b03      	ldr	r3, [sp, #12]
 800a4fa:	2b0e      	cmp	r3, #14
 800a4fc:	f200 80e5 	bhi.w	800a6ca <_dtoa_r+0x442>
 800a500:	2e00      	cmp	r6, #0
 800a502:	f000 80e2 	beq.w	800a6ca <_dtoa_r+0x442>
 800a506:	ed9d 7b00 	vldr	d7, [sp]
 800a50a:	f1bb 0f00 	cmp.w	fp, #0
 800a50e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a512:	dd74      	ble.n	800a5fe <_dtoa_r+0x376>
 800a514:	4a23      	ldr	r2, [pc, #140]	; (800a5a4 <_dtoa_r+0x31c>)
 800a516:	f00b 030f 	and.w	r3, fp, #15
 800a51a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800a51e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a522:	06f0      	lsls	r0, r6, #27
 800a524:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a528:	d559      	bpl.n	800a5de <_dtoa_r+0x356>
 800a52a:	4b1f      	ldr	r3, [pc, #124]	; (800a5a8 <_dtoa_r+0x320>)
 800a52c:	ec51 0b17 	vmov	r0, r1, d7
 800a530:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a534:	f7f6 f9e6 	bl	8000904 <__aeabi_ddiv>
 800a538:	e9cd 0100 	strd	r0, r1, [sp]
 800a53c:	f006 060f 	and.w	r6, r6, #15
 800a540:	2503      	movs	r5, #3
 800a542:	4f19      	ldr	r7, [pc, #100]	; (800a5a8 <_dtoa_r+0x320>)
 800a544:	2e00      	cmp	r6, #0
 800a546:	d14c      	bne.n	800a5e2 <_dtoa_r+0x35a>
 800a548:	4642      	mov	r2, r8
 800a54a:	464b      	mov	r3, r9
 800a54c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a550:	f7f6 f9d8 	bl	8000904 <__aeabi_ddiv>
 800a554:	e9cd 0100 	strd	r0, r1, [sp]
 800a558:	e06a      	b.n	800a630 <_dtoa_r+0x3a8>
 800a55a:	2301      	movs	r3, #1
 800a55c:	9309      	str	r3, [sp, #36]	; 0x24
 800a55e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a560:	445b      	add	r3, fp
 800a562:	9304      	str	r3, [sp, #16]
 800a564:	3301      	adds	r3, #1
 800a566:	2b01      	cmp	r3, #1
 800a568:	9303      	str	r3, [sp, #12]
 800a56a:	bfb8      	it	lt
 800a56c:	2301      	movlt	r3, #1
 800a56e:	e7b3      	b.n	800a4d8 <_dtoa_r+0x250>
 800a570:	2300      	movs	r3, #0
 800a572:	e7ab      	b.n	800a4cc <_dtoa_r+0x244>
 800a574:	2300      	movs	r3, #0
 800a576:	e7f1      	b.n	800a55c <_dtoa_r+0x2d4>
 800a578:	636f4361 	.word	0x636f4361
 800a57c:	3fd287a7 	.word	0x3fd287a7
 800a580:	8b60c8b3 	.word	0x8b60c8b3
 800a584:	3fc68a28 	.word	0x3fc68a28
 800a588:	509f79fb 	.word	0x509f79fb
 800a58c:	3fd34413 	.word	0x3fd34413
 800a590:	7ff00000 	.word	0x7ff00000
 800a594:	08020236 	.word	0x08020236
 800a598:	0802022d 	.word	0x0802022d
 800a59c:	080201e7 	.word	0x080201e7
 800a5a0:	3ff80000 	.word	0x3ff80000
 800a5a4:	08020268 	.word	0x08020268
 800a5a8:	08020240 	.word	0x08020240
 800a5ac:	2601      	movs	r6, #1
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	9307      	str	r3, [sp, #28]
 800a5b2:	9609      	str	r6, [sp, #36]	; 0x24
 800a5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b8:	9304      	str	r3, [sp, #16]
 800a5ba:	9303      	str	r3, [sp, #12]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	2312      	movs	r3, #18
 800a5c0:	920a      	str	r2, [sp, #40]	; 0x28
 800a5c2:	e789      	b.n	800a4d8 <_dtoa_r+0x250>
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a5c8:	e7f4      	b.n	800a5b4 <_dtoa_r+0x32c>
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	9304      	str	r3, [sp, #16]
 800a5ce:	9303      	str	r3, [sp, #12]
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	e7f5      	b.n	800a5c0 <_dtoa_r+0x338>
 800a5d4:	686a      	ldr	r2, [r5, #4]
 800a5d6:	3201      	adds	r2, #1
 800a5d8:	606a      	str	r2, [r5, #4]
 800a5da:	0049      	lsls	r1, r1, #1
 800a5dc:	e780      	b.n	800a4e0 <_dtoa_r+0x258>
 800a5de:	2502      	movs	r5, #2
 800a5e0:	e7af      	b.n	800a542 <_dtoa_r+0x2ba>
 800a5e2:	07f1      	lsls	r1, r6, #31
 800a5e4:	d508      	bpl.n	800a5f8 <_dtoa_r+0x370>
 800a5e6:	4640      	mov	r0, r8
 800a5e8:	4649      	mov	r1, r9
 800a5ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5ee:	f7f6 f85f 	bl	80006b0 <__aeabi_dmul>
 800a5f2:	3501      	adds	r5, #1
 800a5f4:	4680      	mov	r8, r0
 800a5f6:	4689      	mov	r9, r1
 800a5f8:	1076      	asrs	r6, r6, #1
 800a5fa:	3708      	adds	r7, #8
 800a5fc:	e7a2      	b.n	800a544 <_dtoa_r+0x2bc>
 800a5fe:	f000 809d 	beq.w	800a73c <_dtoa_r+0x4b4>
 800a602:	f1cb 0600 	rsb	r6, fp, #0
 800a606:	4b9f      	ldr	r3, [pc, #636]	; (800a884 <_dtoa_r+0x5fc>)
 800a608:	4f9f      	ldr	r7, [pc, #636]	; (800a888 <_dtoa_r+0x600>)
 800a60a:	f006 020f 	and.w	r2, r6, #15
 800a60e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a616:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a61a:	f7f6 f849 	bl	80006b0 <__aeabi_dmul>
 800a61e:	e9cd 0100 	strd	r0, r1, [sp]
 800a622:	1136      	asrs	r6, r6, #4
 800a624:	2300      	movs	r3, #0
 800a626:	2502      	movs	r5, #2
 800a628:	2e00      	cmp	r6, #0
 800a62a:	d17c      	bne.n	800a726 <_dtoa_r+0x49e>
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d191      	bne.n	800a554 <_dtoa_r+0x2cc>
 800a630:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a632:	2b00      	cmp	r3, #0
 800a634:	f000 8084 	beq.w	800a740 <_dtoa_r+0x4b8>
 800a638:	e9dd 8900 	ldrd	r8, r9, [sp]
 800a63c:	2200      	movs	r2, #0
 800a63e:	4b93      	ldr	r3, [pc, #588]	; (800a88c <_dtoa_r+0x604>)
 800a640:	4640      	mov	r0, r8
 800a642:	4649      	mov	r1, r9
 800a644:	f7f6 faa6 	bl	8000b94 <__aeabi_dcmplt>
 800a648:	2800      	cmp	r0, #0
 800a64a:	d079      	beq.n	800a740 <_dtoa_r+0x4b8>
 800a64c:	9b03      	ldr	r3, [sp, #12]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d076      	beq.n	800a740 <_dtoa_r+0x4b8>
 800a652:	9b04      	ldr	r3, [sp, #16]
 800a654:	2b00      	cmp	r3, #0
 800a656:	dd34      	ble.n	800a6c2 <_dtoa_r+0x43a>
 800a658:	2200      	movs	r2, #0
 800a65a:	4b8d      	ldr	r3, [pc, #564]	; (800a890 <_dtoa_r+0x608>)
 800a65c:	4640      	mov	r0, r8
 800a65e:	4649      	mov	r1, r9
 800a660:	f7f6 f826 	bl	80006b0 <__aeabi_dmul>
 800a664:	e9cd 0100 	strd	r0, r1, [sp]
 800a668:	9e04      	ldr	r6, [sp, #16]
 800a66a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a66e:	3501      	adds	r5, #1
 800a670:	4628      	mov	r0, r5
 800a672:	f7f5 ffb7 	bl	80005e4 <__aeabi_i2d>
 800a676:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a67a:	f7f6 f819 	bl	80006b0 <__aeabi_dmul>
 800a67e:	2200      	movs	r2, #0
 800a680:	4b84      	ldr	r3, [pc, #528]	; (800a894 <_dtoa_r+0x60c>)
 800a682:	f7f5 fe63 	bl	800034c <__adddf3>
 800a686:	4680      	mov	r8, r0
 800a688:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800a68c:	2e00      	cmp	r6, #0
 800a68e:	d15a      	bne.n	800a746 <_dtoa_r+0x4be>
 800a690:	2200      	movs	r2, #0
 800a692:	4b81      	ldr	r3, [pc, #516]	; (800a898 <_dtoa_r+0x610>)
 800a694:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a698:	f7f5 fe56 	bl	8000348 <__aeabi_dsub>
 800a69c:	4642      	mov	r2, r8
 800a69e:	464b      	mov	r3, r9
 800a6a0:	e9cd 0100 	strd	r0, r1, [sp]
 800a6a4:	f7f6 fa94 	bl	8000bd0 <__aeabi_dcmpgt>
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	f040 829b 	bne.w	800abe4 <_dtoa_r+0x95c>
 800a6ae:	4642      	mov	r2, r8
 800a6b0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a6b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6b8:	f7f6 fa6c 	bl	8000b94 <__aeabi_dcmplt>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	f040 828f 	bne.w	800abe0 <_dtoa_r+0x958>
 800a6c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a6c6:	e9cd 2300 	strd	r2, r3, [sp]
 800a6ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f2c0 8150 	blt.w	800a972 <_dtoa_r+0x6ea>
 800a6d2:	f1bb 0f0e 	cmp.w	fp, #14
 800a6d6:	f300 814c 	bgt.w	800a972 <_dtoa_r+0x6ea>
 800a6da:	4b6a      	ldr	r3, [pc, #424]	; (800a884 <_dtoa_r+0x5fc>)
 800a6dc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	f280 80da 	bge.w	800a8a0 <_dtoa_r+0x618>
 800a6ec:	9b03      	ldr	r3, [sp, #12]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f300 80d6 	bgt.w	800a8a0 <_dtoa_r+0x618>
 800a6f4:	f040 8273 	bne.w	800abde <_dtoa_r+0x956>
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	4b67      	ldr	r3, [pc, #412]	; (800a898 <_dtoa_r+0x610>)
 800a6fc:	4640      	mov	r0, r8
 800a6fe:	4649      	mov	r1, r9
 800a700:	f7f5 ffd6 	bl	80006b0 <__aeabi_dmul>
 800a704:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a708:	f7f6 fa58 	bl	8000bbc <__aeabi_dcmpge>
 800a70c:	9e03      	ldr	r6, [sp, #12]
 800a70e:	4637      	mov	r7, r6
 800a710:	2800      	cmp	r0, #0
 800a712:	f040 824a 	bne.w	800abaa <_dtoa_r+0x922>
 800a716:	9b02      	ldr	r3, [sp, #8]
 800a718:	9a02      	ldr	r2, [sp, #8]
 800a71a:	1c5d      	adds	r5, r3, #1
 800a71c:	2331      	movs	r3, #49	; 0x31
 800a71e:	7013      	strb	r3, [r2, #0]
 800a720:	f10b 0b01 	add.w	fp, fp, #1
 800a724:	e245      	b.n	800abb2 <_dtoa_r+0x92a>
 800a726:	07f2      	lsls	r2, r6, #31
 800a728:	d505      	bpl.n	800a736 <_dtoa_r+0x4ae>
 800a72a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a72e:	f7f5 ffbf 	bl	80006b0 <__aeabi_dmul>
 800a732:	3501      	adds	r5, #1
 800a734:	2301      	movs	r3, #1
 800a736:	1076      	asrs	r6, r6, #1
 800a738:	3708      	adds	r7, #8
 800a73a:	e775      	b.n	800a628 <_dtoa_r+0x3a0>
 800a73c:	2502      	movs	r5, #2
 800a73e:	e777      	b.n	800a630 <_dtoa_r+0x3a8>
 800a740:	465f      	mov	r7, fp
 800a742:	9e03      	ldr	r6, [sp, #12]
 800a744:	e794      	b.n	800a670 <_dtoa_r+0x3e8>
 800a746:	9a02      	ldr	r2, [sp, #8]
 800a748:	4b4e      	ldr	r3, [pc, #312]	; (800a884 <_dtoa_r+0x5fc>)
 800a74a:	4432      	add	r2, r6
 800a74c:	9213      	str	r2, [sp, #76]	; 0x4c
 800a74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a750:	1e71      	subs	r1, r6, #1
 800a752:	2a00      	cmp	r2, #0
 800a754:	d048      	beq.n	800a7e8 <_dtoa_r+0x560>
 800a756:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800a75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a75e:	2000      	movs	r0, #0
 800a760:	494e      	ldr	r1, [pc, #312]	; (800a89c <_dtoa_r+0x614>)
 800a762:	f7f6 f8cf 	bl	8000904 <__aeabi_ddiv>
 800a766:	4642      	mov	r2, r8
 800a768:	464b      	mov	r3, r9
 800a76a:	f7f5 fded 	bl	8000348 <__aeabi_dsub>
 800a76e:	9d02      	ldr	r5, [sp, #8]
 800a770:	4680      	mov	r8, r0
 800a772:	4689      	mov	r9, r1
 800a774:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a778:	f7f6 fa4a 	bl	8000c10 <__aeabi_d2iz>
 800a77c:	4606      	mov	r6, r0
 800a77e:	f7f5 ff31 	bl	80005e4 <__aeabi_i2d>
 800a782:	4602      	mov	r2, r0
 800a784:	460b      	mov	r3, r1
 800a786:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a78a:	f7f5 fddd 	bl	8000348 <__aeabi_dsub>
 800a78e:	3630      	adds	r6, #48	; 0x30
 800a790:	f805 6b01 	strb.w	r6, [r5], #1
 800a794:	4642      	mov	r2, r8
 800a796:	464b      	mov	r3, r9
 800a798:	e9cd 0100 	strd	r0, r1, [sp]
 800a79c:	f7f6 f9fa 	bl	8000b94 <__aeabi_dcmplt>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	d165      	bne.n	800a870 <_dtoa_r+0x5e8>
 800a7a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	4938      	ldr	r1, [pc, #224]	; (800a88c <_dtoa_r+0x604>)
 800a7ac:	f7f5 fdcc 	bl	8000348 <__aeabi_dsub>
 800a7b0:	4642      	mov	r2, r8
 800a7b2:	464b      	mov	r3, r9
 800a7b4:	f7f6 f9ee 	bl	8000b94 <__aeabi_dcmplt>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	f040 80ba 	bne.w	800a932 <_dtoa_r+0x6aa>
 800a7be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7c0:	429d      	cmp	r5, r3
 800a7c2:	f43f af7e 	beq.w	800a6c2 <_dtoa_r+0x43a>
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	4b31      	ldr	r3, [pc, #196]	; (800a890 <_dtoa_r+0x608>)
 800a7ca:	4640      	mov	r0, r8
 800a7cc:	4649      	mov	r1, r9
 800a7ce:	f7f5 ff6f 	bl	80006b0 <__aeabi_dmul>
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	4680      	mov	r8, r0
 800a7d6:	4689      	mov	r9, r1
 800a7d8:	4b2d      	ldr	r3, [pc, #180]	; (800a890 <_dtoa_r+0x608>)
 800a7da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7de:	f7f5 ff67 	bl	80006b0 <__aeabi_dmul>
 800a7e2:	e9cd 0100 	strd	r0, r1, [sp]
 800a7e6:	e7c5      	b.n	800a774 <_dtoa_r+0x4ec>
 800a7e8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800a7ec:	4642      	mov	r2, r8
 800a7ee:	464b      	mov	r3, r9
 800a7f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7f4:	f7f5 ff5c 	bl	80006b0 <__aeabi_dmul>
 800a7f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a7fc:	9d02      	ldr	r5, [sp, #8]
 800a7fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a802:	f7f6 fa05 	bl	8000c10 <__aeabi_d2iz>
 800a806:	4606      	mov	r6, r0
 800a808:	f7f5 feec 	bl	80005e4 <__aeabi_i2d>
 800a80c:	3630      	adds	r6, #48	; 0x30
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a816:	f7f5 fd97 	bl	8000348 <__aeabi_dsub>
 800a81a:	f805 6b01 	strb.w	r6, [r5], #1
 800a81e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a820:	42ab      	cmp	r3, r5
 800a822:	4680      	mov	r8, r0
 800a824:	4689      	mov	r9, r1
 800a826:	f04f 0200 	mov.w	r2, #0
 800a82a:	d125      	bne.n	800a878 <_dtoa_r+0x5f0>
 800a82c:	4b1b      	ldr	r3, [pc, #108]	; (800a89c <_dtoa_r+0x614>)
 800a82e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a832:	f7f5 fd8b 	bl	800034c <__adddf3>
 800a836:	4602      	mov	r2, r0
 800a838:	460b      	mov	r3, r1
 800a83a:	4640      	mov	r0, r8
 800a83c:	4649      	mov	r1, r9
 800a83e:	f7f6 f9c7 	bl	8000bd0 <__aeabi_dcmpgt>
 800a842:	2800      	cmp	r0, #0
 800a844:	d175      	bne.n	800a932 <_dtoa_r+0x6aa>
 800a846:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a84a:	2000      	movs	r0, #0
 800a84c:	4913      	ldr	r1, [pc, #76]	; (800a89c <_dtoa_r+0x614>)
 800a84e:	f7f5 fd7b 	bl	8000348 <__aeabi_dsub>
 800a852:	4602      	mov	r2, r0
 800a854:	460b      	mov	r3, r1
 800a856:	4640      	mov	r0, r8
 800a858:	4649      	mov	r1, r9
 800a85a:	f7f6 f99b 	bl	8000b94 <__aeabi_dcmplt>
 800a85e:	2800      	cmp	r0, #0
 800a860:	f43f af2f 	beq.w	800a6c2 <_dtoa_r+0x43a>
 800a864:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a868:	2b30      	cmp	r3, #48	; 0x30
 800a86a:	f105 32ff 	add.w	r2, r5, #4294967295
 800a86e:	d001      	beq.n	800a874 <_dtoa_r+0x5ec>
 800a870:	46bb      	mov	fp, r7
 800a872:	e04d      	b.n	800a910 <_dtoa_r+0x688>
 800a874:	4615      	mov	r5, r2
 800a876:	e7f5      	b.n	800a864 <_dtoa_r+0x5dc>
 800a878:	4b05      	ldr	r3, [pc, #20]	; (800a890 <_dtoa_r+0x608>)
 800a87a:	f7f5 ff19 	bl	80006b0 <__aeabi_dmul>
 800a87e:	e9cd 0100 	strd	r0, r1, [sp]
 800a882:	e7bc      	b.n	800a7fe <_dtoa_r+0x576>
 800a884:	08020268 	.word	0x08020268
 800a888:	08020240 	.word	0x08020240
 800a88c:	3ff00000 	.word	0x3ff00000
 800a890:	40240000 	.word	0x40240000
 800a894:	401c0000 	.word	0x401c0000
 800a898:	40140000 	.word	0x40140000
 800a89c:	3fe00000 	.word	0x3fe00000
 800a8a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a8a4:	9d02      	ldr	r5, [sp, #8]
 800a8a6:	4642      	mov	r2, r8
 800a8a8:	464b      	mov	r3, r9
 800a8aa:	4630      	mov	r0, r6
 800a8ac:	4639      	mov	r1, r7
 800a8ae:	f7f6 f829 	bl	8000904 <__aeabi_ddiv>
 800a8b2:	f7f6 f9ad 	bl	8000c10 <__aeabi_d2iz>
 800a8b6:	9000      	str	r0, [sp, #0]
 800a8b8:	f7f5 fe94 	bl	80005e4 <__aeabi_i2d>
 800a8bc:	4642      	mov	r2, r8
 800a8be:	464b      	mov	r3, r9
 800a8c0:	f7f5 fef6 	bl	80006b0 <__aeabi_dmul>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	4630      	mov	r0, r6
 800a8ca:	4639      	mov	r1, r7
 800a8cc:	f7f5 fd3c 	bl	8000348 <__aeabi_dsub>
 800a8d0:	9e00      	ldr	r6, [sp, #0]
 800a8d2:	9f03      	ldr	r7, [sp, #12]
 800a8d4:	3630      	adds	r6, #48	; 0x30
 800a8d6:	f805 6b01 	strb.w	r6, [r5], #1
 800a8da:	9e02      	ldr	r6, [sp, #8]
 800a8dc:	1bae      	subs	r6, r5, r6
 800a8de:	42b7      	cmp	r7, r6
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	d138      	bne.n	800a958 <_dtoa_r+0x6d0>
 800a8e6:	f7f5 fd31 	bl	800034c <__adddf3>
 800a8ea:	4606      	mov	r6, r0
 800a8ec:	460f      	mov	r7, r1
 800a8ee:	4602      	mov	r2, r0
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	4640      	mov	r0, r8
 800a8f4:	4649      	mov	r1, r9
 800a8f6:	f7f6 f94d 	bl	8000b94 <__aeabi_dcmplt>
 800a8fa:	b9c8      	cbnz	r0, 800a930 <_dtoa_r+0x6a8>
 800a8fc:	4632      	mov	r2, r6
 800a8fe:	463b      	mov	r3, r7
 800a900:	4640      	mov	r0, r8
 800a902:	4649      	mov	r1, r9
 800a904:	f7f6 f93c 	bl	8000b80 <__aeabi_dcmpeq>
 800a908:	b110      	cbz	r0, 800a910 <_dtoa_r+0x688>
 800a90a:	9b00      	ldr	r3, [sp, #0]
 800a90c:	07db      	lsls	r3, r3, #31
 800a90e:	d40f      	bmi.n	800a930 <_dtoa_r+0x6a8>
 800a910:	4651      	mov	r1, sl
 800a912:	4620      	mov	r0, r4
 800a914:	f000 fbdc 	bl	800b0d0 <_Bfree>
 800a918:	2300      	movs	r3, #0
 800a91a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a91c:	702b      	strb	r3, [r5, #0]
 800a91e:	f10b 0301 	add.w	r3, fp, #1
 800a922:	6013      	str	r3, [r2, #0]
 800a924:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a926:	2b00      	cmp	r3, #0
 800a928:	f43f acf8 	beq.w	800a31c <_dtoa_r+0x94>
 800a92c:	601d      	str	r5, [r3, #0]
 800a92e:	e4f5      	b.n	800a31c <_dtoa_r+0x94>
 800a930:	465f      	mov	r7, fp
 800a932:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a936:	2a39      	cmp	r2, #57	; 0x39
 800a938:	f105 33ff 	add.w	r3, r5, #4294967295
 800a93c:	d106      	bne.n	800a94c <_dtoa_r+0x6c4>
 800a93e:	9a02      	ldr	r2, [sp, #8]
 800a940:	429a      	cmp	r2, r3
 800a942:	d107      	bne.n	800a954 <_dtoa_r+0x6cc>
 800a944:	2330      	movs	r3, #48	; 0x30
 800a946:	7013      	strb	r3, [r2, #0]
 800a948:	3701      	adds	r7, #1
 800a94a:	4613      	mov	r3, r2
 800a94c:	781a      	ldrb	r2, [r3, #0]
 800a94e:	3201      	adds	r2, #1
 800a950:	701a      	strb	r2, [r3, #0]
 800a952:	e78d      	b.n	800a870 <_dtoa_r+0x5e8>
 800a954:	461d      	mov	r5, r3
 800a956:	e7ec      	b.n	800a932 <_dtoa_r+0x6aa>
 800a958:	2200      	movs	r2, #0
 800a95a:	4ba4      	ldr	r3, [pc, #656]	; (800abec <_dtoa_r+0x964>)
 800a95c:	f7f5 fea8 	bl	80006b0 <__aeabi_dmul>
 800a960:	2200      	movs	r2, #0
 800a962:	2300      	movs	r3, #0
 800a964:	4606      	mov	r6, r0
 800a966:	460f      	mov	r7, r1
 800a968:	f7f6 f90a 	bl	8000b80 <__aeabi_dcmpeq>
 800a96c:	2800      	cmp	r0, #0
 800a96e:	d09a      	beq.n	800a8a6 <_dtoa_r+0x61e>
 800a970:	e7ce      	b.n	800a910 <_dtoa_r+0x688>
 800a972:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a974:	2a00      	cmp	r2, #0
 800a976:	f000 80cd 	beq.w	800ab14 <_dtoa_r+0x88c>
 800a97a:	9a07      	ldr	r2, [sp, #28]
 800a97c:	2a01      	cmp	r2, #1
 800a97e:	f300 80af 	bgt.w	800aae0 <_dtoa_r+0x858>
 800a982:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a984:	2a00      	cmp	r2, #0
 800a986:	f000 80a7 	beq.w	800aad8 <_dtoa_r+0x850>
 800a98a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a98e:	9e08      	ldr	r6, [sp, #32]
 800a990:	9d05      	ldr	r5, [sp, #20]
 800a992:	9a05      	ldr	r2, [sp, #20]
 800a994:	441a      	add	r2, r3
 800a996:	9205      	str	r2, [sp, #20]
 800a998:	9a06      	ldr	r2, [sp, #24]
 800a99a:	2101      	movs	r1, #1
 800a99c:	441a      	add	r2, r3
 800a99e:	4620      	mov	r0, r4
 800a9a0:	9206      	str	r2, [sp, #24]
 800a9a2:	f000 fc35 	bl	800b210 <__i2b>
 800a9a6:	4607      	mov	r7, r0
 800a9a8:	2d00      	cmp	r5, #0
 800a9aa:	dd0c      	ble.n	800a9c6 <_dtoa_r+0x73e>
 800a9ac:	9b06      	ldr	r3, [sp, #24]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	dd09      	ble.n	800a9c6 <_dtoa_r+0x73e>
 800a9b2:	42ab      	cmp	r3, r5
 800a9b4:	9a05      	ldr	r2, [sp, #20]
 800a9b6:	bfa8      	it	ge
 800a9b8:	462b      	movge	r3, r5
 800a9ba:	1ad2      	subs	r2, r2, r3
 800a9bc:	9205      	str	r2, [sp, #20]
 800a9be:	9a06      	ldr	r2, [sp, #24]
 800a9c0:	1aed      	subs	r5, r5, r3
 800a9c2:	1ad3      	subs	r3, r2, r3
 800a9c4:	9306      	str	r3, [sp, #24]
 800a9c6:	9b08      	ldr	r3, [sp, #32]
 800a9c8:	b1f3      	cbz	r3, 800aa08 <_dtoa_r+0x780>
 800a9ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	f000 80a5 	beq.w	800ab1c <_dtoa_r+0x894>
 800a9d2:	2e00      	cmp	r6, #0
 800a9d4:	dd10      	ble.n	800a9f8 <_dtoa_r+0x770>
 800a9d6:	4639      	mov	r1, r7
 800a9d8:	4632      	mov	r2, r6
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f000 fcae 	bl	800b33c <__pow5mult>
 800a9e0:	4652      	mov	r2, sl
 800a9e2:	4601      	mov	r1, r0
 800a9e4:	4607      	mov	r7, r0
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f000 fc1b 	bl	800b222 <__multiply>
 800a9ec:	4651      	mov	r1, sl
 800a9ee:	4680      	mov	r8, r0
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	f000 fb6d 	bl	800b0d0 <_Bfree>
 800a9f6:	46c2      	mov	sl, r8
 800a9f8:	9b08      	ldr	r3, [sp, #32]
 800a9fa:	1b9a      	subs	r2, r3, r6
 800a9fc:	d004      	beq.n	800aa08 <_dtoa_r+0x780>
 800a9fe:	4651      	mov	r1, sl
 800aa00:	4620      	mov	r0, r4
 800aa02:	f000 fc9b 	bl	800b33c <__pow5mult>
 800aa06:	4682      	mov	sl, r0
 800aa08:	2101      	movs	r1, #1
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	f000 fc00 	bl	800b210 <__i2b>
 800aa10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	4606      	mov	r6, r0
 800aa16:	f340 8083 	ble.w	800ab20 <_dtoa_r+0x898>
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	4601      	mov	r1, r0
 800aa1e:	4620      	mov	r0, r4
 800aa20:	f000 fc8c 	bl	800b33c <__pow5mult>
 800aa24:	9b07      	ldr	r3, [sp, #28]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	4606      	mov	r6, r0
 800aa2a:	dd7c      	ble.n	800ab26 <_dtoa_r+0x89e>
 800aa2c:	f04f 0800 	mov.w	r8, #0
 800aa30:	6933      	ldr	r3, [r6, #16]
 800aa32:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa36:	6918      	ldr	r0, [r3, #16]
 800aa38:	f000 fb9c 	bl	800b174 <__hi0bits>
 800aa3c:	f1c0 0020 	rsb	r0, r0, #32
 800aa40:	9b06      	ldr	r3, [sp, #24]
 800aa42:	4418      	add	r0, r3
 800aa44:	f010 001f 	ands.w	r0, r0, #31
 800aa48:	f000 8096 	beq.w	800ab78 <_dtoa_r+0x8f0>
 800aa4c:	f1c0 0320 	rsb	r3, r0, #32
 800aa50:	2b04      	cmp	r3, #4
 800aa52:	f340 8087 	ble.w	800ab64 <_dtoa_r+0x8dc>
 800aa56:	9b05      	ldr	r3, [sp, #20]
 800aa58:	f1c0 001c 	rsb	r0, r0, #28
 800aa5c:	4403      	add	r3, r0
 800aa5e:	9305      	str	r3, [sp, #20]
 800aa60:	9b06      	ldr	r3, [sp, #24]
 800aa62:	4405      	add	r5, r0
 800aa64:	4403      	add	r3, r0
 800aa66:	9306      	str	r3, [sp, #24]
 800aa68:	9b05      	ldr	r3, [sp, #20]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	dd05      	ble.n	800aa7a <_dtoa_r+0x7f2>
 800aa6e:	4651      	mov	r1, sl
 800aa70:	461a      	mov	r2, r3
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 fcb0 	bl	800b3d8 <__lshift>
 800aa78:	4682      	mov	sl, r0
 800aa7a:	9b06      	ldr	r3, [sp, #24]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	dd05      	ble.n	800aa8c <_dtoa_r+0x804>
 800aa80:	4631      	mov	r1, r6
 800aa82:	461a      	mov	r2, r3
 800aa84:	4620      	mov	r0, r4
 800aa86:	f000 fca7 	bl	800b3d8 <__lshift>
 800aa8a:	4606      	mov	r6, r0
 800aa8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d074      	beq.n	800ab7c <_dtoa_r+0x8f4>
 800aa92:	4631      	mov	r1, r6
 800aa94:	4650      	mov	r0, sl
 800aa96:	f000 fcf0 	bl	800b47a <__mcmp>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	da6e      	bge.n	800ab7c <_dtoa_r+0x8f4>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	4651      	mov	r1, sl
 800aaa2:	220a      	movs	r2, #10
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 fb2a 	bl	800b0fe <__multadd>
 800aaaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aab0:	4682      	mov	sl, r0
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	f000 81a8 	beq.w	800ae08 <_dtoa_r+0xb80>
 800aab8:	2300      	movs	r3, #0
 800aaba:	4639      	mov	r1, r7
 800aabc:	220a      	movs	r2, #10
 800aabe:	4620      	mov	r0, r4
 800aac0:	f000 fb1d 	bl	800b0fe <__multadd>
 800aac4:	9b04      	ldr	r3, [sp, #16]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	4607      	mov	r7, r0
 800aaca:	f300 80c8 	bgt.w	800ac5e <_dtoa_r+0x9d6>
 800aace:	9b07      	ldr	r3, [sp, #28]
 800aad0:	2b02      	cmp	r3, #2
 800aad2:	f340 80c4 	ble.w	800ac5e <_dtoa_r+0x9d6>
 800aad6:	e059      	b.n	800ab8c <_dtoa_r+0x904>
 800aad8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aada:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aade:	e756      	b.n	800a98e <_dtoa_r+0x706>
 800aae0:	9b03      	ldr	r3, [sp, #12]
 800aae2:	1e5e      	subs	r6, r3, #1
 800aae4:	9b08      	ldr	r3, [sp, #32]
 800aae6:	42b3      	cmp	r3, r6
 800aae8:	bfbf      	itttt	lt
 800aaea:	9b08      	ldrlt	r3, [sp, #32]
 800aaec:	9608      	strlt	r6, [sp, #32]
 800aaee:	1af2      	sublt	r2, r6, r3
 800aaf0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800aaf2:	bfb6      	itet	lt
 800aaf4:	189b      	addlt	r3, r3, r2
 800aaf6:	1b9e      	subge	r6, r3, r6
 800aaf8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800aafa:	9b03      	ldr	r3, [sp, #12]
 800aafc:	bfb8      	it	lt
 800aafe:	2600      	movlt	r6, #0
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	bfb9      	ittee	lt
 800ab04:	9b05      	ldrlt	r3, [sp, #20]
 800ab06:	9a03      	ldrlt	r2, [sp, #12]
 800ab08:	9d05      	ldrge	r5, [sp, #20]
 800ab0a:	9b03      	ldrge	r3, [sp, #12]
 800ab0c:	bfbc      	itt	lt
 800ab0e:	1a9d      	sublt	r5, r3, r2
 800ab10:	2300      	movlt	r3, #0
 800ab12:	e73e      	b.n	800a992 <_dtoa_r+0x70a>
 800ab14:	9e08      	ldr	r6, [sp, #32]
 800ab16:	9d05      	ldr	r5, [sp, #20]
 800ab18:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ab1a:	e745      	b.n	800a9a8 <_dtoa_r+0x720>
 800ab1c:	9a08      	ldr	r2, [sp, #32]
 800ab1e:	e76e      	b.n	800a9fe <_dtoa_r+0x776>
 800ab20:	9b07      	ldr	r3, [sp, #28]
 800ab22:	2b01      	cmp	r3, #1
 800ab24:	dc19      	bgt.n	800ab5a <_dtoa_r+0x8d2>
 800ab26:	9b00      	ldr	r3, [sp, #0]
 800ab28:	b9bb      	cbnz	r3, 800ab5a <_dtoa_r+0x8d2>
 800ab2a:	9b01      	ldr	r3, [sp, #4]
 800ab2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab30:	b99b      	cbnz	r3, 800ab5a <_dtoa_r+0x8d2>
 800ab32:	9b01      	ldr	r3, [sp, #4]
 800ab34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab38:	0d1b      	lsrs	r3, r3, #20
 800ab3a:	051b      	lsls	r3, r3, #20
 800ab3c:	b183      	cbz	r3, 800ab60 <_dtoa_r+0x8d8>
 800ab3e:	9b05      	ldr	r3, [sp, #20]
 800ab40:	3301      	adds	r3, #1
 800ab42:	9305      	str	r3, [sp, #20]
 800ab44:	9b06      	ldr	r3, [sp, #24]
 800ab46:	3301      	adds	r3, #1
 800ab48:	9306      	str	r3, [sp, #24]
 800ab4a:	f04f 0801 	mov.w	r8, #1
 800ab4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	f47f af6d 	bne.w	800aa30 <_dtoa_r+0x7a8>
 800ab56:	2001      	movs	r0, #1
 800ab58:	e772      	b.n	800aa40 <_dtoa_r+0x7b8>
 800ab5a:	f04f 0800 	mov.w	r8, #0
 800ab5e:	e7f6      	b.n	800ab4e <_dtoa_r+0x8c6>
 800ab60:	4698      	mov	r8, r3
 800ab62:	e7f4      	b.n	800ab4e <_dtoa_r+0x8c6>
 800ab64:	d080      	beq.n	800aa68 <_dtoa_r+0x7e0>
 800ab66:	9a05      	ldr	r2, [sp, #20]
 800ab68:	331c      	adds	r3, #28
 800ab6a:	441a      	add	r2, r3
 800ab6c:	9205      	str	r2, [sp, #20]
 800ab6e:	9a06      	ldr	r2, [sp, #24]
 800ab70:	441a      	add	r2, r3
 800ab72:	441d      	add	r5, r3
 800ab74:	4613      	mov	r3, r2
 800ab76:	e776      	b.n	800aa66 <_dtoa_r+0x7de>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	e7f4      	b.n	800ab66 <_dtoa_r+0x8de>
 800ab7c:	9b03      	ldr	r3, [sp, #12]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	dc36      	bgt.n	800abf0 <_dtoa_r+0x968>
 800ab82:	9b07      	ldr	r3, [sp, #28]
 800ab84:	2b02      	cmp	r3, #2
 800ab86:	dd33      	ble.n	800abf0 <_dtoa_r+0x968>
 800ab88:	9b03      	ldr	r3, [sp, #12]
 800ab8a:	9304      	str	r3, [sp, #16]
 800ab8c:	9b04      	ldr	r3, [sp, #16]
 800ab8e:	b963      	cbnz	r3, 800abaa <_dtoa_r+0x922>
 800ab90:	4631      	mov	r1, r6
 800ab92:	2205      	movs	r2, #5
 800ab94:	4620      	mov	r0, r4
 800ab96:	f000 fab2 	bl	800b0fe <__multadd>
 800ab9a:	4601      	mov	r1, r0
 800ab9c:	4606      	mov	r6, r0
 800ab9e:	4650      	mov	r0, sl
 800aba0:	f000 fc6b 	bl	800b47a <__mcmp>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	f73f adb6 	bgt.w	800a716 <_dtoa_r+0x48e>
 800abaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abac:	9d02      	ldr	r5, [sp, #8]
 800abae:	ea6f 0b03 	mvn.w	fp, r3
 800abb2:	2300      	movs	r3, #0
 800abb4:	9303      	str	r3, [sp, #12]
 800abb6:	4631      	mov	r1, r6
 800abb8:	4620      	mov	r0, r4
 800abba:	f000 fa89 	bl	800b0d0 <_Bfree>
 800abbe:	2f00      	cmp	r7, #0
 800abc0:	f43f aea6 	beq.w	800a910 <_dtoa_r+0x688>
 800abc4:	9b03      	ldr	r3, [sp, #12]
 800abc6:	b12b      	cbz	r3, 800abd4 <_dtoa_r+0x94c>
 800abc8:	42bb      	cmp	r3, r7
 800abca:	d003      	beq.n	800abd4 <_dtoa_r+0x94c>
 800abcc:	4619      	mov	r1, r3
 800abce:	4620      	mov	r0, r4
 800abd0:	f000 fa7e 	bl	800b0d0 <_Bfree>
 800abd4:	4639      	mov	r1, r7
 800abd6:	4620      	mov	r0, r4
 800abd8:	f000 fa7a 	bl	800b0d0 <_Bfree>
 800abdc:	e698      	b.n	800a910 <_dtoa_r+0x688>
 800abde:	2600      	movs	r6, #0
 800abe0:	4637      	mov	r7, r6
 800abe2:	e7e2      	b.n	800abaa <_dtoa_r+0x922>
 800abe4:	46bb      	mov	fp, r7
 800abe6:	4637      	mov	r7, r6
 800abe8:	e595      	b.n	800a716 <_dtoa_r+0x48e>
 800abea:	bf00      	nop
 800abec:	40240000 	.word	0x40240000
 800abf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abf2:	bb93      	cbnz	r3, 800ac5a <_dtoa_r+0x9d2>
 800abf4:	9b03      	ldr	r3, [sp, #12]
 800abf6:	9304      	str	r3, [sp, #16]
 800abf8:	9d02      	ldr	r5, [sp, #8]
 800abfa:	4631      	mov	r1, r6
 800abfc:	4650      	mov	r0, sl
 800abfe:	f7ff fab7 	bl	800a170 <quorem>
 800ac02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ac06:	f805 9b01 	strb.w	r9, [r5], #1
 800ac0a:	9b02      	ldr	r3, [sp, #8]
 800ac0c:	9a04      	ldr	r2, [sp, #16]
 800ac0e:	1aeb      	subs	r3, r5, r3
 800ac10:	429a      	cmp	r2, r3
 800ac12:	f300 80dc 	bgt.w	800adce <_dtoa_r+0xb46>
 800ac16:	9b02      	ldr	r3, [sp, #8]
 800ac18:	2a01      	cmp	r2, #1
 800ac1a:	bfac      	ite	ge
 800ac1c:	189b      	addge	r3, r3, r2
 800ac1e:	3301      	addlt	r3, #1
 800ac20:	4698      	mov	r8, r3
 800ac22:	2300      	movs	r3, #0
 800ac24:	9303      	str	r3, [sp, #12]
 800ac26:	4651      	mov	r1, sl
 800ac28:	2201      	movs	r2, #1
 800ac2a:	4620      	mov	r0, r4
 800ac2c:	f000 fbd4 	bl	800b3d8 <__lshift>
 800ac30:	4631      	mov	r1, r6
 800ac32:	4682      	mov	sl, r0
 800ac34:	f000 fc21 	bl	800b47a <__mcmp>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	f300 808d 	bgt.w	800ad58 <_dtoa_r+0xad0>
 800ac3e:	d103      	bne.n	800ac48 <_dtoa_r+0x9c0>
 800ac40:	f019 0f01 	tst.w	r9, #1
 800ac44:	f040 8088 	bne.w	800ad58 <_dtoa_r+0xad0>
 800ac48:	4645      	mov	r5, r8
 800ac4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ac4e:	2b30      	cmp	r3, #48	; 0x30
 800ac50:	f105 32ff 	add.w	r2, r5, #4294967295
 800ac54:	d1af      	bne.n	800abb6 <_dtoa_r+0x92e>
 800ac56:	4615      	mov	r5, r2
 800ac58:	e7f7      	b.n	800ac4a <_dtoa_r+0x9c2>
 800ac5a:	9b03      	ldr	r3, [sp, #12]
 800ac5c:	9304      	str	r3, [sp, #16]
 800ac5e:	2d00      	cmp	r5, #0
 800ac60:	dd05      	ble.n	800ac6e <_dtoa_r+0x9e6>
 800ac62:	4639      	mov	r1, r7
 800ac64:	462a      	mov	r2, r5
 800ac66:	4620      	mov	r0, r4
 800ac68:	f000 fbb6 	bl	800b3d8 <__lshift>
 800ac6c:	4607      	mov	r7, r0
 800ac6e:	f1b8 0f00 	cmp.w	r8, #0
 800ac72:	d04c      	beq.n	800ad0e <_dtoa_r+0xa86>
 800ac74:	6879      	ldr	r1, [r7, #4]
 800ac76:	4620      	mov	r0, r4
 800ac78:	f000 f9f6 	bl	800b068 <_Balloc>
 800ac7c:	693a      	ldr	r2, [r7, #16]
 800ac7e:	3202      	adds	r2, #2
 800ac80:	4605      	mov	r5, r0
 800ac82:	0092      	lsls	r2, r2, #2
 800ac84:	f107 010c 	add.w	r1, r7, #12
 800ac88:	300c      	adds	r0, #12
 800ac8a:	f7fe fa07 	bl	800909c <memcpy>
 800ac8e:	2201      	movs	r2, #1
 800ac90:	4629      	mov	r1, r5
 800ac92:	4620      	mov	r0, r4
 800ac94:	f000 fba0 	bl	800b3d8 <__lshift>
 800ac98:	9b00      	ldr	r3, [sp, #0]
 800ac9a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ac9e:	9703      	str	r7, [sp, #12]
 800aca0:	f003 0301 	and.w	r3, r3, #1
 800aca4:	4607      	mov	r7, r0
 800aca6:	9305      	str	r3, [sp, #20]
 800aca8:	4631      	mov	r1, r6
 800acaa:	4650      	mov	r0, sl
 800acac:	f7ff fa60 	bl	800a170 <quorem>
 800acb0:	9903      	ldr	r1, [sp, #12]
 800acb2:	4605      	mov	r5, r0
 800acb4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800acb8:	4650      	mov	r0, sl
 800acba:	f000 fbde 	bl	800b47a <__mcmp>
 800acbe:	463a      	mov	r2, r7
 800acc0:	9000      	str	r0, [sp, #0]
 800acc2:	4631      	mov	r1, r6
 800acc4:	4620      	mov	r0, r4
 800acc6:	f000 fbf2 	bl	800b4ae <__mdiff>
 800acca:	68c3      	ldr	r3, [r0, #12]
 800accc:	4602      	mov	r2, r0
 800acce:	bb03      	cbnz	r3, 800ad12 <_dtoa_r+0xa8a>
 800acd0:	4601      	mov	r1, r0
 800acd2:	9006      	str	r0, [sp, #24]
 800acd4:	4650      	mov	r0, sl
 800acd6:	f000 fbd0 	bl	800b47a <__mcmp>
 800acda:	9a06      	ldr	r2, [sp, #24]
 800acdc:	4603      	mov	r3, r0
 800acde:	4611      	mov	r1, r2
 800ace0:	4620      	mov	r0, r4
 800ace2:	9306      	str	r3, [sp, #24]
 800ace4:	f000 f9f4 	bl	800b0d0 <_Bfree>
 800ace8:	9b06      	ldr	r3, [sp, #24]
 800acea:	b9a3      	cbnz	r3, 800ad16 <_dtoa_r+0xa8e>
 800acec:	9a07      	ldr	r2, [sp, #28]
 800acee:	b992      	cbnz	r2, 800ad16 <_dtoa_r+0xa8e>
 800acf0:	9a05      	ldr	r2, [sp, #20]
 800acf2:	b982      	cbnz	r2, 800ad16 <_dtoa_r+0xa8e>
 800acf4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800acf8:	d029      	beq.n	800ad4e <_dtoa_r+0xac6>
 800acfa:	9b00      	ldr	r3, [sp, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	dd01      	ble.n	800ad04 <_dtoa_r+0xa7c>
 800ad00:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800ad04:	f108 0501 	add.w	r5, r8, #1
 800ad08:	f888 9000 	strb.w	r9, [r8]
 800ad0c:	e753      	b.n	800abb6 <_dtoa_r+0x92e>
 800ad0e:	4638      	mov	r0, r7
 800ad10:	e7c2      	b.n	800ac98 <_dtoa_r+0xa10>
 800ad12:	2301      	movs	r3, #1
 800ad14:	e7e3      	b.n	800acde <_dtoa_r+0xa56>
 800ad16:	9a00      	ldr	r2, [sp, #0]
 800ad18:	2a00      	cmp	r2, #0
 800ad1a:	db04      	blt.n	800ad26 <_dtoa_r+0xa9e>
 800ad1c:	d125      	bne.n	800ad6a <_dtoa_r+0xae2>
 800ad1e:	9a07      	ldr	r2, [sp, #28]
 800ad20:	bb1a      	cbnz	r2, 800ad6a <_dtoa_r+0xae2>
 800ad22:	9a05      	ldr	r2, [sp, #20]
 800ad24:	bb0a      	cbnz	r2, 800ad6a <_dtoa_r+0xae2>
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	ddec      	ble.n	800ad04 <_dtoa_r+0xa7c>
 800ad2a:	4651      	mov	r1, sl
 800ad2c:	2201      	movs	r2, #1
 800ad2e:	4620      	mov	r0, r4
 800ad30:	f000 fb52 	bl	800b3d8 <__lshift>
 800ad34:	4631      	mov	r1, r6
 800ad36:	4682      	mov	sl, r0
 800ad38:	f000 fb9f 	bl	800b47a <__mcmp>
 800ad3c:	2800      	cmp	r0, #0
 800ad3e:	dc03      	bgt.n	800ad48 <_dtoa_r+0xac0>
 800ad40:	d1e0      	bne.n	800ad04 <_dtoa_r+0xa7c>
 800ad42:	f019 0f01 	tst.w	r9, #1
 800ad46:	d0dd      	beq.n	800ad04 <_dtoa_r+0xa7c>
 800ad48:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad4c:	d1d8      	bne.n	800ad00 <_dtoa_r+0xa78>
 800ad4e:	2339      	movs	r3, #57	; 0x39
 800ad50:	f888 3000 	strb.w	r3, [r8]
 800ad54:	f108 0801 	add.w	r8, r8, #1
 800ad58:	4645      	mov	r5, r8
 800ad5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad5e:	2b39      	cmp	r3, #57	; 0x39
 800ad60:	f105 32ff 	add.w	r2, r5, #4294967295
 800ad64:	d03b      	beq.n	800adde <_dtoa_r+0xb56>
 800ad66:	3301      	adds	r3, #1
 800ad68:	e040      	b.n	800adec <_dtoa_r+0xb64>
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f108 0501 	add.w	r5, r8, #1
 800ad70:	dd05      	ble.n	800ad7e <_dtoa_r+0xaf6>
 800ad72:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad76:	d0ea      	beq.n	800ad4e <_dtoa_r+0xac6>
 800ad78:	f109 0901 	add.w	r9, r9, #1
 800ad7c:	e7c4      	b.n	800ad08 <_dtoa_r+0xa80>
 800ad7e:	9b02      	ldr	r3, [sp, #8]
 800ad80:	9a04      	ldr	r2, [sp, #16]
 800ad82:	f805 9c01 	strb.w	r9, [r5, #-1]
 800ad86:	1aeb      	subs	r3, r5, r3
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	46a8      	mov	r8, r5
 800ad8c:	f43f af4b 	beq.w	800ac26 <_dtoa_r+0x99e>
 800ad90:	4651      	mov	r1, sl
 800ad92:	2300      	movs	r3, #0
 800ad94:	220a      	movs	r2, #10
 800ad96:	4620      	mov	r0, r4
 800ad98:	f000 f9b1 	bl	800b0fe <__multadd>
 800ad9c:	9b03      	ldr	r3, [sp, #12]
 800ad9e:	9903      	ldr	r1, [sp, #12]
 800ada0:	42bb      	cmp	r3, r7
 800ada2:	4682      	mov	sl, r0
 800ada4:	f04f 0300 	mov.w	r3, #0
 800ada8:	f04f 020a 	mov.w	r2, #10
 800adac:	4620      	mov	r0, r4
 800adae:	d104      	bne.n	800adba <_dtoa_r+0xb32>
 800adb0:	f000 f9a5 	bl	800b0fe <__multadd>
 800adb4:	9003      	str	r0, [sp, #12]
 800adb6:	4607      	mov	r7, r0
 800adb8:	e776      	b.n	800aca8 <_dtoa_r+0xa20>
 800adba:	f000 f9a0 	bl	800b0fe <__multadd>
 800adbe:	2300      	movs	r3, #0
 800adc0:	9003      	str	r0, [sp, #12]
 800adc2:	220a      	movs	r2, #10
 800adc4:	4639      	mov	r1, r7
 800adc6:	4620      	mov	r0, r4
 800adc8:	f000 f999 	bl	800b0fe <__multadd>
 800adcc:	e7f3      	b.n	800adb6 <_dtoa_r+0xb2e>
 800adce:	4651      	mov	r1, sl
 800add0:	2300      	movs	r3, #0
 800add2:	220a      	movs	r2, #10
 800add4:	4620      	mov	r0, r4
 800add6:	f000 f992 	bl	800b0fe <__multadd>
 800adda:	4682      	mov	sl, r0
 800addc:	e70d      	b.n	800abfa <_dtoa_r+0x972>
 800adde:	9b02      	ldr	r3, [sp, #8]
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d105      	bne.n	800adf0 <_dtoa_r+0xb68>
 800ade4:	9a02      	ldr	r2, [sp, #8]
 800ade6:	f10b 0b01 	add.w	fp, fp, #1
 800adea:	2331      	movs	r3, #49	; 0x31
 800adec:	7013      	strb	r3, [r2, #0]
 800adee:	e6e2      	b.n	800abb6 <_dtoa_r+0x92e>
 800adf0:	4615      	mov	r5, r2
 800adf2:	e7b2      	b.n	800ad5a <_dtoa_r+0xad2>
 800adf4:	4b09      	ldr	r3, [pc, #36]	; (800ae1c <_dtoa_r+0xb94>)
 800adf6:	f7ff baae 	b.w	800a356 <_dtoa_r+0xce>
 800adfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	f47f aa88 	bne.w	800a312 <_dtoa_r+0x8a>
 800ae02:	4b07      	ldr	r3, [pc, #28]	; (800ae20 <_dtoa_r+0xb98>)
 800ae04:	f7ff baa7 	b.w	800a356 <_dtoa_r+0xce>
 800ae08:	9b04      	ldr	r3, [sp, #16]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f73f aef4 	bgt.w	800abf8 <_dtoa_r+0x970>
 800ae10:	9b07      	ldr	r3, [sp, #28]
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	f77f aef0 	ble.w	800abf8 <_dtoa_r+0x970>
 800ae18:	e6b8      	b.n	800ab8c <_dtoa_r+0x904>
 800ae1a:	bf00      	nop
 800ae1c:	080201e6 	.word	0x080201e6
 800ae20:	0802022d 	.word	0x0802022d

0800ae24 <_malloc_trim_r>:
 800ae24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae28:	4f25      	ldr	r7, [pc, #148]	; (800aec0 <_malloc_trim_r+0x9c>)
 800ae2a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800aecc <_malloc_trim_r+0xa8>
 800ae2e:	4689      	mov	r9, r1
 800ae30:	4606      	mov	r6, r0
 800ae32:	f7fe f947 	bl	80090c4 <__malloc_lock>
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	685d      	ldr	r5, [r3, #4]
 800ae3a:	f1a8 0411 	sub.w	r4, r8, #17
 800ae3e:	f025 0503 	bic.w	r5, r5, #3
 800ae42:	eba4 0409 	sub.w	r4, r4, r9
 800ae46:	442c      	add	r4, r5
 800ae48:	fbb4 f4f8 	udiv	r4, r4, r8
 800ae4c:	3c01      	subs	r4, #1
 800ae4e:	fb08 f404 	mul.w	r4, r8, r4
 800ae52:	4544      	cmp	r4, r8
 800ae54:	da05      	bge.n	800ae62 <_malloc_trim_r+0x3e>
 800ae56:	4630      	mov	r0, r6
 800ae58:	f7fe f93a 	bl	80090d0 <__malloc_unlock>
 800ae5c:	2000      	movs	r0, #0
 800ae5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae62:	2100      	movs	r1, #0
 800ae64:	4630      	mov	r0, r6
 800ae66:	f7fe f939 	bl	80090dc <_sbrk_r>
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	442b      	add	r3, r5
 800ae6e:	4298      	cmp	r0, r3
 800ae70:	d1f1      	bne.n	800ae56 <_malloc_trim_r+0x32>
 800ae72:	4261      	negs	r1, r4
 800ae74:	4630      	mov	r0, r6
 800ae76:	f7fe f931 	bl	80090dc <_sbrk_r>
 800ae7a:	3001      	adds	r0, #1
 800ae7c:	d110      	bne.n	800aea0 <_malloc_trim_r+0x7c>
 800ae7e:	2100      	movs	r1, #0
 800ae80:	4630      	mov	r0, r6
 800ae82:	f7fe f92b 	bl	80090dc <_sbrk_r>
 800ae86:	68ba      	ldr	r2, [r7, #8]
 800ae88:	1a83      	subs	r3, r0, r2
 800ae8a:	2b0f      	cmp	r3, #15
 800ae8c:	dde3      	ble.n	800ae56 <_malloc_trim_r+0x32>
 800ae8e:	490d      	ldr	r1, [pc, #52]	; (800aec4 <_malloc_trim_r+0xa0>)
 800ae90:	6809      	ldr	r1, [r1, #0]
 800ae92:	1a40      	subs	r0, r0, r1
 800ae94:	490c      	ldr	r1, [pc, #48]	; (800aec8 <_malloc_trim_r+0xa4>)
 800ae96:	f043 0301 	orr.w	r3, r3, #1
 800ae9a:	6008      	str	r0, [r1, #0]
 800ae9c:	6053      	str	r3, [r2, #4]
 800ae9e:	e7da      	b.n	800ae56 <_malloc_trim_r+0x32>
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	4a09      	ldr	r2, [pc, #36]	; (800aec8 <_malloc_trim_r+0xa4>)
 800aea4:	1b2d      	subs	r5, r5, r4
 800aea6:	f045 0501 	orr.w	r5, r5, #1
 800aeaa:	605d      	str	r5, [r3, #4]
 800aeac:	6813      	ldr	r3, [r2, #0]
 800aeae:	4630      	mov	r0, r6
 800aeb0:	1b1c      	subs	r4, r3, r4
 800aeb2:	6014      	str	r4, [r2, #0]
 800aeb4:	f7fe f90c 	bl	80090d0 <__malloc_unlock>
 800aeb8:	2001      	movs	r0, #1
 800aeba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aebe:	bf00      	nop
 800aec0:	20000124 	.word	0x20000124
 800aec4:	2000052c 	.word	0x2000052c
 800aec8:	200006d8 	.word	0x200006d8
 800aecc:	00000080 	.word	0x00000080

0800aed0 <_free_r>:
 800aed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aed4:	4604      	mov	r4, r0
 800aed6:	4688      	mov	r8, r1
 800aed8:	2900      	cmp	r1, #0
 800aeda:	f000 80ab 	beq.w	800b034 <_free_r+0x164>
 800aede:	f7fe f8f1 	bl	80090c4 <__malloc_lock>
 800aee2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800aee6:	4d54      	ldr	r5, [pc, #336]	; (800b038 <_free_r+0x168>)
 800aee8:	f022 0001 	bic.w	r0, r2, #1
 800aeec:	f1a8 0308 	sub.w	r3, r8, #8
 800aef0:	181f      	adds	r7, r3, r0
 800aef2:	68a9      	ldr	r1, [r5, #8]
 800aef4:	687e      	ldr	r6, [r7, #4]
 800aef6:	428f      	cmp	r7, r1
 800aef8:	f026 0603 	bic.w	r6, r6, #3
 800aefc:	f002 0201 	and.w	r2, r2, #1
 800af00:	d11b      	bne.n	800af3a <_free_r+0x6a>
 800af02:	4430      	add	r0, r6
 800af04:	b93a      	cbnz	r2, 800af16 <_free_r+0x46>
 800af06:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800af0a:	1a9b      	subs	r3, r3, r2
 800af0c:	4410      	add	r0, r2
 800af0e:	6899      	ldr	r1, [r3, #8]
 800af10:	68da      	ldr	r2, [r3, #12]
 800af12:	60ca      	str	r2, [r1, #12]
 800af14:	6091      	str	r1, [r2, #8]
 800af16:	f040 0201 	orr.w	r2, r0, #1
 800af1a:	605a      	str	r2, [r3, #4]
 800af1c:	60ab      	str	r3, [r5, #8]
 800af1e:	4b47      	ldr	r3, [pc, #284]	; (800b03c <_free_r+0x16c>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4298      	cmp	r0, r3
 800af24:	d304      	bcc.n	800af30 <_free_r+0x60>
 800af26:	4b46      	ldr	r3, [pc, #280]	; (800b040 <_free_r+0x170>)
 800af28:	4620      	mov	r0, r4
 800af2a:	6819      	ldr	r1, [r3, #0]
 800af2c:	f7ff ff7a 	bl	800ae24 <_malloc_trim_r>
 800af30:	4620      	mov	r0, r4
 800af32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af36:	f7fe b8cb 	b.w	80090d0 <__malloc_unlock>
 800af3a:	607e      	str	r6, [r7, #4]
 800af3c:	2a00      	cmp	r2, #0
 800af3e:	d139      	bne.n	800afb4 <_free_r+0xe4>
 800af40:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800af44:	1a5b      	subs	r3, r3, r1
 800af46:	4408      	add	r0, r1
 800af48:	6899      	ldr	r1, [r3, #8]
 800af4a:	f105 0e08 	add.w	lr, r5, #8
 800af4e:	4571      	cmp	r1, lr
 800af50:	d032      	beq.n	800afb8 <_free_r+0xe8>
 800af52:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800af56:	f8c1 e00c 	str.w	lr, [r1, #12]
 800af5a:	f8ce 1008 	str.w	r1, [lr, #8]
 800af5e:	19b9      	adds	r1, r7, r6
 800af60:	6849      	ldr	r1, [r1, #4]
 800af62:	07c9      	lsls	r1, r1, #31
 800af64:	d40a      	bmi.n	800af7c <_free_r+0xac>
 800af66:	4430      	add	r0, r6
 800af68:	68b9      	ldr	r1, [r7, #8]
 800af6a:	bb3a      	cbnz	r2, 800afbc <_free_r+0xec>
 800af6c:	4e35      	ldr	r6, [pc, #212]	; (800b044 <_free_r+0x174>)
 800af6e:	42b1      	cmp	r1, r6
 800af70:	d124      	bne.n	800afbc <_free_r+0xec>
 800af72:	616b      	str	r3, [r5, #20]
 800af74:	612b      	str	r3, [r5, #16]
 800af76:	2201      	movs	r2, #1
 800af78:	60d9      	str	r1, [r3, #12]
 800af7a:	6099      	str	r1, [r3, #8]
 800af7c:	f040 0101 	orr.w	r1, r0, #1
 800af80:	6059      	str	r1, [r3, #4]
 800af82:	5018      	str	r0, [r3, r0]
 800af84:	2a00      	cmp	r2, #0
 800af86:	d1d3      	bne.n	800af30 <_free_r+0x60>
 800af88:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800af8c:	d21a      	bcs.n	800afc4 <_free_r+0xf4>
 800af8e:	08c0      	lsrs	r0, r0, #3
 800af90:	1081      	asrs	r1, r0, #2
 800af92:	2201      	movs	r2, #1
 800af94:	408a      	lsls	r2, r1
 800af96:	6869      	ldr	r1, [r5, #4]
 800af98:	3001      	adds	r0, #1
 800af9a:	430a      	orrs	r2, r1
 800af9c:	606a      	str	r2, [r5, #4]
 800af9e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800afa2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800afa6:	6099      	str	r1, [r3, #8]
 800afa8:	3a08      	subs	r2, #8
 800afaa:	60da      	str	r2, [r3, #12]
 800afac:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800afb0:	60cb      	str	r3, [r1, #12]
 800afb2:	e7bd      	b.n	800af30 <_free_r+0x60>
 800afb4:	2200      	movs	r2, #0
 800afb6:	e7d2      	b.n	800af5e <_free_r+0x8e>
 800afb8:	2201      	movs	r2, #1
 800afba:	e7d0      	b.n	800af5e <_free_r+0x8e>
 800afbc:	68fe      	ldr	r6, [r7, #12]
 800afbe:	60ce      	str	r6, [r1, #12]
 800afc0:	60b1      	str	r1, [r6, #8]
 800afc2:	e7db      	b.n	800af7c <_free_r+0xac>
 800afc4:	0a42      	lsrs	r2, r0, #9
 800afc6:	2a04      	cmp	r2, #4
 800afc8:	d813      	bhi.n	800aff2 <_free_r+0x122>
 800afca:	0982      	lsrs	r2, r0, #6
 800afcc:	3238      	adds	r2, #56	; 0x38
 800afce:	1c51      	adds	r1, r2, #1
 800afd0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800afd4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800afd8:	428e      	cmp	r6, r1
 800afda:	d124      	bne.n	800b026 <_free_r+0x156>
 800afdc:	2001      	movs	r0, #1
 800afde:	1092      	asrs	r2, r2, #2
 800afe0:	fa00 f202 	lsl.w	r2, r0, r2
 800afe4:	6868      	ldr	r0, [r5, #4]
 800afe6:	4302      	orrs	r2, r0
 800afe8:	606a      	str	r2, [r5, #4]
 800afea:	60de      	str	r6, [r3, #12]
 800afec:	6099      	str	r1, [r3, #8]
 800afee:	60b3      	str	r3, [r6, #8]
 800aff0:	e7de      	b.n	800afb0 <_free_r+0xe0>
 800aff2:	2a14      	cmp	r2, #20
 800aff4:	d801      	bhi.n	800affa <_free_r+0x12a>
 800aff6:	325b      	adds	r2, #91	; 0x5b
 800aff8:	e7e9      	b.n	800afce <_free_r+0xfe>
 800affa:	2a54      	cmp	r2, #84	; 0x54
 800affc:	d802      	bhi.n	800b004 <_free_r+0x134>
 800affe:	0b02      	lsrs	r2, r0, #12
 800b000:	326e      	adds	r2, #110	; 0x6e
 800b002:	e7e4      	b.n	800afce <_free_r+0xfe>
 800b004:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b008:	d802      	bhi.n	800b010 <_free_r+0x140>
 800b00a:	0bc2      	lsrs	r2, r0, #15
 800b00c:	3277      	adds	r2, #119	; 0x77
 800b00e:	e7de      	b.n	800afce <_free_r+0xfe>
 800b010:	f240 5154 	movw	r1, #1364	; 0x554
 800b014:	428a      	cmp	r2, r1
 800b016:	bf9a      	itte	ls
 800b018:	0c82      	lsrls	r2, r0, #18
 800b01a:	327c      	addls	r2, #124	; 0x7c
 800b01c:	227e      	movhi	r2, #126	; 0x7e
 800b01e:	e7d6      	b.n	800afce <_free_r+0xfe>
 800b020:	6889      	ldr	r1, [r1, #8]
 800b022:	428e      	cmp	r6, r1
 800b024:	d004      	beq.n	800b030 <_free_r+0x160>
 800b026:	684a      	ldr	r2, [r1, #4]
 800b028:	f022 0203 	bic.w	r2, r2, #3
 800b02c:	4290      	cmp	r0, r2
 800b02e:	d3f7      	bcc.n	800b020 <_free_r+0x150>
 800b030:	68ce      	ldr	r6, [r1, #12]
 800b032:	e7da      	b.n	800afea <_free_r+0x11a>
 800b034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b038:	20000124 	.word	0x20000124
 800b03c:	20000530 	.word	0x20000530
 800b040:	20000708 	.word	0x20000708
 800b044:	2000012c 	.word	0x2000012c

0800b048 <_localeconv_r>:
 800b048:	4b04      	ldr	r3, [pc, #16]	; (800b05c <_localeconv_r+0x14>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	6a18      	ldr	r0, [r3, #32]
 800b04e:	4b04      	ldr	r3, [pc, #16]	; (800b060 <_localeconv_r+0x18>)
 800b050:	2800      	cmp	r0, #0
 800b052:	bf08      	it	eq
 800b054:	4618      	moveq	r0, r3
 800b056:	30f0      	adds	r0, #240	; 0xf0
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	20000030 	.word	0x20000030
 800b060:	20000534 	.word	0x20000534

0800b064 <__retarget_lock_acquire_recursive>:
 800b064:	4770      	bx	lr

0800b066 <__retarget_lock_release_recursive>:
 800b066:	4770      	bx	lr

0800b068 <_Balloc>:
 800b068:	b570      	push	{r4, r5, r6, lr}
 800b06a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b06c:	4604      	mov	r4, r0
 800b06e:	460e      	mov	r6, r1
 800b070:	b93d      	cbnz	r5, 800b082 <_Balloc+0x1a>
 800b072:	2010      	movs	r0, #16
 800b074:	f7fd fdfc 	bl	8008c70 <malloc>
 800b078:	6260      	str	r0, [r4, #36]	; 0x24
 800b07a:	6045      	str	r5, [r0, #4]
 800b07c:	6085      	str	r5, [r0, #8]
 800b07e:	6005      	str	r5, [r0, #0]
 800b080:	60c5      	str	r5, [r0, #12]
 800b082:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b084:	68eb      	ldr	r3, [r5, #12]
 800b086:	b183      	cbz	r3, 800b0aa <_Balloc+0x42>
 800b088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b090:	b9b8      	cbnz	r0, 800b0c2 <_Balloc+0x5a>
 800b092:	2101      	movs	r1, #1
 800b094:	fa01 f506 	lsl.w	r5, r1, r6
 800b098:	1d6a      	adds	r2, r5, #5
 800b09a:	0092      	lsls	r2, r2, #2
 800b09c:	4620      	mov	r0, r4
 800b09e:	f000 fb2d 	bl	800b6fc <_calloc_r>
 800b0a2:	b160      	cbz	r0, 800b0be <_Balloc+0x56>
 800b0a4:	6046      	str	r6, [r0, #4]
 800b0a6:	6085      	str	r5, [r0, #8]
 800b0a8:	e00e      	b.n	800b0c8 <_Balloc+0x60>
 800b0aa:	2221      	movs	r2, #33	; 0x21
 800b0ac:	2104      	movs	r1, #4
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	f000 fb24 	bl	800b6fc <_calloc_r>
 800b0b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0b6:	60e8      	str	r0, [r5, #12]
 800b0b8:	68db      	ldr	r3, [r3, #12]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d1e4      	bne.n	800b088 <_Balloc+0x20>
 800b0be:	2000      	movs	r0, #0
 800b0c0:	bd70      	pop	{r4, r5, r6, pc}
 800b0c2:	6802      	ldr	r2, [r0, #0]
 800b0c4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	6103      	str	r3, [r0, #16]
 800b0cc:	60c3      	str	r3, [r0, #12]
 800b0ce:	bd70      	pop	{r4, r5, r6, pc}

0800b0d0 <_Bfree>:
 800b0d0:	b570      	push	{r4, r5, r6, lr}
 800b0d2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b0d4:	4606      	mov	r6, r0
 800b0d6:	460d      	mov	r5, r1
 800b0d8:	b93c      	cbnz	r4, 800b0ea <_Bfree+0x1a>
 800b0da:	2010      	movs	r0, #16
 800b0dc:	f7fd fdc8 	bl	8008c70 <malloc>
 800b0e0:	6270      	str	r0, [r6, #36]	; 0x24
 800b0e2:	6044      	str	r4, [r0, #4]
 800b0e4:	6084      	str	r4, [r0, #8]
 800b0e6:	6004      	str	r4, [r0, #0]
 800b0e8:	60c4      	str	r4, [r0, #12]
 800b0ea:	b13d      	cbz	r5, 800b0fc <_Bfree+0x2c>
 800b0ec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b0ee:	686a      	ldr	r2, [r5, #4]
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0f6:	6029      	str	r1, [r5, #0]
 800b0f8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b0fc:	bd70      	pop	{r4, r5, r6, pc}

0800b0fe <__multadd>:
 800b0fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b102:	690d      	ldr	r5, [r1, #16]
 800b104:	461f      	mov	r7, r3
 800b106:	4606      	mov	r6, r0
 800b108:	460c      	mov	r4, r1
 800b10a:	f101 0e14 	add.w	lr, r1, #20
 800b10e:	2300      	movs	r3, #0
 800b110:	f8de 0000 	ldr.w	r0, [lr]
 800b114:	b281      	uxth	r1, r0
 800b116:	fb02 7101 	mla	r1, r2, r1, r7
 800b11a:	0c0f      	lsrs	r7, r1, #16
 800b11c:	0c00      	lsrs	r0, r0, #16
 800b11e:	fb02 7000 	mla	r0, r2, r0, r7
 800b122:	b289      	uxth	r1, r1
 800b124:	3301      	adds	r3, #1
 800b126:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b12a:	429d      	cmp	r5, r3
 800b12c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b130:	f84e 1b04 	str.w	r1, [lr], #4
 800b134:	dcec      	bgt.n	800b110 <__multadd+0x12>
 800b136:	b1d7      	cbz	r7, 800b16e <__multadd+0x70>
 800b138:	68a3      	ldr	r3, [r4, #8]
 800b13a:	429d      	cmp	r5, r3
 800b13c:	db12      	blt.n	800b164 <__multadd+0x66>
 800b13e:	6861      	ldr	r1, [r4, #4]
 800b140:	4630      	mov	r0, r6
 800b142:	3101      	adds	r1, #1
 800b144:	f7ff ff90 	bl	800b068 <_Balloc>
 800b148:	6922      	ldr	r2, [r4, #16]
 800b14a:	3202      	adds	r2, #2
 800b14c:	f104 010c 	add.w	r1, r4, #12
 800b150:	4680      	mov	r8, r0
 800b152:	0092      	lsls	r2, r2, #2
 800b154:	300c      	adds	r0, #12
 800b156:	f7fd ffa1 	bl	800909c <memcpy>
 800b15a:	4621      	mov	r1, r4
 800b15c:	4630      	mov	r0, r6
 800b15e:	f7ff ffb7 	bl	800b0d0 <_Bfree>
 800b162:	4644      	mov	r4, r8
 800b164:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b168:	3501      	adds	r5, #1
 800b16a:	615f      	str	r7, [r3, #20]
 800b16c:	6125      	str	r5, [r4, #16]
 800b16e:	4620      	mov	r0, r4
 800b170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b174 <__hi0bits>:
 800b174:	0c02      	lsrs	r2, r0, #16
 800b176:	0412      	lsls	r2, r2, #16
 800b178:	4603      	mov	r3, r0
 800b17a:	b9b2      	cbnz	r2, 800b1aa <__hi0bits+0x36>
 800b17c:	0403      	lsls	r3, r0, #16
 800b17e:	2010      	movs	r0, #16
 800b180:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b184:	bf04      	itt	eq
 800b186:	021b      	lsleq	r3, r3, #8
 800b188:	3008      	addeq	r0, #8
 800b18a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b18e:	bf04      	itt	eq
 800b190:	011b      	lsleq	r3, r3, #4
 800b192:	3004      	addeq	r0, #4
 800b194:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b198:	bf04      	itt	eq
 800b19a:	009b      	lsleq	r3, r3, #2
 800b19c:	3002      	addeq	r0, #2
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	db06      	blt.n	800b1b0 <__hi0bits+0x3c>
 800b1a2:	005b      	lsls	r3, r3, #1
 800b1a4:	d503      	bpl.n	800b1ae <__hi0bits+0x3a>
 800b1a6:	3001      	adds	r0, #1
 800b1a8:	4770      	bx	lr
 800b1aa:	2000      	movs	r0, #0
 800b1ac:	e7e8      	b.n	800b180 <__hi0bits+0xc>
 800b1ae:	2020      	movs	r0, #32
 800b1b0:	4770      	bx	lr

0800b1b2 <__lo0bits>:
 800b1b2:	6803      	ldr	r3, [r0, #0]
 800b1b4:	f013 0207 	ands.w	r2, r3, #7
 800b1b8:	4601      	mov	r1, r0
 800b1ba:	d00b      	beq.n	800b1d4 <__lo0bits+0x22>
 800b1bc:	07da      	lsls	r2, r3, #31
 800b1be:	d423      	bmi.n	800b208 <__lo0bits+0x56>
 800b1c0:	0798      	lsls	r0, r3, #30
 800b1c2:	bf49      	itett	mi
 800b1c4:	085b      	lsrmi	r3, r3, #1
 800b1c6:	089b      	lsrpl	r3, r3, #2
 800b1c8:	2001      	movmi	r0, #1
 800b1ca:	600b      	strmi	r3, [r1, #0]
 800b1cc:	bf5c      	itt	pl
 800b1ce:	600b      	strpl	r3, [r1, #0]
 800b1d0:	2002      	movpl	r0, #2
 800b1d2:	4770      	bx	lr
 800b1d4:	b298      	uxth	r0, r3
 800b1d6:	b9a8      	cbnz	r0, 800b204 <__lo0bits+0x52>
 800b1d8:	0c1b      	lsrs	r3, r3, #16
 800b1da:	2010      	movs	r0, #16
 800b1dc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b1e0:	bf04      	itt	eq
 800b1e2:	0a1b      	lsreq	r3, r3, #8
 800b1e4:	3008      	addeq	r0, #8
 800b1e6:	071a      	lsls	r2, r3, #28
 800b1e8:	bf04      	itt	eq
 800b1ea:	091b      	lsreq	r3, r3, #4
 800b1ec:	3004      	addeq	r0, #4
 800b1ee:	079a      	lsls	r2, r3, #30
 800b1f0:	bf04      	itt	eq
 800b1f2:	089b      	lsreq	r3, r3, #2
 800b1f4:	3002      	addeq	r0, #2
 800b1f6:	07da      	lsls	r2, r3, #31
 800b1f8:	d402      	bmi.n	800b200 <__lo0bits+0x4e>
 800b1fa:	085b      	lsrs	r3, r3, #1
 800b1fc:	d006      	beq.n	800b20c <__lo0bits+0x5a>
 800b1fe:	3001      	adds	r0, #1
 800b200:	600b      	str	r3, [r1, #0]
 800b202:	4770      	bx	lr
 800b204:	4610      	mov	r0, r2
 800b206:	e7e9      	b.n	800b1dc <__lo0bits+0x2a>
 800b208:	2000      	movs	r0, #0
 800b20a:	4770      	bx	lr
 800b20c:	2020      	movs	r0, #32
 800b20e:	4770      	bx	lr

0800b210 <__i2b>:
 800b210:	b510      	push	{r4, lr}
 800b212:	460c      	mov	r4, r1
 800b214:	2101      	movs	r1, #1
 800b216:	f7ff ff27 	bl	800b068 <_Balloc>
 800b21a:	2201      	movs	r2, #1
 800b21c:	6144      	str	r4, [r0, #20]
 800b21e:	6102      	str	r2, [r0, #16]
 800b220:	bd10      	pop	{r4, pc}

0800b222 <__multiply>:
 800b222:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b226:	4614      	mov	r4, r2
 800b228:	690a      	ldr	r2, [r1, #16]
 800b22a:	6923      	ldr	r3, [r4, #16]
 800b22c:	429a      	cmp	r2, r3
 800b22e:	bfb8      	it	lt
 800b230:	460b      	movlt	r3, r1
 800b232:	4689      	mov	r9, r1
 800b234:	bfbc      	itt	lt
 800b236:	46a1      	movlt	r9, r4
 800b238:	461c      	movlt	r4, r3
 800b23a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b23e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b242:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b246:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b24a:	eb07 060a 	add.w	r6, r7, sl
 800b24e:	429e      	cmp	r6, r3
 800b250:	bfc8      	it	gt
 800b252:	3101      	addgt	r1, #1
 800b254:	f7ff ff08 	bl	800b068 <_Balloc>
 800b258:	f100 0514 	add.w	r5, r0, #20
 800b25c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b260:	462b      	mov	r3, r5
 800b262:	2200      	movs	r2, #0
 800b264:	4543      	cmp	r3, r8
 800b266:	d316      	bcc.n	800b296 <__multiply+0x74>
 800b268:	f104 0214 	add.w	r2, r4, #20
 800b26c:	f109 0114 	add.w	r1, r9, #20
 800b270:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800b274:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b278:	9301      	str	r3, [sp, #4]
 800b27a:	9c01      	ldr	r4, [sp, #4]
 800b27c:	4294      	cmp	r4, r2
 800b27e:	4613      	mov	r3, r2
 800b280:	d80c      	bhi.n	800b29c <__multiply+0x7a>
 800b282:	2e00      	cmp	r6, #0
 800b284:	dd03      	ble.n	800b28e <__multiply+0x6c>
 800b286:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d054      	beq.n	800b338 <__multiply+0x116>
 800b28e:	6106      	str	r6, [r0, #16]
 800b290:	b003      	add	sp, #12
 800b292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b296:	f843 2b04 	str.w	r2, [r3], #4
 800b29a:	e7e3      	b.n	800b264 <__multiply+0x42>
 800b29c:	f8b3 a000 	ldrh.w	sl, [r3]
 800b2a0:	3204      	adds	r2, #4
 800b2a2:	f1ba 0f00 	cmp.w	sl, #0
 800b2a6:	d020      	beq.n	800b2ea <__multiply+0xc8>
 800b2a8:	46ae      	mov	lr, r5
 800b2aa:	4689      	mov	r9, r1
 800b2ac:	f04f 0c00 	mov.w	ip, #0
 800b2b0:	f859 4b04 	ldr.w	r4, [r9], #4
 800b2b4:	f8be b000 	ldrh.w	fp, [lr]
 800b2b8:	b2a3      	uxth	r3, r4
 800b2ba:	fb0a b303 	mla	r3, sl, r3, fp
 800b2be:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800b2c2:	f8de 4000 	ldr.w	r4, [lr]
 800b2c6:	4463      	add	r3, ip
 800b2c8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800b2cc:	fb0a c40b 	mla	r4, sl, fp, ip
 800b2d0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b2da:	454f      	cmp	r7, r9
 800b2dc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800b2e0:	f84e 3b04 	str.w	r3, [lr], #4
 800b2e4:	d8e4      	bhi.n	800b2b0 <__multiply+0x8e>
 800b2e6:	f8ce c000 	str.w	ip, [lr]
 800b2ea:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800b2ee:	f1b9 0f00 	cmp.w	r9, #0
 800b2f2:	d01f      	beq.n	800b334 <__multiply+0x112>
 800b2f4:	682b      	ldr	r3, [r5, #0]
 800b2f6:	46ae      	mov	lr, r5
 800b2f8:	468c      	mov	ip, r1
 800b2fa:	f04f 0a00 	mov.w	sl, #0
 800b2fe:	f8bc 4000 	ldrh.w	r4, [ip]
 800b302:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b306:	fb09 b404 	mla	r4, r9, r4, fp
 800b30a:	44a2      	add	sl, r4
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800b312:	f84e 3b04 	str.w	r3, [lr], #4
 800b316:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b31a:	f8be 4000 	ldrh.w	r4, [lr]
 800b31e:	0c1b      	lsrs	r3, r3, #16
 800b320:	fb09 4303 	mla	r3, r9, r3, r4
 800b324:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800b328:	4567      	cmp	r7, ip
 800b32a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b32e:	d8e6      	bhi.n	800b2fe <__multiply+0xdc>
 800b330:	f8ce 3000 	str.w	r3, [lr]
 800b334:	3504      	adds	r5, #4
 800b336:	e7a0      	b.n	800b27a <__multiply+0x58>
 800b338:	3e01      	subs	r6, #1
 800b33a:	e7a2      	b.n	800b282 <__multiply+0x60>

0800b33c <__pow5mult>:
 800b33c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b340:	4615      	mov	r5, r2
 800b342:	f012 0203 	ands.w	r2, r2, #3
 800b346:	4606      	mov	r6, r0
 800b348:	460f      	mov	r7, r1
 800b34a:	d007      	beq.n	800b35c <__pow5mult+0x20>
 800b34c:	3a01      	subs	r2, #1
 800b34e:	4c21      	ldr	r4, [pc, #132]	; (800b3d4 <__pow5mult+0x98>)
 800b350:	2300      	movs	r3, #0
 800b352:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b356:	f7ff fed2 	bl	800b0fe <__multadd>
 800b35a:	4607      	mov	r7, r0
 800b35c:	10ad      	asrs	r5, r5, #2
 800b35e:	d035      	beq.n	800b3cc <__pow5mult+0x90>
 800b360:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b362:	b93c      	cbnz	r4, 800b374 <__pow5mult+0x38>
 800b364:	2010      	movs	r0, #16
 800b366:	f7fd fc83 	bl	8008c70 <malloc>
 800b36a:	6270      	str	r0, [r6, #36]	; 0x24
 800b36c:	6044      	str	r4, [r0, #4]
 800b36e:	6084      	str	r4, [r0, #8]
 800b370:	6004      	str	r4, [r0, #0]
 800b372:	60c4      	str	r4, [r0, #12]
 800b374:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b378:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b37c:	b94c      	cbnz	r4, 800b392 <__pow5mult+0x56>
 800b37e:	f240 2171 	movw	r1, #625	; 0x271
 800b382:	4630      	mov	r0, r6
 800b384:	f7ff ff44 	bl	800b210 <__i2b>
 800b388:	2300      	movs	r3, #0
 800b38a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b38e:	4604      	mov	r4, r0
 800b390:	6003      	str	r3, [r0, #0]
 800b392:	f04f 0800 	mov.w	r8, #0
 800b396:	07eb      	lsls	r3, r5, #31
 800b398:	d50a      	bpl.n	800b3b0 <__pow5mult+0x74>
 800b39a:	4639      	mov	r1, r7
 800b39c:	4622      	mov	r2, r4
 800b39e:	4630      	mov	r0, r6
 800b3a0:	f7ff ff3f 	bl	800b222 <__multiply>
 800b3a4:	4639      	mov	r1, r7
 800b3a6:	4681      	mov	r9, r0
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	f7ff fe91 	bl	800b0d0 <_Bfree>
 800b3ae:	464f      	mov	r7, r9
 800b3b0:	106d      	asrs	r5, r5, #1
 800b3b2:	d00b      	beq.n	800b3cc <__pow5mult+0x90>
 800b3b4:	6820      	ldr	r0, [r4, #0]
 800b3b6:	b938      	cbnz	r0, 800b3c8 <__pow5mult+0x8c>
 800b3b8:	4622      	mov	r2, r4
 800b3ba:	4621      	mov	r1, r4
 800b3bc:	4630      	mov	r0, r6
 800b3be:	f7ff ff30 	bl	800b222 <__multiply>
 800b3c2:	6020      	str	r0, [r4, #0]
 800b3c4:	f8c0 8000 	str.w	r8, [r0]
 800b3c8:	4604      	mov	r4, r0
 800b3ca:	e7e4      	b.n	800b396 <__pow5mult+0x5a>
 800b3cc:	4638      	mov	r0, r7
 800b3ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3d2:	bf00      	nop
 800b3d4:	08020330 	.word	0x08020330

0800b3d8 <__lshift>:
 800b3d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3dc:	460c      	mov	r4, r1
 800b3de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b3e2:	6923      	ldr	r3, [r4, #16]
 800b3e4:	6849      	ldr	r1, [r1, #4]
 800b3e6:	eb0a 0903 	add.w	r9, sl, r3
 800b3ea:	68a3      	ldr	r3, [r4, #8]
 800b3ec:	4607      	mov	r7, r0
 800b3ee:	4616      	mov	r6, r2
 800b3f0:	f109 0501 	add.w	r5, r9, #1
 800b3f4:	42ab      	cmp	r3, r5
 800b3f6:	db31      	blt.n	800b45c <__lshift+0x84>
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f7ff fe35 	bl	800b068 <_Balloc>
 800b3fe:	2200      	movs	r2, #0
 800b400:	4680      	mov	r8, r0
 800b402:	f100 0314 	add.w	r3, r0, #20
 800b406:	4611      	mov	r1, r2
 800b408:	4552      	cmp	r2, sl
 800b40a:	db2a      	blt.n	800b462 <__lshift+0x8a>
 800b40c:	6920      	ldr	r0, [r4, #16]
 800b40e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b412:	f104 0114 	add.w	r1, r4, #20
 800b416:	f016 021f 	ands.w	r2, r6, #31
 800b41a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800b41e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800b422:	d022      	beq.n	800b46a <__lshift+0x92>
 800b424:	f1c2 0c20 	rsb	ip, r2, #32
 800b428:	2000      	movs	r0, #0
 800b42a:	680e      	ldr	r6, [r1, #0]
 800b42c:	4096      	lsls	r6, r2
 800b42e:	4330      	orrs	r0, r6
 800b430:	f843 0b04 	str.w	r0, [r3], #4
 800b434:	f851 0b04 	ldr.w	r0, [r1], #4
 800b438:	458e      	cmp	lr, r1
 800b43a:	fa20 f00c 	lsr.w	r0, r0, ip
 800b43e:	d8f4      	bhi.n	800b42a <__lshift+0x52>
 800b440:	6018      	str	r0, [r3, #0]
 800b442:	b108      	cbz	r0, 800b448 <__lshift+0x70>
 800b444:	f109 0502 	add.w	r5, r9, #2
 800b448:	3d01      	subs	r5, #1
 800b44a:	4638      	mov	r0, r7
 800b44c:	f8c8 5010 	str.w	r5, [r8, #16]
 800b450:	4621      	mov	r1, r4
 800b452:	f7ff fe3d 	bl	800b0d0 <_Bfree>
 800b456:	4640      	mov	r0, r8
 800b458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b45c:	3101      	adds	r1, #1
 800b45e:	005b      	lsls	r3, r3, #1
 800b460:	e7c8      	b.n	800b3f4 <__lshift+0x1c>
 800b462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b466:	3201      	adds	r2, #1
 800b468:	e7ce      	b.n	800b408 <__lshift+0x30>
 800b46a:	3b04      	subs	r3, #4
 800b46c:	f851 2b04 	ldr.w	r2, [r1], #4
 800b470:	f843 2f04 	str.w	r2, [r3, #4]!
 800b474:	458e      	cmp	lr, r1
 800b476:	d8f9      	bhi.n	800b46c <__lshift+0x94>
 800b478:	e7e6      	b.n	800b448 <__lshift+0x70>

0800b47a <__mcmp>:
 800b47a:	6903      	ldr	r3, [r0, #16]
 800b47c:	690a      	ldr	r2, [r1, #16]
 800b47e:	1a9b      	subs	r3, r3, r2
 800b480:	b530      	push	{r4, r5, lr}
 800b482:	d10c      	bne.n	800b49e <__mcmp+0x24>
 800b484:	0092      	lsls	r2, r2, #2
 800b486:	3014      	adds	r0, #20
 800b488:	3114      	adds	r1, #20
 800b48a:	1884      	adds	r4, r0, r2
 800b48c:	4411      	add	r1, r2
 800b48e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b492:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b496:	4295      	cmp	r5, r2
 800b498:	d003      	beq.n	800b4a2 <__mcmp+0x28>
 800b49a:	d305      	bcc.n	800b4a8 <__mcmp+0x2e>
 800b49c:	2301      	movs	r3, #1
 800b49e:	4618      	mov	r0, r3
 800b4a0:	bd30      	pop	{r4, r5, pc}
 800b4a2:	42a0      	cmp	r0, r4
 800b4a4:	d3f3      	bcc.n	800b48e <__mcmp+0x14>
 800b4a6:	e7fa      	b.n	800b49e <__mcmp+0x24>
 800b4a8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ac:	e7f7      	b.n	800b49e <__mcmp+0x24>

0800b4ae <__mdiff>:
 800b4ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b2:	460d      	mov	r5, r1
 800b4b4:	4607      	mov	r7, r0
 800b4b6:	4611      	mov	r1, r2
 800b4b8:	4628      	mov	r0, r5
 800b4ba:	4614      	mov	r4, r2
 800b4bc:	f7ff ffdd 	bl	800b47a <__mcmp>
 800b4c0:	1e06      	subs	r6, r0, #0
 800b4c2:	d108      	bne.n	800b4d6 <__mdiff+0x28>
 800b4c4:	4631      	mov	r1, r6
 800b4c6:	4638      	mov	r0, r7
 800b4c8:	f7ff fdce 	bl	800b068 <_Balloc>
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	6103      	str	r3, [r0, #16]
 800b4d0:	6146      	str	r6, [r0, #20]
 800b4d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d6:	bfa4      	itt	ge
 800b4d8:	4623      	movge	r3, r4
 800b4da:	462c      	movge	r4, r5
 800b4dc:	4638      	mov	r0, r7
 800b4de:	6861      	ldr	r1, [r4, #4]
 800b4e0:	bfa6      	itte	ge
 800b4e2:	461d      	movge	r5, r3
 800b4e4:	2600      	movge	r6, #0
 800b4e6:	2601      	movlt	r6, #1
 800b4e8:	f7ff fdbe 	bl	800b068 <_Balloc>
 800b4ec:	692b      	ldr	r3, [r5, #16]
 800b4ee:	60c6      	str	r6, [r0, #12]
 800b4f0:	6926      	ldr	r6, [r4, #16]
 800b4f2:	f105 0914 	add.w	r9, r5, #20
 800b4f6:	f104 0214 	add.w	r2, r4, #20
 800b4fa:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b4fe:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b502:	f100 0514 	add.w	r5, r0, #20
 800b506:	f04f 0c00 	mov.w	ip, #0
 800b50a:	f852 ab04 	ldr.w	sl, [r2], #4
 800b50e:	f859 4b04 	ldr.w	r4, [r9], #4
 800b512:	fa1c f18a 	uxtah	r1, ip, sl
 800b516:	b2a3      	uxth	r3, r4
 800b518:	1ac9      	subs	r1, r1, r3
 800b51a:	0c23      	lsrs	r3, r4, #16
 800b51c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b520:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b524:	b289      	uxth	r1, r1
 800b526:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b52a:	45c8      	cmp	r8, r9
 800b52c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b530:	4696      	mov	lr, r2
 800b532:	f845 3b04 	str.w	r3, [r5], #4
 800b536:	d8e8      	bhi.n	800b50a <__mdiff+0x5c>
 800b538:	45be      	cmp	lr, r7
 800b53a:	d305      	bcc.n	800b548 <__mdiff+0x9a>
 800b53c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b540:	b18b      	cbz	r3, 800b566 <__mdiff+0xb8>
 800b542:	6106      	str	r6, [r0, #16]
 800b544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b548:	f85e 1b04 	ldr.w	r1, [lr], #4
 800b54c:	fa1c f381 	uxtah	r3, ip, r1
 800b550:	141a      	asrs	r2, r3, #16
 800b552:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b556:	b29b      	uxth	r3, r3
 800b558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b55c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b560:	f845 3b04 	str.w	r3, [r5], #4
 800b564:	e7e8      	b.n	800b538 <__mdiff+0x8a>
 800b566:	3e01      	subs	r6, #1
 800b568:	e7e8      	b.n	800b53c <__mdiff+0x8e>

0800b56a <__d2b>:
 800b56a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b56e:	460e      	mov	r6, r1
 800b570:	2101      	movs	r1, #1
 800b572:	ec59 8b10 	vmov	r8, r9, d0
 800b576:	4615      	mov	r5, r2
 800b578:	f7ff fd76 	bl	800b068 <_Balloc>
 800b57c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b580:	4607      	mov	r7, r0
 800b582:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b586:	bb34      	cbnz	r4, 800b5d6 <__d2b+0x6c>
 800b588:	9301      	str	r3, [sp, #4]
 800b58a:	f1b8 0f00 	cmp.w	r8, #0
 800b58e:	d027      	beq.n	800b5e0 <__d2b+0x76>
 800b590:	a802      	add	r0, sp, #8
 800b592:	f840 8d08 	str.w	r8, [r0, #-8]!
 800b596:	f7ff fe0c 	bl	800b1b2 <__lo0bits>
 800b59a:	9900      	ldr	r1, [sp, #0]
 800b59c:	b1f0      	cbz	r0, 800b5dc <__d2b+0x72>
 800b59e:	9a01      	ldr	r2, [sp, #4]
 800b5a0:	f1c0 0320 	rsb	r3, r0, #32
 800b5a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b5a8:	430b      	orrs	r3, r1
 800b5aa:	40c2      	lsrs	r2, r0
 800b5ac:	617b      	str	r3, [r7, #20]
 800b5ae:	9201      	str	r2, [sp, #4]
 800b5b0:	9b01      	ldr	r3, [sp, #4]
 800b5b2:	61bb      	str	r3, [r7, #24]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	bf14      	ite	ne
 800b5b8:	2102      	movne	r1, #2
 800b5ba:	2101      	moveq	r1, #1
 800b5bc:	6139      	str	r1, [r7, #16]
 800b5be:	b1c4      	cbz	r4, 800b5f2 <__d2b+0x88>
 800b5c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b5c4:	4404      	add	r4, r0
 800b5c6:	6034      	str	r4, [r6, #0]
 800b5c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5cc:	6028      	str	r0, [r5, #0]
 800b5ce:	4638      	mov	r0, r7
 800b5d0:	b003      	add	sp, #12
 800b5d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5da:	e7d5      	b.n	800b588 <__d2b+0x1e>
 800b5dc:	6179      	str	r1, [r7, #20]
 800b5de:	e7e7      	b.n	800b5b0 <__d2b+0x46>
 800b5e0:	a801      	add	r0, sp, #4
 800b5e2:	f7ff fde6 	bl	800b1b2 <__lo0bits>
 800b5e6:	9b01      	ldr	r3, [sp, #4]
 800b5e8:	617b      	str	r3, [r7, #20]
 800b5ea:	2101      	movs	r1, #1
 800b5ec:	6139      	str	r1, [r7, #16]
 800b5ee:	3020      	adds	r0, #32
 800b5f0:	e7e5      	b.n	800b5be <__d2b+0x54>
 800b5f2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b5f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b5fa:	6030      	str	r0, [r6, #0]
 800b5fc:	6918      	ldr	r0, [r3, #16]
 800b5fe:	f7ff fdb9 	bl	800b174 <__hi0bits>
 800b602:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b606:	e7e1      	b.n	800b5cc <__d2b+0x62>

0800b608 <__ssprint_r>:
 800b608:	6893      	ldr	r3, [r2, #8]
 800b60a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b60e:	4681      	mov	r9, r0
 800b610:	460c      	mov	r4, r1
 800b612:	4617      	mov	r7, r2
 800b614:	2b00      	cmp	r3, #0
 800b616:	d060      	beq.n	800b6da <__ssprint_r+0xd2>
 800b618:	f04f 0b00 	mov.w	fp, #0
 800b61c:	f8d2 a000 	ldr.w	sl, [r2]
 800b620:	465e      	mov	r6, fp
 800b622:	b356      	cbz	r6, 800b67a <__ssprint_r+0x72>
 800b624:	68a3      	ldr	r3, [r4, #8]
 800b626:	429e      	cmp	r6, r3
 800b628:	d344      	bcc.n	800b6b4 <__ssprint_r+0xac>
 800b62a:	89a2      	ldrh	r2, [r4, #12]
 800b62c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b630:	d03e      	beq.n	800b6b0 <__ssprint_r+0xa8>
 800b632:	6825      	ldr	r5, [r4, #0]
 800b634:	6921      	ldr	r1, [r4, #16]
 800b636:	eba5 0801 	sub.w	r8, r5, r1
 800b63a:	6965      	ldr	r5, [r4, #20]
 800b63c:	2302      	movs	r3, #2
 800b63e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b642:	fb95 f5f3 	sdiv	r5, r5, r3
 800b646:	f108 0301 	add.w	r3, r8, #1
 800b64a:	4433      	add	r3, r6
 800b64c:	429d      	cmp	r5, r3
 800b64e:	bf38      	it	cc
 800b650:	461d      	movcc	r5, r3
 800b652:	0553      	lsls	r3, r2, #21
 800b654:	d546      	bpl.n	800b6e4 <__ssprint_r+0xdc>
 800b656:	4629      	mov	r1, r5
 800b658:	4648      	mov	r0, r9
 800b65a:	f7fd fb11 	bl	8008c80 <_malloc_r>
 800b65e:	b998      	cbnz	r0, 800b688 <__ssprint_r+0x80>
 800b660:	230c      	movs	r3, #12
 800b662:	f8c9 3000 	str.w	r3, [r9]
 800b666:	89a3      	ldrh	r3, [r4, #12]
 800b668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b66c:	81a3      	strh	r3, [r4, #12]
 800b66e:	2300      	movs	r3, #0
 800b670:	60bb      	str	r3, [r7, #8]
 800b672:	607b      	str	r3, [r7, #4]
 800b674:	f04f 30ff 	mov.w	r0, #4294967295
 800b678:	e031      	b.n	800b6de <__ssprint_r+0xd6>
 800b67a:	f8da b000 	ldr.w	fp, [sl]
 800b67e:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b682:	f10a 0a08 	add.w	sl, sl, #8
 800b686:	e7cc      	b.n	800b622 <__ssprint_r+0x1a>
 800b688:	4642      	mov	r2, r8
 800b68a:	6921      	ldr	r1, [r4, #16]
 800b68c:	9001      	str	r0, [sp, #4]
 800b68e:	f7fd fd05 	bl	800909c <memcpy>
 800b692:	89a2      	ldrh	r2, [r4, #12]
 800b694:	9b01      	ldr	r3, [sp, #4]
 800b696:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b69a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b69e:	81a2      	strh	r2, [r4, #12]
 800b6a0:	6123      	str	r3, [r4, #16]
 800b6a2:	6165      	str	r5, [r4, #20]
 800b6a4:	4443      	add	r3, r8
 800b6a6:	eba5 0508 	sub.w	r5, r5, r8
 800b6aa:	6023      	str	r3, [r4, #0]
 800b6ac:	60a5      	str	r5, [r4, #8]
 800b6ae:	4633      	mov	r3, r6
 800b6b0:	429e      	cmp	r6, r3
 800b6b2:	d200      	bcs.n	800b6b6 <__ssprint_r+0xae>
 800b6b4:	4633      	mov	r3, r6
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	4659      	mov	r1, fp
 800b6ba:	6820      	ldr	r0, [r4, #0]
 800b6bc:	9301      	str	r3, [sp, #4]
 800b6be:	f000 f85c 	bl	800b77a <memmove>
 800b6c2:	68a2      	ldr	r2, [r4, #8]
 800b6c4:	9b01      	ldr	r3, [sp, #4]
 800b6c6:	1ad2      	subs	r2, r2, r3
 800b6c8:	60a2      	str	r2, [r4, #8]
 800b6ca:	6822      	ldr	r2, [r4, #0]
 800b6cc:	4413      	add	r3, r2
 800b6ce:	6023      	str	r3, [r4, #0]
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	1b9e      	subs	r6, r3, r6
 800b6d4:	60be      	str	r6, [r7, #8]
 800b6d6:	2e00      	cmp	r6, #0
 800b6d8:	d1cf      	bne.n	800b67a <__ssprint_r+0x72>
 800b6da:	2000      	movs	r0, #0
 800b6dc:	6078      	str	r0, [r7, #4]
 800b6de:	b003      	add	sp, #12
 800b6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e4:	462a      	mov	r2, r5
 800b6e6:	4648      	mov	r0, r9
 800b6e8:	f000 f862 	bl	800b7b0 <_realloc_r>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	d1d6      	bne.n	800b6a0 <__ssprint_r+0x98>
 800b6f2:	6921      	ldr	r1, [r4, #16]
 800b6f4:	4648      	mov	r0, r9
 800b6f6:	f7ff fbeb 	bl	800aed0 <_free_r>
 800b6fa:	e7b1      	b.n	800b660 <__ssprint_r+0x58>

0800b6fc <_calloc_r>:
 800b6fc:	b510      	push	{r4, lr}
 800b6fe:	4351      	muls	r1, r2
 800b700:	f7fd fabe 	bl	8008c80 <_malloc_r>
 800b704:	4604      	mov	r4, r0
 800b706:	b198      	cbz	r0, 800b730 <_calloc_r+0x34>
 800b708:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b70c:	f022 0203 	bic.w	r2, r2, #3
 800b710:	3a04      	subs	r2, #4
 800b712:	2a24      	cmp	r2, #36	; 0x24
 800b714:	d81b      	bhi.n	800b74e <_calloc_r+0x52>
 800b716:	2a13      	cmp	r2, #19
 800b718:	d917      	bls.n	800b74a <_calloc_r+0x4e>
 800b71a:	2100      	movs	r1, #0
 800b71c:	2a1b      	cmp	r2, #27
 800b71e:	6001      	str	r1, [r0, #0]
 800b720:	6041      	str	r1, [r0, #4]
 800b722:	d807      	bhi.n	800b734 <_calloc_r+0x38>
 800b724:	f100 0308 	add.w	r3, r0, #8
 800b728:	2200      	movs	r2, #0
 800b72a:	601a      	str	r2, [r3, #0]
 800b72c:	605a      	str	r2, [r3, #4]
 800b72e:	609a      	str	r2, [r3, #8]
 800b730:	4620      	mov	r0, r4
 800b732:	bd10      	pop	{r4, pc}
 800b734:	2a24      	cmp	r2, #36	; 0x24
 800b736:	6081      	str	r1, [r0, #8]
 800b738:	60c1      	str	r1, [r0, #12]
 800b73a:	bf11      	iteee	ne
 800b73c:	f100 0310 	addne.w	r3, r0, #16
 800b740:	6101      	streq	r1, [r0, #16]
 800b742:	f100 0318 	addeq.w	r3, r0, #24
 800b746:	6141      	streq	r1, [r0, #20]
 800b748:	e7ee      	b.n	800b728 <_calloc_r+0x2c>
 800b74a:	4603      	mov	r3, r0
 800b74c:	e7ec      	b.n	800b728 <_calloc_r+0x2c>
 800b74e:	2100      	movs	r1, #0
 800b750:	f7fd fcaf 	bl	80090b2 <memset>
 800b754:	e7ec      	b.n	800b730 <_calloc_r+0x34>

0800b756 <__ascii_mbtowc>:
 800b756:	b082      	sub	sp, #8
 800b758:	b901      	cbnz	r1, 800b75c <__ascii_mbtowc+0x6>
 800b75a:	a901      	add	r1, sp, #4
 800b75c:	b142      	cbz	r2, 800b770 <__ascii_mbtowc+0x1a>
 800b75e:	b14b      	cbz	r3, 800b774 <__ascii_mbtowc+0x1e>
 800b760:	7813      	ldrb	r3, [r2, #0]
 800b762:	600b      	str	r3, [r1, #0]
 800b764:	7812      	ldrb	r2, [r2, #0]
 800b766:	1c10      	adds	r0, r2, #0
 800b768:	bf18      	it	ne
 800b76a:	2001      	movne	r0, #1
 800b76c:	b002      	add	sp, #8
 800b76e:	4770      	bx	lr
 800b770:	4610      	mov	r0, r2
 800b772:	e7fb      	b.n	800b76c <__ascii_mbtowc+0x16>
 800b774:	f06f 0001 	mvn.w	r0, #1
 800b778:	e7f8      	b.n	800b76c <__ascii_mbtowc+0x16>

0800b77a <memmove>:
 800b77a:	4288      	cmp	r0, r1
 800b77c:	b510      	push	{r4, lr}
 800b77e:	eb01 0302 	add.w	r3, r1, r2
 800b782:	d803      	bhi.n	800b78c <memmove+0x12>
 800b784:	1e42      	subs	r2, r0, #1
 800b786:	4299      	cmp	r1, r3
 800b788:	d10c      	bne.n	800b7a4 <memmove+0x2a>
 800b78a:	bd10      	pop	{r4, pc}
 800b78c:	4298      	cmp	r0, r3
 800b78e:	d2f9      	bcs.n	800b784 <memmove+0xa>
 800b790:	1881      	adds	r1, r0, r2
 800b792:	1ad2      	subs	r2, r2, r3
 800b794:	42d3      	cmn	r3, r2
 800b796:	d100      	bne.n	800b79a <memmove+0x20>
 800b798:	bd10      	pop	{r4, pc}
 800b79a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b79e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b7a2:	e7f7      	b.n	800b794 <memmove+0x1a>
 800b7a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7a8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b7ac:	e7eb      	b.n	800b786 <memmove+0xc>
	...

0800b7b0 <_realloc_r>:
 800b7b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b4:	4682      	mov	sl, r0
 800b7b6:	460c      	mov	r4, r1
 800b7b8:	b929      	cbnz	r1, 800b7c6 <_realloc_r+0x16>
 800b7ba:	4611      	mov	r1, r2
 800b7bc:	b003      	add	sp, #12
 800b7be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c2:	f7fd ba5d 	b.w	8008c80 <_malloc_r>
 800b7c6:	9201      	str	r2, [sp, #4]
 800b7c8:	f7fd fc7c 	bl	80090c4 <__malloc_lock>
 800b7cc:	9a01      	ldr	r2, [sp, #4]
 800b7ce:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b7d2:	f102 080b 	add.w	r8, r2, #11
 800b7d6:	f1b8 0f16 	cmp.w	r8, #22
 800b7da:	f1a4 0908 	sub.w	r9, r4, #8
 800b7de:	f025 0603 	bic.w	r6, r5, #3
 800b7e2:	d90a      	bls.n	800b7fa <_realloc_r+0x4a>
 800b7e4:	f038 0807 	bics.w	r8, r8, #7
 800b7e8:	d509      	bpl.n	800b7fe <_realloc_r+0x4e>
 800b7ea:	230c      	movs	r3, #12
 800b7ec:	f8ca 3000 	str.w	r3, [sl]
 800b7f0:	2700      	movs	r7, #0
 800b7f2:	4638      	mov	r0, r7
 800b7f4:	b003      	add	sp, #12
 800b7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7fa:	f04f 0810 	mov.w	r8, #16
 800b7fe:	4590      	cmp	r8, r2
 800b800:	d3f3      	bcc.n	800b7ea <_realloc_r+0x3a>
 800b802:	45b0      	cmp	r8, r6
 800b804:	f340 8145 	ble.w	800ba92 <_realloc_r+0x2e2>
 800b808:	4ba8      	ldr	r3, [pc, #672]	; (800baac <_realloc_r+0x2fc>)
 800b80a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800b80e:	eb09 0106 	add.w	r1, r9, r6
 800b812:	4571      	cmp	r1, lr
 800b814:	469b      	mov	fp, r3
 800b816:	684b      	ldr	r3, [r1, #4]
 800b818:	d005      	beq.n	800b826 <_realloc_r+0x76>
 800b81a:	f023 0001 	bic.w	r0, r3, #1
 800b81e:	4408      	add	r0, r1
 800b820:	6840      	ldr	r0, [r0, #4]
 800b822:	07c7      	lsls	r7, r0, #31
 800b824:	d447      	bmi.n	800b8b6 <_realloc_r+0x106>
 800b826:	f023 0303 	bic.w	r3, r3, #3
 800b82a:	4571      	cmp	r1, lr
 800b82c:	eb06 0703 	add.w	r7, r6, r3
 800b830:	d119      	bne.n	800b866 <_realloc_r+0xb6>
 800b832:	f108 0010 	add.w	r0, r8, #16
 800b836:	4287      	cmp	r7, r0
 800b838:	db3f      	blt.n	800b8ba <_realloc_r+0x10a>
 800b83a:	eb09 0308 	add.w	r3, r9, r8
 800b83e:	eba7 0708 	sub.w	r7, r7, r8
 800b842:	f047 0701 	orr.w	r7, r7, #1
 800b846:	f8cb 3008 	str.w	r3, [fp, #8]
 800b84a:	605f      	str	r7, [r3, #4]
 800b84c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b850:	f003 0301 	and.w	r3, r3, #1
 800b854:	ea43 0308 	orr.w	r3, r3, r8
 800b858:	f844 3c04 	str.w	r3, [r4, #-4]
 800b85c:	4650      	mov	r0, sl
 800b85e:	f7fd fc37 	bl	80090d0 <__malloc_unlock>
 800b862:	4627      	mov	r7, r4
 800b864:	e7c5      	b.n	800b7f2 <_realloc_r+0x42>
 800b866:	45b8      	cmp	r8, r7
 800b868:	dc27      	bgt.n	800b8ba <_realloc_r+0x10a>
 800b86a:	68cb      	ldr	r3, [r1, #12]
 800b86c:	688a      	ldr	r2, [r1, #8]
 800b86e:	60d3      	str	r3, [r2, #12]
 800b870:	609a      	str	r2, [r3, #8]
 800b872:	eba7 0008 	sub.w	r0, r7, r8
 800b876:	280f      	cmp	r0, #15
 800b878:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b87c:	eb09 0207 	add.w	r2, r9, r7
 800b880:	f240 8109 	bls.w	800ba96 <_realloc_r+0x2e6>
 800b884:	eb09 0108 	add.w	r1, r9, r8
 800b888:	f003 0301 	and.w	r3, r3, #1
 800b88c:	ea43 0308 	orr.w	r3, r3, r8
 800b890:	f040 0001 	orr.w	r0, r0, #1
 800b894:	f8c9 3004 	str.w	r3, [r9, #4]
 800b898:	6048      	str	r0, [r1, #4]
 800b89a:	6853      	ldr	r3, [r2, #4]
 800b89c:	f043 0301 	orr.w	r3, r3, #1
 800b8a0:	6053      	str	r3, [r2, #4]
 800b8a2:	3108      	adds	r1, #8
 800b8a4:	4650      	mov	r0, sl
 800b8a6:	f7ff fb13 	bl	800aed0 <_free_r>
 800b8aa:	4650      	mov	r0, sl
 800b8ac:	f7fd fc10 	bl	80090d0 <__malloc_unlock>
 800b8b0:	f109 0708 	add.w	r7, r9, #8
 800b8b4:	e79d      	b.n	800b7f2 <_realloc_r+0x42>
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	07e8      	lsls	r0, r5, #31
 800b8bc:	f100 8084 	bmi.w	800b9c8 <_realloc_r+0x218>
 800b8c0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b8c4:	eba9 0505 	sub.w	r5, r9, r5
 800b8c8:	6868      	ldr	r0, [r5, #4]
 800b8ca:	f020 0003 	bic.w	r0, r0, #3
 800b8ce:	4430      	add	r0, r6
 800b8d0:	2900      	cmp	r1, #0
 800b8d2:	d076      	beq.n	800b9c2 <_realloc_r+0x212>
 800b8d4:	4571      	cmp	r1, lr
 800b8d6:	d150      	bne.n	800b97a <_realloc_r+0x1ca>
 800b8d8:	4403      	add	r3, r0
 800b8da:	f108 0110 	add.w	r1, r8, #16
 800b8de:	428b      	cmp	r3, r1
 800b8e0:	db6f      	blt.n	800b9c2 <_realloc_r+0x212>
 800b8e2:	462f      	mov	r7, r5
 800b8e4:	68ea      	ldr	r2, [r5, #12]
 800b8e6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800b8ea:	60ca      	str	r2, [r1, #12]
 800b8ec:	6091      	str	r1, [r2, #8]
 800b8ee:	1f32      	subs	r2, r6, #4
 800b8f0:	2a24      	cmp	r2, #36	; 0x24
 800b8f2:	d83b      	bhi.n	800b96c <_realloc_r+0x1bc>
 800b8f4:	2a13      	cmp	r2, #19
 800b8f6:	d936      	bls.n	800b966 <_realloc_r+0x1b6>
 800b8f8:	6821      	ldr	r1, [r4, #0]
 800b8fa:	60a9      	str	r1, [r5, #8]
 800b8fc:	6861      	ldr	r1, [r4, #4]
 800b8fe:	60e9      	str	r1, [r5, #12]
 800b900:	2a1b      	cmp	r2, #27
 800b902:	d81c      	bhi.n	800b93e <_realloc_r+0x18e>
 800b904:	f105 0210 	add.w	r2, r5, #16
 800b908:	f104 0108 	add.w	r1, r4, #8
 800b90c:	6808      	ldr	r0, [r1, #0]
 800b90e:	6010      	str	r0, [r2, #0]
 800b910:	6848      	ldr	r0, [r1, #4]
 800b912:	6050      	str	r0, [r2, #4]
 800b914:	6889      	ldr	r1, [r1, #8]
 800b916:	6091      	str	r1, [r2, #8]
 800b918:	eb05 0208 	add.w	r2, r5, r8
 800b91c:	eba3 0308 	sub.w	r3, r3, r8
 800b920:	f043 0301 	orr.w	r3, r3, #1
 800b924:	f8cb 2008 	str.w	r2, [fp, #8]
 800b928:	6053      	str	r3, [r2, #4]
 800b92a:	686b      	ldr	r3, [r5, #4]
 800b92c:	f003 0301 	and.w	r3, r3, #1
 800b930:	ea43 0308 	orr.w	r3, r3, r8
 800b934:	606b      	str	r3, [r5, #4]
 800b936:	4650      	mov	r0, sl
 800b938:	f7fd fbca 	bl	80090d0 <__malloc_unlock>
 800b93c:	e759      	b.n	800b7f2 <_realloc_r+0x42>
 800b93e:	68a1      	ldr	r1, [r4, #8]
 800b940:	6129      	str	r1, [r5, #16]
 800b942:	68e1      	ldr	r1, [r4, #12]
 800b944:	6169      	str	r1, [r5, #20]
 800b946:	2a24      	cmp	r2, #36	; 0x24
 800b948:	bf01      	itttt	eq
 800b94a:	6922      	ldreq	r2, [r4, #16]
 800b94c:	61aa      	streq	r2, [r5, #24]
 800b94e:	6960      	ldreq	r0, [r4, #20]
 800b950:	61e8      	streq	r0, [r5, #28]
 800b952:	bf19      	ittee	ne
 800b954:	f105 0218 	addne.w	r2, r5, #24
 800b958:	f104 0110 	addne.w	r1, r4, #16
 800b95c:	f105 0220 	addeq.w	r2, r5, #32
 800b960:	f104 0118 	addeq.w	r1, r4, #24
 800b964:	e7d2      	b.n	800b90c <_realloc_r+0x15c>
 800b966:	463a      	mov	r2, r7
 800b968:	4621      	mov	r1, r4
 800b96a:	e7cf      	b.n	800b90c <_realloc_r+0x15c>
 800b96c:	4621      	mov	r1, r4
 800b96e:	4638      	mov	r0, r7
 800b970:	9301      	str	r3, [sp, #4]
 800b972:	f7ff ff02 	bl	800b77a <memmove>
 800b976:	9b01      	ldr	r3, [sp, #4]
 800b978:	e7ce      	b.n	800b918 <_realloc_r+0x168>
 800b97a:	18c7      	adds	r7, r0, r3
 800b97c:	45b8      	cmp	r8, r7
 800b97e:	dc20      	bgt.n	800b9c2 <_realloc_r+0x212>
 800b980:	68cb      	ldr	r3, [r1, #12]
 800b982:	688a      	ldr	r2, [r1, #8]
 800b984:	60d3      	str	r3, [r2, #12]
 800b986:	609a      	str	r2, [r3, #8]
 800b988:	4628      	mov	r0, r5
 800b98a:	68eb      	ldr	r3, [r5, #12]
 800b98c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b990:	60d3      	str	r3, [r2, #12]
 800b992:	609a      	str	r2, [r3, #8]
 800b994:	1f32      	subs	r2, r6, #4
 800b996:	2a24      	cmp	r2, #36	; 0x24
 800b998:	d842      	bhi.n	800ba20 <_realloc_r+0x270>
 800b99a:	2a13      	cmp	r2, #19
 800b99c:	d93e      	bls.n	800ba1c <_realloc_r+0x26c>
 800b99e:	6823      	ldr	r3, [r4, #0]
 800b9a0:	60ab      	str	r3, [r5, #8]
 800b9a2:	6863      	ldr	r3, [r4, #4]
 800b9a4:	60eb      	str	r3, [r5, #12]
 800b9a6:	2a1b      	cmp	r2, #27
 800b9a8:	d824      	bhi.n	800b9f4 <_realloc_r+0x244>
 800b9aa:	f105 0010 	add.w	r0, r5, #16
 800b9ae:	f104 0308 	add.w	r3, r4, #8
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	6002      	str	r2, [r0, #0]
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	6042      	str	r2, [r0, #4]
 800b9ba:	689b      	ldr	r3, [r3, #8]
 800b9bc:	6083      	str	r3, [r0, #8]
 800b9be:	46a9      	mov	r9, r5
 800b9c0:	e757      	b.n	800b872 <_realloc_r+0xc2>
 800b9c2:	4580      	cmp	r8, r0
 800b9c4:	4607      	mov	r7, r0
 800b9c6:	dddf      	ble.n	800b988 <_realloc_r+0x1d8>
 800b9c8:	4611      	mov	r1, r2
 800b9ca:	4650      	mov	r0, sl
 800b9cc:	f7fd f958 	bl	8008c80 <_malloc_r>
 800b9d0:	4607      	mov	r7, r0
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	d0af      	beq.n	800b936 <_realloc_r+0x186>
 800b9d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b9da:	f023 0301 	bic.w	r3, r3, #1
 800b9de:	f1a0 0208 	sub.w	r2, r0, #8
 800b9e2:	444b      	add	r3, r9
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d11f      	bne.n	800ba28 <_realloc_r+0x278>
 800b9e8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b9ec:	f027 0703 	bic.w	r7, r7, #3
 800b9f0:	4437      	add	r7, r6
 800b9f2:	e73e      	b.n	800b872 <_realloc_r+0xc2>
 800b9f4:	68a3      	ldr	r3, [r4, #8]
 800b9f6:	612b      	str	r3, [r5, #16]
 800b9f8:	68e3      	ldr	r3, [r4, #12]
 800b9fa:	616b      	str	r3, [r5, #20]
 800b9fc:	2a24      	cmp	r2, #36	; 0x24
 800b9fe:	bf01      	itttt	eq
 800ba00:	6923      	ldreq	r3, [r4, #16]
 800ba02:	61ab      	streq	r3, [r5, #24]
 800ba04:	6962      	ldreq	r2, [r4, #20]
 800ba06:	61ea      	streq	r2, [r5, #28]
 800ba08:	bf19      	ittee	ne
 800ba0a:	f105 0018 	addne.w	r0, r5, #24
 800ba0e:	f104 0310 	addne.w	r3, r4, #16
 800ba12:	f105 0020 	addeq.w	r0, r5, #32
 800ba16:	f104 0318 	addeq.w	r3, r4, #24
 800ba1a:	e7ca      	b.n	800b9b2 <_realloc_r+0x202>
 800ba1c:	4623      	mov	r3, r4
 800ba1e:	e7c8      	b.n	800b9b2 <_realloc_r+0x202>
 800ba20:	4621      	mov	r1, r4
 800ba22:	f7ff feaa 	bl	800b77a <memmove>
 800ba26:	e7ca      	b.n	800b9be <_realloc_r+0x20e>
 800ba28:	1f32      	subs	r2, r6, #4
 800ba2a:	2a24      	cmp	r2, #36	; 0x24
 800ba2c:	d82d      	bhi.n	800ba8a <_realloc_r+0x2da>
 800ba2e:	2a13      	cmp	r2, #19
 800ba30:	d928      	bls.n	800ba84 <_realloc_r+0x2d4>
 800ba32:	6823      	ldr	r3, [r4, #0]
 800ba34:	6003      	str	r3, [r0, #0]
 800ba36:	6863      	ldr	r3, [r4, #4]
 800ba38:	6043      	str	r3, [r0, #4]
 800ba3a:	2a1b      	cmp	r2, #27
 800ba3c:	d80e      	bhi.n	800ba5c <_realloc_r+0x2ac>
 800ba3e:	f100 0308 	add.w	r3, r0, #8
 800ba42:	f104 0208 	add.w	r2, r4, #8
 800ba46:	6811      	ldr	r1, [r2, #0]
 800ba48:	6019      	str	r1, [r3, #0]
 800ba4a:	6851      	ldr	r1, [r2, #4]
 800ba4c:	6059      	str	r1, [r3, #4]
 800ba4e:	6892      	ldr	r2, [r2, #8]
 800ba50:	609a      	str	r2, [r3, #8]
 800ba52:	4621      	mov	r1, r4
 800ba54:	4650      	mov	r0, sl
 800ba56:	f7ff fa3b 	bl	800aed0 <_free_r>
 800ba5a:	e76c      	b.n	800b936 <_realloc_r+0x186>
 800ba5c:	68a3      	ldr	r3, [r4, #8]
 800ba5e:	6083      	str	r3, [r0, #8]
 800ba60:	68e3      	ldr	r3, [r4, #12]
 800ba62:	60c3      	str	r3, [r0, #12]
 800ba64:	2a24      	cmp	r2, #36	; 0x24
 800ba66:	bf01      	itttt	eq
 800ba68:	6923      	ldreq	r3, [r4, #16]
 800ba6a:	6103      	streq	r3, [r0, #16]
 800ba6c:	6961      	ldreq	r1, [r4, #20]
 800ba6e:	6141      	streq	r1, [r0, #20]
 800ba70:	bf19      	ittee	ne
 800ba72:	f100 0310 	addne.w	r3, r0, #16
 800ba76:	f104 0210 	addne.w	r2, r4, #16
 800ba7a:	f100 0318 	addeq.w	r3, r0, #24
 800ba7e:	f104 0218 	addeq.w	r2, r4, #24
 800ba82:	e7e0      	b.n	800ba46 <_realloc_r+0x296>
 800ba84:	4603      	mov	r3, r0
 800ba86:	4622      	mov	r2, r4
 800ba88:	e7dd      	b.n	800ba46 <_realloc_r+0x296>
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	f7ff fe75 	bl	800b77a <memmove>
 800ba90:	e7df      	b.n	800ba52 <_realloc_r+0x2a2>
 800ba92:	4637      	mov	r7, r6
 800ba94:	e6ed      	b.n	800b872 <_realloc_r+0xc2>
 800ba96:	f003 0301 	and.w	r3, r3, #1
 800ba9a:	431f      	orrs	r7, r3
 800ba9c:	f8c9 7004 	str.w	r7, [r9, #4]
 800baa0:	6853      	ldr	r3, [r2, #4]
 800baa2:	f043 0301 	orr.w	r3, r3, #1
 800baa6:	6053      	str	r3, [r2, #4]
 800baa8:	e6ff      	b.n	800b8aa <_realloc_r+0xfa>
 800baaa:	bf00      	nop
 800baac:	20000124 	.word	0x20000124

0800bab0 <__ascii_wctomb>:
 800bab0:	b149      	cbz	r1, 800bac6 <__ascii_wctomb+0x16>
 800bab2:	2aff      	cmp	r2, #255	; 0xff
 800bab4:	bf85      	ittet	hi
 800bab6:	238a      	movhi	r3, #138	; 0x8a
 800bab8:	6003      	strhi	r3, [r0, #0]
 800baba:	700a      	strbls	r2, [r1, #0]
 800babc:	f04f 30ff 	movhi.w	r0, #4294967295
 800bac0:	bf98      	it	ls
 800bac2:	2001      	movls	r0, #1
 800bac4:	4770      	bx	lr
 800bac6:	4608      	mov	r0, r1
 800bac8:	4770      	bx	lr
 800baca:	0000      	movs	r0, r0
 800bacc:	0000      	movs	r0, r0
	...

0800bad0 <sin>:
 800bad0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bad2:	ec51 0b10 	vmov	r0, r1, d0
 800bad6:	4a20      	ldr	r2, [pc, #128]	; (800bb58 <sin+0x88>)
 800bad8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800badc:	4293      	cmp	r3, r2
 800bade:	dc07      	bgt.n	800baf0 <sin+0x20>
 800bae0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800bb50 <sin+0x80>
 800bae4:	2000      	movs	r0, #0
 800bae6:	f000 feff 	bl	800c8e8 <__kernel_sin>
 800baea:	ec51 0b10 	vmov	r0, r1, d0
 800baee:	e007      	b.n	800bb00 <sin+0x30>
 800baf0:	4a1a      	ldr	r2, [pc, #104]	; (800bb5c <sin+0x8c>)
 800baf2:	4293      	cmp	r3, r2
 800baf4:	dd09      	ble.n	800bb0a <sin+0x3a>
 800baf6:	ee10 2a10 	vmov	r2, s0
 800bafa:	460b      	mov	r3, r1
 800bafc:	f7f4 fc24 	bl	8000348 <__aeabi_dsub>
 800bb00:	ec41 0b10 	vmov	d0, r0, r1
 800bb04:	b005      	add	sp, #20
 800bb06:	f85d fb04 	ldr.w	pc, [sp], #4
 800bb0a:	4668      	mov	r0, sp
 800bb0c:	f000 f878 	bl	800bc00 <__ieee754_rem_pio2>
 800bb10:	f000 0003 	and.w	r0, r0, #3
 800bb14:	2801      	cmp	r0, #1
 800bb16:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb1a:	ed9d 0b00 	vldr	d0, [sp]
 800bb1e:	d004      	beq.n	800bb2a <sin+0x5a>
 800bb20:	2802      	cmp	r0, #2
 800bb22:	d005      	beq.n	800bb30 <sin+0x60>
 800bb24:	b970      	cbnz	r0, 800bb44 <sin+0x74>
 800bb26:	2001      	movs	r0, #1
 800bb28:	e7dd      	b.n	800bae6 <sin+0x16>
 800bb2a:	f000 faa5 	bl	800c078 <__kernel_cos>
 800bb2e:	e7dc      	b.n	800baea <sin+0x1a>
 800bb30:	2001      	movs	r0, #1
 800bb32:	f000 fed9 	bl	800c8e8 <__kernel_sin>
 800bb36:	ec53 2b10 	vmov	r2, r3, d0
 800bb3a:	ee10 0a10 	vmov	r0, s0
 800bb3e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bb42:	e7dd      	b.n	800bb00 <sin+0x30>
 800bb44:	f000 fa98 	bl	800c078 <__kernel_cos>
 800bb48:	e7f5      	b.n	800bb36 <sin+0x66>
 800bb4a:	bf00      	nop
 800bb4c:	f3af 8000 	nop.w
	...
 800bb58:	3fe921fb 	.word	0x3fe921fb
 800bb5c:	7fefffff 	.word	0x7fefffff

0800bb60 <sqrtf>:
 800bb60:	b510      	push	{r4, lr}
 800bb62:	ed2d 8b02 	vpush	{d8}
 800bb66:	b08a      	sub	sp, #40	; 0x28
 800bb68:	eeb0 8a40 	vmov.f32	s16, s0
 800bb6c:	f000 fa3a 	bl	800bfe4 <__ieee754_sqrtf>
 800bb70:	4b21      	ldr	r3, [pc, #132]	; (800bbf8 <sqrtf+0x98>)
 800bb72:	f993 4000 	ldrsb.w	r4, [r3]
 800bb76:	1c63      	adds	r3, r4, #1
 800bb78:	d02c      	beq.n	800bbd4 <sqrtf+0x74>
 800bb7a:	eeb4 8a48 	vcmp.f32	s16, s16
 800bb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb82:	d627      	bvs.n	800bbd4 <sqrtf+0x74>
 800bb84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bb88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb8c:	d522      	bpl.n	800bbd4 <sqrtf+0x74>
 800bb8e:	2301      	movs	r3, #1
 800bb90:	9300      	str	r3, [sp, #0]
 800bb92:	4b1a      	ldr	r3, [pc, #104]	; (800bbfc <sqrtf+0x9c>)
 800bb94:	9301      	str	r3, [sp, #4]
 800bb96:	ee18 0a10 	vmov	r0, s16
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	9308      	str	r3, [sp, #32]
 800bb9e:	f7f4 fd33 	bl	8000608 <__aeabi_f2d>
 800bba2:	2200      	movs	r2, #0
 800bba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bba8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbac:	2300      	movs	r3, #0
 800bbae:	b9ac      	cbnz	r4, 800bbdc <sqrtf+0x7c>
 800bbb0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bbb4:	4668      	mov	r0, sp
 800bbb6:	f000 ffdf 	bl	800cb78 <matherr>
 800bbba:	b1b8      	cbz	r0, 800bbec <sqrtf+0x8c>
 800bbbc:	9b08      	ldr	r3, [sp, #32]
 800bbbe:	b11b      	cbz	r3, 800bbc8 <sqrtf+0x68>
 800bbc0:	f7fd f812 	bl	8008be8 <__errno>
 800bbc4:	9b08      	ldr	r3, [sp, #32]
 800bbc6:	6003      	str	r3, [r0, #0]
 800bbc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bbcc:	f7f5 f848 	bl	8000c60 <__aeabi_d2f>
 800bbd0:	ee00 0a10 	vmov	s0, r0
 800bbd4:	b00a      	add	sp, #40	; 0x28
 800bbd6:	ecbd 8b02 	vpop	{d8}
 800bbda:	bd10      	pop	{r4, pc}
 800bbdc:	4610      	mov	r0, r2
 800bbde:	4619      	mov	r1, r3
 800bbe0:	f7f4 fe90 	bl	8000904 <__aeabi_ddiv>
 800bbe4:	2c02      	cmp	r4, #2
 800bbe6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bbea:	d1e3      	bne.n	800bbb4 <sqrtf+0x54>
 800bbec:	f7fc fffc 	bl	8008be8 <__errno>
 800bbf0:	2321      	movs	r3, #33	; 0x21
 800bbf2:	6003      	str	r3, [r0, #0]
 800bbf4:	e7e2      	b.n	800bbbc <sqrtf+0x5c>
 800bbf6:	bf00      	nop
 800bbf8:	200006a0 	.word	0x200006a0
 800bbfc:	08020447 	.word	0x08020447

0800bc00 <__ieee754_rem_pio2>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	ec57 6b10 	vmov	r6, r7, d0
 800bc08:	4bc3      	ldr	r3, [pc, #780]	; (800bf18 <__ieee754_rem_pio2+0x318>)
 800bc0a:	b08d      	sub	sp, #52	; 0x34
 800bc0c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800bc10:	4598      	cmp	r8, r3
 800bc12:	4604      	mov	r4, r0
 800bc14:	9704      	str	r7, [sp, #16]
 800bc16:	dc07      	bgt.n	800bc28 <__ieee754_rem_pio2+0x28>
 800bc18:	2200      	movs	r2, #0
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	ed84 0b00 	vstr	d0, [r4]
 800bc20:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bc24:	2500      	movs	r5, #0
 800bc26:	e027      	b.n	800bc78 <__ieee754_rem_pio2+0x78>
 800bc28:	4bbc      	ldr	r3, [pc, #752]	; (800bf1c <__ieee754_rem_pio2+0x31c>)
 800bc2a:	4598      	cmp	r8, r3
 800bc2c:	dc75      	bgt.n	800bd1a <__ieee754_rem_pio2+0x11a>
 800bc2e:	9b04      	ldr	r3, [sp, #16]
 800bc30:	4dbb      	ldr	r5, [pc, #748]	; (800bf20 <__ieee754_rem_pio2+0x320>)
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	ee10 0a10 	vmov	r0, s0
 800bc38:	a3a9      	add	r3, pc, #676	; (adr r3, 800bee0 <__ieee754_rem_pio2+0x2e0>)
 800bc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3e:	4639      	mov	r1, r7
 800bc40:	dd36      	ble.n	800bcb0 <__ieee754_rem_pio2+0xb0>
 800bc42:	f7f4 fb81 	bl	8000348 <__aeabi_dsub>
 800bc46:	45a8      	cmp	r8, r5
 800bc48:	4606      	mov	r6, r0
 800bc4a:	460f      	mov	r7, r1
 800bc4c:	d018      	beq.n	800bc80 <__ieee754_rem_pio2+0x80>
 800bc4e:	a3a6      	add	r3, pc, #664	; (adr r3, 800bee8 <__ieee754_rem_pio2+0x2e8>)
 800bc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc54:	f7f4 fb78 	bl	8000348 <__aeabi_dsub>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	e9c4 2300 	strd	r2, r3, [r4]
 800bc60:	4630      	mov	r0, r6
 800bc62:	4639      	mov	r1, r7
 800bc64:	f7f4 fb70 	bl	8000348 <__aeabi_dsub>
 800bc68:	a39f      	add	r3, pc, #636	; (adr r3, 800bee8 <__ieee754_rem_pio2+0x2e8>)
 800bc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6e:	f7f4 fb6b 	bl	8000348 <__aeabi_dsub>
 800bc72:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bc76:	2501      	movs	r5, #1
 800bc78:	4628      	mov	r0, r5
 800bc7a:	b00d      	add	sp, #52	; 0x34
 800bc7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc80:	a39b      	add	r3, pc, #620	; (adr r3, 800bef0 <__ieee754_rem_pio2+0x2f0>)
 800bc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc86:	f7f4 fb5f 	bl	8000348 <__aeabi_dsub>
 800bc8a:	a39b      	add	r3, pc, #620	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x2f8>)
 800bc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc90:	4606      	mov	r6, r0
 800bc92:	460f      	mov	r7, r1
 800bc94:	f7f4 fb58 	bl	8000348 <__aeabi_dsub>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	e9c4 2300 	strd	r2, r3, [r4]
 800bca0:	4630      	mov	r0, r6
 800bca2:	4639      	mov	r1, r7
 800bca4:	f7f4 fb50 	bl	8000348 <__aeabi_dsub>
 800bca8:	a393      	add	r3, pc, #588	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x2f8>)
 800bcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcae:	e7de      	b.n	800bc6e <__ieee754_rem_pio2+0x6e>
 800bcb0:	f7f4 fb4c 	bl	800034c <__adddf3>
 800bcb4:	45a8      	cmp	r8, r5
 800bcb6:	4606      	mov	r6, r0
 800bcb8:	460f      	mov	r7, r1
 800bcba:	d016      	beq.n	800bcea <__ieee754_rem_pio2+0xea>
 800bcbc:	a38a      	add	r3, pc, #552	; (adr r3, 800bee8 <__ieee754_rem_pio2+0x2e8>)
 800bcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc2:	f7f4 fb43 	bl	800034c <__adddf3>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	460b      	mov	r3, r1
 800bcca:	e9c4 2300 	strd	r2, r3, [r4]
 800bcce:	4630      	mov	r0, r6
 800bcd0:	4639      	mov	r1, r7
 800bcd2:	f7f4 fb39 	bl	8000348 <__aeabi_dsub>
 800bcd6:	a384      	add	r3, pc, #528	; (adr r3, 800bee8 <__ieee754_rem_pio2+0x2e8>)
 800bcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcdc:	f7f4 fb36 	bl	800034c <__adddf3>
 800bce0:	f04f 35ff 	mov.w	r5, #4294967295
 800bce4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bce8:	e7c6      	b.n	800bc78 <__ieee754_rem_pio2+0x78>
 800bcea:	a381      	add	r3, pc, #516	; (adr r3, 800bef0 <__ieee754_rem_pio2+0x2f0>)
 800bcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf0:	f7f4 fb2c 	bl	800034c <__adddf3>
 800bcf4:	a380      	add	r3, pc, #512	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x2f8>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	4606      	mov	r6, r0
 800bcfc:	460f      	mov	r7, r1
 800bcfe:	f7f4 fb25 	bl	800034c <__adddf3>
 800bd02:	4602      	mov	r2, r0
 800bd04:	460b      	mov	r3, r1
 800bd06:	e9c4 2300 	strd	r2, r3, [r4]
 800bd0a:	4630      	mov	r0, r6
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	f7f4 fb1b 	bl	8000348 <__aeabi_dsub>
 800bd12:	a379      	add	r3, pc, #484	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x2f8>)
 800bd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd18:	e7e0      	b.n	800bcdc <__ieee754_rem_pio2+0xdc>
 800bd1a:	4b82      	ldr	r3, [pc, #520]	; (800bf24 <__ieee754_rem_pio2+0x324>)
 800bd1c:	4598      	cmp	r8, r3
 800bd1e:	f300 80d0 	bgt.w	800bec2 <__ieee754_rem_pio2+0x2c2>
 800bd22:	f000 fe9b 	bl	800ca5c <fabs>
 800bd26:	ec57 6b10 	vmov	r6, r7, d0
 800bd2a:	ee10 0a10 	vmov	r0, s0
 800bd2e:	a374      	add	r3, pc, #464	; (adr r3, 800bf00 <__ieee754_rem_pio2+0x300>)
 800bd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd34:	4639      	mov	r1, r7
 800bd36:	f7f4 fcbb 	bl	80006b0 <__aeabi_dmul>
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	4b7a      	ldr	r3, [pc, #488]	; (800bf28 <__ieee754_rem_pio2+0x328>)
 800bd3e:	f7f4 fb05 	bl	800034c <__adddf3>
 800bd42:	f7f4 ff65 	bl	8000c10 <__aeabi_d2iz>
 800bd46:	4605      	mov	r5, r0
 800bd48:	f7f4 fc4c 	bl	80005e4 <__aeabi_i2d>
 800bd4c:	a364      	add	r3, pc, #400	; (adr r3, 800bee0 <__ieee754_rem_pio2+0x2e0>)
 800bd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd56:	f7f4 fcab 	bl	80006b0 <__aeabi_dmul>
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	4630      	mov	r0, r6
 800bd60:	4639      	mov	r1, r7
 800bd62:	f7f4 faf1 	bl	8000348 <__aeabi_dsub>
 800bd66:	a360      	add	r3, pc, #384	; (adr r3, 800bee8 <__ieee754_rem_pio2+0x2e8>)
 800bd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd6c:	4682      	mov	sl, r0
 800bd6e:	468b      	mov	fp, r1
 800bd70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd74:	f7f4 fc9c 	bl	80006b0 <__aeabi_dmul>
 800bd78:	2d1f      	cmp	r5, #31
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	460f      	mov	r7, r1
 800bd7e:	dc2a      	bgt.n	800bdd6 <__ieee754_rem_pio2+0x1d6>
 800bd80:	1e6a      	subs	r2, r5, #1
 800bd82:	4b6a      	ldr	r3, [pc, #424]	; (800bf2c <__ieee754_rem_pio2+0x32c>)
 800bd84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd88:	4598      	cmp	r8, r3
 800bd8a:	d024      	beq.n	800bdd6 <__ieee754_rem_pio2+0x1d6>
 800bd8c:	4632      	mov	r2, r6
 800bd8e:	463b      	mov	r3, r7
 800bd90:	4650      	mov	r0, sl
 800bd92:	4659      	mov	r1, fp
 800bd94:	f7f4 fad8 	bl	8000348 <__aeabi_dsub>
 800bd98:	e9c4 0100 	strd	r0, r1, [r4]
 800bd9c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bda0:	4650      	mov	r0, sl
 800bda2:	4642      	mov	r2, r8
 800bda4:	464b      	mov	r3, r9
 800bda6:	4659      	mov	r1, fp
 800bda8:	f7f4 face 	bl	8000348 <__aeabi_dsub>
 800bdac:	463b      	mov	r3, r7
 800bdae:	4632      	mov	r2, r6
 800bdb0:	f7f4 faca 	bl	8000348 <__aeabi_dsub>
 800bdb4:	9b04      	ldr	r3, [sp, #16]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bdbc:	f6bf af5c 	bge.w	800bc78 <__ieee754_rem_pio2+0x78>
 800bdc0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bdc4:	6063      	str	r3, [r4, #4]
 800bdc6:	f8c4 8000 	str.w	r8, [r4]
 800bdca:	60a0      	str	r0, [r4, #8]
 800bdcc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdd0:	60e3      	str	r3, [r4, #12]
 800bdd2:	426d      	negs	r5, r5
 800bdd4:	e750      	b.n	800bc78 <__ieee754_rem_pio2+0x78>
 800bdd6:	4632      	mov	r2, r6
 800bdd8:	463b      	mov	r3, r7
 800bdda:	4650      	mov	r0, sl
 800bddc:	4659      	mov	r1, fp
 800bdde:	f7f4 fab3 	bl	8000348 <__aeabi_dsub>
 800bde2:	ea4f 5228 	mov.w	r2, r8, asr #20
 800bde6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bdea:	1ad3      	subs	r3, r2, r3
 800bdec:	2b10      	cmp	r3, #16
 800bdee:	e9c4 0100 	strd	r0, r1, [r4]
 800bdf2:	9205      	str	r2, [sp, #20]
 800bdf4:	ddd2      	ble.n	800bd9c <__ieee754_rem_pio2+0x19c>
 800bdf6:	a33e      	add	r3, pc, #248	; (adr r3, 800bef0 <__ieee754_rem_pio2+0x2f0>)
 800bdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be00:	f7f4 fc56 	bl	80006b0 <__aeabi_dmul>
 800be04:	4606      	mov	r6, r0
 800be06:	460f      	mov	r7, r1
 800be08:	4602      	mov	r2, r0
 800be0a:	460b      	mov	r3, r1
 800be0c:	4650      	mov	r0, sl
 800be0e:	4659      	mov	r1, fp
 800be10:	f7f4 fa9a 	bl	8000348 <__aeabi_dsub>
 800be14:	4602      	mov	r2, r0
 800be16:	460b      	mov	r3, r1
 800be18:	4680      	mov	r8, r0
 800be1a:	4689      	mov	r9, r1
 800be1c:	4650      	mov	r0, sl
 800be1e:	4659      	mov	r1, fp
 800be20:	f7f4 fa92 	bl	8000348 <__aeabi_dsub>
 800be24:	4632      	mov	r2, r6
 800be26:	463b      	mov	r3, r7
 800be28:	f7f4 fa8e 	bl	8000348 <__aeabi_dsub>
 800be2c:	a332      	add	r3, pc, #200	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x2f8>)
 800be2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be32:	4606      	mov	r6, r0
 800be34:	460f      	mov	r7, r1
 800be36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be3a:	f7f4 fc39 	bl	80006b0 <__aeabi_dmul>
 800be3e:	4632      	mov	r2, r6
 800be40:	463b      	mov	r3, r7
 800be42:	f7f4 fa81 	bl	8000348 <__aeabi_dsub>
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	4606      	mov	r6, r0
 800be4c:	460f      	mov	r7, r1
 800be4e:	4640      	mov	r0, r8
 800be50:	4649      	mov	r1, r9
 800be52:	f7f4 fa79 	bl	8000348 <__aeabi_dsub>
 800be56:	9a05      	ldr	r2, [sp, #20]
 800be58:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be5c:	1ad3      	subs	r3, r2, r3
 800be5e:	2b31      	cmp	r3, #49	; 0x31
 800be60:	e9c4 0100 	strd	r0, r1, [r4]
 800be64:	dd2a      	ble.n	800bebc <__ieee754_rem_pio2+0x2bc>
 800be66:	a328      	add	r3, pc, #160	; (adr r3, 800bf08 <__ieee754_rem_pio2+0x308>)
 800be68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be70:	f7f4 fc1e 	bl	80006b0 <__aeabi_dmul>
 800be74:	4606      	mov	r6, r0
 800be76:	460f      	mov	r7, r1
 800be78:	4602      	mov	r2, r0
 800be7a:	460b      	mov	r3, r1
 800be7c:	4640      	mov	r0, r8
 800be7e:	4649      	mov	r1, r9
 800be80:	f7f4 fa62 	bl	8000348 <__aeabi_dsub>
 800be84:	4602      	mov	r2, r0
 800be86:	460b      	mov	r3, r1
 800be88:	4682      	mov	sl, r0
 800be8a:	468b      	mov	fp, r1
 800be8c:	4640      	mov	r0, r8
 800be8e:	4649      	mov	r1, r9
 800be90:	f7f4 fa5a 	bl	8000348 <__aeabi_dsub>
 800be94:	4632      	mov	r2, r6
 800be96:	463b      	mov	r3, r7
 800be98:	f7f4 fa56 	bl	8000348 <__aeabi_dsub>
 800be9c:	a31c      	add	r3, pc, #112	; (adr r3, 800bf10 <__ieee754_rem_pio2+0x310>)
 800be9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea2:	4606      	mov	r6, r0
 800bea4:	460f      	mov	r7, r1
 800bea6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beaa:	f7f4 fc01 	bl	80006b0 <__aeabi_dmul>
 800beae:	4632      	mov	r2, r6
 800beb0:	463b      	mov	r3, r7
 800beb2:	f7f4 fa49 	bl	8000348 <__aeabi_dsub>
 800beb6:	4606      	mov	r6, r0
 800beb8:	460f      	mov	r7, r1
 800beba:	e767      	b.n	800bd8c <__ieee754_rem_pio2+0x18c>
 800bebc:	46c2      	mov	sl, r8
 800bebe:	46cb      	mov	fp, r9
 800bec0:	e76c      	b.n	800bd9c <__ieee754_rem_pio2+0x19c>
 800bec2:	4b1b      	ldr	r3, [pc, #108]	; (800bf30 <__ieee754_rem_pio2+0x330>)
 800bec4:	4598      	cmp	r8, r3
 800bec6:	dd35      	ble.n	800bf34 <__ieee754_rem_pio2+0x334>
 800bec8:	ee10 2a10 	vmov	r2, s0
 800becc:	463b      	mov	r3, r7
 800bece:	4630      	mov	r0, r6
 800bed0:	4639      	mov	r1, r7
 800bed2:	f7f4 fa39 	bl	8000348 <__aeabi_dsub>
 800bed6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800beda:	e9c4 0100 	strd	r0, r1, [r4]
 800bede:	e6a1      	b.n	800bc24 <__ieee754_rem_pio2+0x24>
 800bee0:	54400000 	.word	0x54400000
 800bee4:	3ff921fb 	.word	0x3ff921fb
 800bee8:	1a626331 	.word	0x1a626331
 800beec:	3dd0b461 	.word	0x3dd0b461
 800bef0:	1a600000 	.word	0x1a600000
 800bef4:	3dd0b461 	.word	0x3dd0b461
 800bef8:	2e037073 	.word	0x2e037073
 800befc:	3ba3198a 	.word	0x3ba3198a
 800bf00:	6dc9c883 	.word	0x6dc9c883
 800bf04:	3fe45f30 	.word	0x3fe45f30
 800bf08:	2e000000 	.word	0x2e000000
 800bf0c:	3ba3198a 	.word	0x3ba3198a
 800bf10:	252049c1 	.word	0x252049c1
 800bf14:	397b839a 	.word	0x397b839a
 800bf18:	3fe921fb 	.word	0x3fe921fb
 800bf1c:	4002d97b 	.word	0x4002d97b
 800bf20:	3ff921fb 	.word	0x3ff921fb
 800bf24:	413921fb 	.word	0x413921fb
 800bf28:	3fe00000 	.word	0x3fe00000
 800bf2c:	08020450 	.word	0x08020450
 800bf30:	7fefffff 	.word	0x7fefffff
 800bf34:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bf38:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800bf3c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bf40:	4630      	mov	r0, r6
 800bf42:	460f      	mov	r7, r1
 800bf44:	f7f4 fe64 	bl	8000c10 <__aeabi_d2iz>
 800bf48:	f7f4 fb4c 	bl	80005e4 <__aeabi_i2d>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	460b      	mov	r3, r1
 800bf50:	4630      	mov	r0, r6
 800bf52:	4639      	mov	r1, r7
 800bf54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf58:	f7f4 f9f6 	bl	8000348 <__aeabi_dsub>
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	4b1f      	ldr	r3, [pc, #124]	; (800bfdc <__ieee754_rem_pio2+0x3dc>)
 800bf60:	f7f4 fba6 	bl	80006b0 <__aeabi_dmul>
 800bf64:	460f      	mov	r7, r1
 800bf66:	4606      	mov	r6, r0
 800bf68:	f7f4 fe52 	bl	8000c10 <__aeabi_d2iz>
 800bf6c:	f7f4 fb3a 	bl	80005e4 <__aeabi_i2d>
 800bf70:	4602      	mov	r2, r0
 800bf72:	460b      	mov	r3, r1
 800bf74:	4630      	mov	r0, r6
 800bf76:	4639      	mov	r1, r7
 800bf78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bf7c:	f7f4 f9e4 	bl	8000348 <__aeabi_dsub>
 800bf80:	2200      	movs	r2, #0
 800bf82:	4b16      	ldr	r3, [pc, #88]	; (800bfdc <__ieee754_rem_pio2+0x3dc>)
 800bf84:	f7f4 fb94 	bl	80006b0 <__aeabi_dmul>
 800bf88:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bf8c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800bf90:	f04f 0803 	mov.w	r8, #3
 800bf94:	2600      	movs	r6, #0
 800bf96:	2700      	movs	r7, #0
 800bf98:	4632      	mov	r2, r6
 800bf9a:	463b      	mov	r3, r7
 800bf9c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bfa0:	f108 3aff 	add.w	sl, r8, #4294967295
 800bfa4:	f7f4 fdec 	bl	8000b80 <__aeabi_dcmpeq>
 800bfa8:	b9b0      	cbnz	r0, 800bfd8 <__ieee754_rem_pio2+0x3d8>
 800bfaa:	4b0d      	ldr	r3, [pc, #52]	; (800bfe0 <__ieee754_rem_pio2+0x3e0>)
 800bfac:	9301      	str	r3, [sp, #4]
 800bfae:	2302      	movs	r3, #2
 800bfb0:	9300      	str	r3, [sp, #0]
 800bfb2:	462a      	mov	r2, r5
 800bfb4:	4643      	mov	r3, r8
 800bfb6:	4621      	mov	r1, r4
 800bfb8:	a806      	add	r0, sp, #24
 800bfba:	f000 f945 	bl	800c248 <__kernel_rem_pio2>
 800bfbe:	9b04      	ldr	r3, [sp, #16]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	4605      	mov	r5, r0
 800bfc4:	f6bf ae58 	bge.w	800bc78 <__ieee754_rem_pio2+0x78>
 800bfc8:	6863      	ldr	r3, [r4, #4]
 800bfca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bfce:	6063      	str	r3, [r4, #4]
 800bfd0:	68e3      	ldr	r3, [r4, #12]
 800bfd2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bfd6:	e6fb      	b.n	800bdd0 <__ieee754_rem_pio2+0x1d0>
 800bfd8:	46d0      	mov	r8, sl
 800bfda:	e7dd      	b.n	800bf98 <__ieee754_rem_pio2+0x398>
 800bfdc:	41700000 	.word	0x41700000
 800bfe0:	080204d0 	.word	0x080204d0

0800bfe4 <__ieee754_sqrtf>:
 800bfe4:	ee10 2a10 	vmov	r2, s0
 800bfe8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800bfec:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800bff0:	b570      	push	{r4, r5, r6, lr}
 800bff2:	d302      	bcc.n	800bffa <__ieee754_sqrtf+0x16>
 800bff4:	eea0 0a00 	vfma.f32	s0, s0, s0
 800bff8:	bd70      	pop	{r4, r5, r6, pc}
 800bffa:	b3b1      	cbz	r1, 800c06a <__ieee754_sqrtf+0x86>
 800bffc:	2a00      	cmp	r2, #0
 800bffe:	da04      	bge.n	800c00a <__ieee754_sqrtf+0x26>
 800c000:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c004:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c008:	bd70      	pop	{r4, r5, r6, pc}
 800c00a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800c00e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800c012:	d204      	bcs.n	800c01e <__ieee754_sqrtf+0x3a>
 800c014:	2100      	movs	r1, #0
 800c016:	0210      	lsls	r0, r2, #8
 800c018:	d528      	bpl.n	800c06c <__ieee754_sqrtf+0x88>
 800c01a:	3901      	subs	r1, #1
 800c01c:	1a5b      	subs	r3, r3, r1
 800c01e:	3b7f      	subs	r3, #127	; 0x7f
 800c020:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800c024:	07d9      	lsls	r1, r3, #31
 800c026:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800c02a:	bf48      	it	mi
 800c02c:	0052      	lslmi	r2, r2, #1
 800c02e:	1059      	asrs	r1, r3, #1
 800c030:	2300      	movs	r3, #0
 800c032:	0052      	lsls	r2, r2, #1
 800c034:	2419      	movs	r4, #25
 800c036:	461e      	mov	r6, r3
 800c038:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800c03c:	1835      	adds	r5, r6, r0
 800c03e:	4295      	cmp	r5, r2
 800c040:	bfde      	ittt	le
 800c042:	182e      	addle	r6, r5, r0
 800c044:	1b52      	suble	r2, r2, r5
 800c046:	181b      	addle	r3, r3, r0
 800c048:	3c01      	subs	r4, #1
 800c04a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800c04e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c052:	d1f3      	bne.n	800c03c <__ieee754_sqrtf+0x58>
 800c054:	b112      	cbz	r2, 800c05c <__ieee754_sqrtf+0x78>
 800c056:	3301      	adds	r3, #1
 800c058:	f023 0301 	bic.w	r3, r3, #1
 800c05c:	105b      	asrs	r3, r3, #1
 800c05e:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 800c062:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800c066:	ee00 3a10 	vmov	s0, r3
 800c06a:	bd70      	pop	{r4, r5, r6, pc}
 800c06c:	0052      	lsls	r2, r2, #1
 800c06e:	3101      	adds	r1, #1
 800c070:	e7d1      	b.n	800c016 <__ieee754_sqrtf+0x32>
 800c072:	0000      	movs	r0, r0
 800c074:	0000      	movs	r0, r0
	...

0800c078 <__kernel_cos>:
 800c078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c07c:	ec59 8b10 	vmov	r8, r9, d0
 800c080:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800c084:	b085      	sub	sp, #20
 800c086:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800c08a:	ed8d 1b00 	vstr	d1, [sp]
 800c08e:	da07      	bge.n	800c0a0 <__kernel_cos+0x28>
 800c090:	ee10 0a10 	vmov	r0, s0
 800c094:	4649      	mov	r1, r9
 800c096:	f7f4 fdbb 	bl	8000c10 <__aeabi_d2iz>
 800c09a:	2800      	cmp	r0, #0
 800c09c:	f000 80aa 	beq.w	800c1f4 <__kernel_cos+0x17c>
 800c0a0:	4642      	mov	r2, r8
 800c0a2:	464b      	mov	r3, r9
 800c0a4:	4640      	mov	r0, r8
 800c0a6:	4649      	mov	r1, r9
 800c0a8:	f7f4 fb02 	bl	80006b0 <__aeabi_dmul>
 800c0ac:	a359      	add	r3, pc, #356	; (adr r3, 800c214 <__kernel_cos+0x19c>)
 800c0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b2:	4604      	mov	r4, r0
 800c0b4:	460d      	mov	r5, r1
 800c0b6:	f7f4 fafb 	bl	80006b0 <__aeabi_dmul>
 800c0ba:	a358      	add	r3, pc, #352	; (adr r3, 800c21c <__kernel_cos+0x1a4>)
 800c0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c0:	f7f4 f944 	bl	800034c <__adddf3>
 800c0c4:	4622      	mov	r2, r4
 800c0c6:	462b      	mov	r3, r5
 800c0c8:	f7f4 faf2 	bl	80006b0 <__aeabi_dmul>
 800c0cc:	a355      	add	r3, pc, #340	; (adr r3, 800c224 <__kernel_cos+0x1ac>)
 800c0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d2:	f7f4 f939 	bl	8000348 <__aeabi_dsub>
 800c0d6:	4622      	mov	r2, r4
 800c0d8:	462b      	mov	r3, r5
 800c0da:	f7f4 fae9 	bl	80006b0 <__aeabi_dmul>
 800c0de:	a353      	add	r3, pc, #332	; (adr r3, 800c22c <__kernel_cos+0x1b4>)
 800c0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e4:	f7f4 f932 	bl	800034c <__adddf3>
 800c0e8:	4622      	mov	r2, r4
 800c0ea:	462b      	mov	r3, r5
 800c0ec:	f7f4 fae0 	bl	80006b0 <__aeabi_dmul>
 800c0f0:	a350      	add	r3, pc, #320	; (adr r3, 800c234 <__kernel_cos+0x1bc>)
 800c0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f6:	f7f4 f927 	bl	8000348 <__aeabi_dsub>
 800c0fa:	4622      	mov	r2, r4
 800c0fc:	462b      	mov	r3, r5
 800c0fe:	f7f4 fad7 	bl	80006b0 <__aeabi_dmul>
 800c102:	a34e      	add	r3, pc, #312	; (adr r3, 800c23c <__kernel_cos+0x1c4>)
 800c104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c108:	f7f4 f920 	bl	800034c <__adddf3>
 800c10c:	462b      	mov	r3, r5
 800c10e:	4622      	mov	r2, r4
 800c110:	f7f4 face 	bl	80006b0 <__aeabi_dmul>
 800c114:	4b3a      	ldr	r3, [pc, #232]	; (800c200 <__kernel_cos+0x188>)
 800c116:	429f      	cmp	r7, r3
 800c118:	4682      	mov	sl, r0
 800c11a:	468b      	mov	fp, r1
 800c11c:	dc2c      	bgt.n	800c178 <__kernel_cos+0x100>
 800c11e:	2200      	movs	r2, #0
 800c120:	4b38      	ldr	r3, [pc, #224]	; (800c204 <__kernel_cos+0x18c>)
 800c122:	4620      	mov	r0, r4
 800c124:	4629      	mov	r1, r5
 800c126:	f7f4 fac3 	bl	80006b0 <__aeabi_dmul>
 800c12a:	4652      	mov	r2, sl
 800c12c:	4606      	mov	r6, r0
 800c12e:	460f      	mov	r7, r1
 800c130:	465b      	mov	r3, fp
 800c132:	4620      	mov	r0, r4
 800c134:	4629      	mov	r1, r5
 800c136:	f7f4 fabb 	bl	80006b0 <__aeabi_dmul>
 800c13a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c13e:	4604      	mov	r4, r0
 800c140:	460d      	mov	r5, r1
 800c142:	4640      	mov	r0, r8
 800c144:	4649      	mov	r1, r9
 800c146:	f7f4 fab3 	bl	80006b0 <__aeabi_dmul>
 800c14a:	4602      	mov	r2, r0
 800c14c:	460b      	mov	r3, r1
 800c14e:	4620      	mov	r0, r4
 800c150:	4629      	mov	r1, r5
 800c152:	f7f4 f8f9 	bl	8000348 <__aeabi_dsub>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4630      	mov	r0, r6
 800c15c:	4639      	mov	r1, r7
 800c15e:	f7f4 f8f3 	bl	8000348 <__aeabi_dsub>
 800c162:	460b      	mov	r3, r1
 800c164:	4928      	ldr	r1, [pc, #160]	; (800c208 <__kernel_cos+0x190>)
 800c166:	4602      	mov	r2, r0
 800c168:	2000      	movs	r0, #0
 800c16a:	f7f4 f8ed 	bl	8000348 <__aeabi_dsub>
 800c16e:	ec41 0b10 	vmov	d0, r0, r1
 800c172:	b005      	add	sp, #20
 800c174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c178:	4b24      	ldr	r3, [pc, #144]	; (800c20c <__kernel_cos+0x194>)
 800c17a:	4923      	ldr	r1, [pc, #140]	; (800c208 <__kernel_cos+0x190>)
 800c17c:	429f      	cmp	r7, r3
 800c17e:	bfd7      	itett	le
 800c180:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800c184:	4f22      	ldrgt	r7, [pc, #136]	; (800c210 <__kernel_cos+0x198>)
 800c186:	2200      	movle	r2, #0
 800c188:	4616      	movle	r6, r2
 800c18a:	bfd4      	ite	le
 800c18c:	461f      	movle	r7, r3
 800c18e:	2600      	movgt	r6, #0
 800c190:	4632      	mov	r2, r6
 800c192:	463b      	mov	r3, r7
 800c194:	2000      	movs	r0, #0
 800c196:	f7f4 f8d7 	bl	8000348 <__aeabi_dsub>
 800c19a:	2200      	movs	r2, #0
 800c19c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1a0:	4b18      	ldr	r3, [pc, #96]	; (800c204 <__kernel_cos+0x18c>)
 800c1a2:	4620      	mov	r0, r4
 800c1a4:	4629      	mov	r1, r5
 800c1a6:	f7f4 fa83 	bl	80006b0 <__aeabi_dmul>
 800c1aa:	4632      	mov	r2, r6
 800c1ac:	463b      	mov	r3, r7
 800c1ae:	f7f4 f8cb 	bl	8000348 <__aeabi_dsub>
 800c1b2:	4652      	mov	r2, sl
 800c1b4:	4606      	mov	r6, r0
 800c1b6:	460f      	mov	r7, r1
 800c1b8:	465b      	mov	r3, fp
 800c1ba:	4620      	mov	r0, r4
 800c1bc:	4629      	mov	r1, r5
 800c1be:	f7f4 fa77 	bl	80006b0 <__aeabi_dmul>
 800c1c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	460d      	mov	r5, r1
 800c1ca:	4640      	mov	r0, r8
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	f7f4 fa6f 	bl	80006b0 <__aeabi_dmul>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	4620      	mov	r0, r4
 800c1d8:	4629      	mov	r1, r5
 800c1da:	f7f4 f8b5 	bl	8000348 <__aeabi_dsub>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	4630      	mov	r0, r6
 800c1e4:	4639      	mov	r1, r7
 800c1e6:	f7f4 f8af 	bl	8000348 <__aeabi_dsub>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1f2:	e7ba      	b.n	800c16a <__kernel_cos+0xf2>
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	4904      	ldr	r1, [pc, #16]	; (800c208 <__kernel_cos+0x190>)
 800c1f8:	e7b9      	b.n	800c16e <__kernel_cos+0xf6>
 800c1fa:	bf00      	nop
 800c1fc:	f3af 8000 	nop.w
 800c200:	3fd33332 	.word	0x3fd33332
 800c204:	3fe00000 	.word	0x3fe00000
 800c208:	3ff00000 	.word	0x3ff00000
 800c20c:	3fe90000 	.word	0x3fe90000
 800c210:	3fd20000 	.word	0x3fd20000
 800c214:	be8838d4 	.word	0xbe8838d4
 800c218:	bda8fae9 	.word	0xbda8fae9
 800c21c:	bdb4b1c4 	.word	0xbdb4b1c4
 800c220:	3e21ee9e 	.word	0x3e21ee9e
 800c224:	809c52ad 	.word	0x809c52ad
 800c228:	3e927e4f 	.word	0x3e927e4f
 800c22c:	19cb1590 	.word	0x19cb1590
 800c230:	3efa01a0 	.word	0x3efa01a0
 800c234:	16c15177 	.word	0x16c15177
 800c238:	3f56c16c 	.word	0x3f56c16c
 800c23c:	5555554c 	.word	0x5555554c
 800c240:	3fa55555 	.word	0x3fa55555
 800c244:	00000000 	.word	0x00000000

0800c248 <__kernel_rem_pio2>:
 800c248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c24c:	ed2d 8b02 	vpush	{d8}
 800c250:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c254:	1ed4      	subs	r4, r2, #3
 800c256:	9306      	str	r3, [sp, #24]
 800c258:	9102      	str	r1, [sp, #8]
 800c25a:	4bc3      	ldr	r3, [pc, #780]	; (800c568 <__kernel_rem_pio2+0x320>)
 800c25c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800c25e:	9009      	str	r0, [sp, #36]	; 0x24
 800c260:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c264:	9300      	str	r3, [sp, #0]
 800c266:	9b06      	ldr	r3, [sp, #24]
 800c268:	3b01      	subs	r3, #1
 800c26a:	9304      	str	r3, [sp, #16]
 800c26c:	2318      	movs	r3, #24
 800c26e:	fb94 f4f3 	sdiv	r4, r4, r3
 800c272:	f06f 0317 	mvn.w	r3, #23
 800c276:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800c27a:	fb04 3303 	mla	r3, r4, r3, r3
 800c27e:	eb03 0a02 	add.w	sl, r3, r2
 800c282:	9b00      	ldr	r3, [sp, #0]
 800c284:	9a04      	ldr	r2, [sp, #16]
 800c286:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800c558 <__kernel_rem_pio2+0x310>
 800c28a:	eb03 0802 	add.w	r8, r3, r2
 800c28e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c290:	1aa7      	subs	r7, r4, r2
 800c292:	ae20      	add	r6, sp, #128	; 0x80
 800c294:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c298:	2500      	movs	r5, #0
 800c29a:	4545      	cmp	r5, r8
 800c29c:	dd13      	ble.n	800c2c6 <__kernel_rem_pio2+0x7e>
 800c29e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800c558 <__kernel_rem_pio2+0x310>
 800c2a2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c2a6:	2600      	movs	r6, #0
 800c2a8:	9b00      	ldr	r3, [sp, #0]
 800c2aa:	429e      	cmp	r6, r3
 800c2ac:	dc32      	bgt.n	800c314 <__kernel_rem_pio2+0xcc>
 800c2ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2b0:	9303      	str	r3, [sp, #12]
 800c2b2:	9b06      	ldr	r3, [sp, #24]
 800c2b4:	199d      	adds	r5, r3, r6
 800c2b6:	ab20      	add	r3, sp, #128	; 0x80
 800c2b8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c2bc:	9308      	str	r3, [sp, #32]
 800c2be:	ec59 8b18 	vmov	r8, r9, d8
 800c2c2:	2700      	movs	r7, #0
 800c2c4:	e01f      	b.n	800c306 <__kernel_rem_pio2+0xbe>
 800c2c6:	42ef      	cmn	r7, r5
 800c2c8:	d407      	bmi.n	800c2da <__kernel_rem_pio2+0x92>
 800c2ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c2ce:	f7f4 f989 	bl	80005e4 <__aeabi_i2d>
 800c2d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c2d6:	3501      	adds	r5, #1
 800c2d8:	e7df      	b.n	800c29a <__kernel_rem_pio2+0x52>
 800c2da:	ec51 0b18 	vmov	r0, r1, d8
 800c2de:	e7f8      	b.n	800c2d2 <__kernel_rem_pio2+0x8a>
 800c2e0:	9908      	ldr	r1, [sp, #32]
 800c2e2:	9d03      	ldr	r5, [sp, #12]
 800c2e4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c2e8:	9108      	str	r1, [sp, #32]
 800c2ea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800c2ee:	9503      	str	r5, [sp, #12]
 800c2f0:	f7f4 f9de 	bl	80006b0 <__aeabi_dmul>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	4640      	mov	r0, r8
 800c2fa:	4649      	mov	r1, r9
 800c2fc:	f7f4 f826 	bl	800034c <__adddf3>
 800c300:	3701      	adds	r7, #1
 800c302:	4680      	mov	r8, r0
 800c304:	4689      	mov	r9, r1
 800c306:	9b04      	ldr	r3, [sp, #16]
 800c308:	429f      	cmp	r7, r3
 800c30a:	dde9      	ble.n	800c2e0 <__kernel_rem_pio2+0x98>
 800c30c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800c310:	3601      	adds	r6, #1
 800c312:	e7c9      	b.n	800c2a8 <__kernel_rem_pio2+0x60>
 800c314:	9b00      	ldr	r3, [sp, #0]
 800c316:	9f00      	ldr	r7, [sp, #0]
 800c318:	aa0c      	add	r2, sp, #48	; 0x30
 800c31a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c31e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c320:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c322:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c326:	930a      	str	r3, [sp, #40]	; 0x28
 800c328:	ab98      	add	r3, sp, #608	; 0x260
 800c32a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800c32e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c332:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c336:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800c33a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c33e:	9308      	str	r3, [sp, #32]
 800c340:	9a08      	ldr	r2, [sp, #32]
 800c342:	ab98      	add	r3, sp, #608	; 0x260
 800c344:	4413      	add	r3, r2
 800c346:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800c34a:	2600      	movs	r6, #0
 800c34c:	1bbb      	subs	r3, r7, r6
 800c34e:	2b00      	cmp	r3, #0
 800c350:	dc77      	bgt.n	800c442 <__kernel_rem_pio2+0x1fa>
 800c352:	ec49 8b10 	vmov	d0, r8, r9
 800c356:	4650      	mov	r0, sl
 800c358:	f000 fc12 	bl	800cb80 <scalbn>
 800c35c:	ec55 4b10 	vmov	r4, r5, d0
 800c360:	2200      	movs	r2, #0
 800c362:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c366:	ee10 0a10 	vmov	r0, s0
 800c36a:	4629      	mov	r1, r5
 800c36c:	f7f4 f9a0 	bl	80006b0 <__aeabi_dmul>
 800c370:	ec41 0b10 	vmov	d0, r0, r1
 800c374:	f000 fb7c 	bl	800ca70 <floor>
 800c378:	2200      	movs	r2, #0
 800c37a:	ec51 0b10 	vmov	r0, r1, d0
 800c37e:	4b7b      	ldr	r3, [pc, #492]	; (800c56c <__kernel_rem_pio2+0x324>)
 800c380:	f7f4 f996 	bl	80006b0 <__aeabi_dmul>
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	4620      	mov	r0, r4
 800c38a:	4629      	mov	r1, r5
 800c38c:	f7f3 ffdc 	bl	8000348 <__aeabi_dsub>
 800c390:	460d      	mov	r5, r1
 800c392:	4604      	mov	r4, r0
 800c394:	f7f4 fc3c 	bl	8000c10 <__aeabi_d2iz>
 800c398:	9003      	str	r0, [sp, #12]
 800c39a:	f7f4 f923 	bl	80005e4 <__aeabi_i2d>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	4620      	mov	r0, r4
 800c3a4:	4629      	mov	r1, r5
 800c3a6:	f7f3 ffcf 	bl	8000348 <__aeabi_dsub>
 800c3aa:	f1ba 0f00 	cmp.w	sl, #0
 800c3ae:	4680      	mov	r8, r0
 800c3b0:	4689      	mov	r9, r1
 800c3b2:	dd6b      	ble.n	800c48c <__kernel_rem_pio2+0x244>
 800c3b4:	1e7a      	subs	r2, r7, #1
 800c3b6:	ab0c      	add	r3, sp, #48	; 0x30
 800c3b8:	f1ca 0118 	rsb	r1, sl, #24
 800c3bc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c3c0:	9c03      	ldr	r4, [sp, #12]
 800c3c2:	fa40 f301 	asr.w	r3, r0, r1
 800c3c6:	441c      	add	r4, r3
 800c3c8:	408b      	lsls	r3, r1
 800c3ca:	1ac0      	subs	r0, r0, r3
 800c3cc:	ab0c      	add	r3, sp, #48	; 0x30
 800c3ce:	9403      	str	r4, [sp, #12]
 800c3d0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c3d4:	f1ca 0317 	rsb	r3, sl, #23
 800c3d8:	fa40 fb03 	asr.w	fp, r0, r3
 800c3dc:	f1bb 0f00 	cmp.w	fp, #0
 800c3e0:	dd62      	ble.n	800c4a8 <__kernel_rem_pio2+0x260>
 800c3e2:	9b03      	ldr	r3, [sp, #12]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	3301      	adds	r3, #1
 800c3e8:	9303      	str	r3, [sp, #12]
 800c3ea:	4614      	mov	r4, r2
 800c3ec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c3f0:	4297      	cmp	r7, r2
 800c3f2:	f300 8089 	bgt.w	800c508 <__kernel_rem_pio2+0x2c0>
 800c3f6:	f1ba 0f00 	cmp.w	sl, #0
 800c3fa:	dd07      	ble.n	800c40c <__kernel_rem_pio2+0x1c4>
 800c3fc:	f1ba 0f01 	cmp.w	sl, #1
 800c400:	f000 8096 	beq.w	800c530 <__kernel_rem_pio2+0x2e8>
 800c404:	f1ba 0f02 	cmp.w	sl, #2
 800c408:	f000 809c 	beq.w	800c544 <__kernel_rem_pio2+0x2fc>
 800c40c:	f1bb 0f02 	cmp.w	fp, #2
 800c410:	d14a      	bne.n	800c4a8 <__kernel_rem_pio2+0x260>
 800c412:	4642      	mov	r2, r8
 800c414:	464b      	mov	r3, r9
 800c416:	2000      	movs	r0, #0
 800c418:	4955      	ldr	r1, [pc, #340]	; (800c570 <__kernel_rem_pio2+0x328>)
 800c41a:	f7f3 ff95 	bl	8000348 <__aeabi_dsub>
 800c41e:	4680      	mov	r8, r0
 800c420:	4689      	mov	r9, r1
 800c422:	2c00      	cmp	r4, #0
 800c424:	d040      	beq.n	800c4a8 <__kernel_rem_pio2+0x260>
 800c426:	4650      	mov	r0, sl
 800c428:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800c560 <__kernel_rem_pio2+0x318>
 800c42c:	f000 fba8 	bl	800cb80 <scalbn>
 800c430:	4640      	mov	r0, r8
 800c432:	4649      	mov	r1, r9
 800c434:	ec53 2b10 	vmov	r2, r3, d0
 800c438:	f7f3 ff86 	bl	8000348 <__aeabi_dsub>
 800c43c:	4680      	mov	r8, r0
 800c43e:	4689      	mov	r9, r1
 800c440:	e032      	b.n	800c4a8 <__kernel_rem_pio2+0x260>
 800c442:	2200      	movs	r2, #0
 800c444:	4b4b      	ldr	r3, [pc, #300]	; (800c574 <__kernel_rem_pio2+0x32c>)
 800c446:	4640      	mov	r0, r8
 800c448:	4649      	mov	r1, r9
 800c44a:	f7f4 f931 	bl	80006b0 <__aeabi_dmul>
 800c44e:	f7f4 fbdf 	bl	8000c10 <__aeabi_d2iz>
 800c452:	f7f4 f8c7 	bl	80005e4 <__aeabi_i2d>
 800c456:	2200      	movs	r2, #0
 800c458:	4b47      	ldr	r3, [pc, #284]	; (800c578 <__kernel_rem_pio2+0x330>)
 800c45a:	4604      	mov	r4, r0
 800c45c:	460d      	mov	r5, r1
 800c45e:	f7f4 f927 	bl	80006b0 <__aeabi_dmul>
 800c462:	4602      	mov	r2, r0
 800c464:	460b      	mov	r3, r1
 800c466:	4640      	mov	r0, r8
 800c468:	4649      	mov	r1, r9
 800c46a:	f7f3 ff6d 	bl	8000348 <__aeabi_dsub>
 800c46e:	f7f4 fbcf 	bl	8000c10 <__aeabi_d2iz>
 800c472:	ab0c      	add	r3, sp, #48	; 0x30
 800c474:	4629      	mov	r1, r5
 800c476:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c47a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c47e:	4620      	mov	r0, r4
 800c480:	f7f3 ff64 	bl	800034c <__adddf3>
 800c484:	3601      	adds	r6, #1
 800c486:	4680      	mov	r8, r0
 800c488:	4689      	mov	r9, r1
 800c48a:	e75f      	b.n	800c34c <__kernel_rem_pio2+0x104>
 800c48c:	d106      	bne.n	800c49c <__kernel_rem_pio2+0x254>
 800c48e:	1e7b      	subs	r3, r7, #1
 800c490:	aa0c      	add	r2, sp, #48	; 0x30
 800c492:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c496:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800c49a:	e79f      	b.n	800c3dc <__kernel_rem_pio2+0x194>
 800c49c:	2200      	movs	r2, #0
 800c49e:	4b37      	ldr	r3, [pc, #220]	; (800c57c <__kernel_rem_pio2+0x334>)
 800c4a0:	f7f4 fb8c 	bl	8000bbc <__aeabi_dcmpge>
 800c4a4:	bb68      	cbnz	r0, 800c502 <__kernel_rem_pio2+0x2ba>
 800c4a6:	4683      	mov	fp, r0
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	4640      	mov	r0, r8
 800c4ae:	4649      	mov	r1, r9
 800c4b0:	f7f4 fb66 	bl	8000b80 <__aeabi_dcmpeq>
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	f000 80c1 	beq.w	800c63c <__kernel_rem_pio2+0x3f4>
 800c4ba:	1e7c      	subs	r4, r7, #1
 800c4bc:	4623      	mov	r3, r4
 800c4be:	2200      	movs	r2, #0
 800c4c0:	9900      	ldr	r1, [sp, #0]
 800c4c2:	428b      	cmp	r3, r1
 800c4c4:	da5c      	bge.n	800c580 <__kernel_rem_pio2+0x338>
 800c4c6:	2a00      	cmp	r2, #0
 800c4c8:	f040 808b 	bne.w	800c5e2 <__kernel_rem_pio2+0x39a>
 800c4cc:	2401      	movs	r4, #1
 800c4ce:	f06f 0203 	mvn.w	r2, #3
 800c4d2:	fb02 f304 	mul.w	r3, r2, r4
 800c4d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c4d8:	58cb      	ldr	r3, [r1, r3]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d056      	beq.n	800c58c <__kernel_rem_pio2+0x344>
 800c4de:	9b08      	ldr	r3, [sp, #32]
 800c4e0:	aa98      	add	r2, sp, #608	; 0x260
 800c4e2:	4413      	add	r3, r2
 800c4e4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 800c4e8:	9b06      	ldr	r3, [sp, #24]
 800c4ea:	19dd      	adds	r5, r3, r7
 800c4ec:	ab20      	add	r3, sp, #128	; 0x80
 800c4ee:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c4f2:	19e3      	adds	r3, r4, r7
 800c4f4:	1c7e      	adds	r6, r7, #1
 800c4f6:	9303      	str	r3, [sp, #12]
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	429e      	cmp	r6, r3
 800c4fc:	dd48      	ble.n	800c590 <__kernel_rem_pio2+0x348>
 800c4fe:	461f      	mov	r7, r3
 800c500:	e712      	b.n	800c328 <__kernel_rem_pio2+0xe0>
 800c502:	f04f 0b02 	mov.w	fp, #2
 800c506:	e76c      	b.n	800c3e2 <__kernel_rem_pio2+0x19a>
 800c508:	ab0c      	add	r3, sp, #48	; 0x30
 800c50a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c50e:	b94c      	cbnz	r4, 800c524 <__kernel_rem_pio2+0x2dc>
 800c510:	b12b      	cbz	r3, 800c51e <__kernel_rem_pio2+0x2d6>
 800c512:	a80c      	add	r0, sp, #48	; 0x30
 800c514:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c518:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c51c:	2301      	movs	r3, #1
 800c51e:	3201      	adds	r2, #1
 800c520:	461c      	mov	r4, r3
 800c522:	e765      	b.n	800c3f0 <__kernel_rem_pio2+0x1a8>
 800c524:	a80c      	add	r0, sp, #48	; 0x30
 800c526:	1acb      	subs	r3, r1, r3
 800c528:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c52c:	4623      	mov	r3, r4
 800c52e:	e7f6      	b.n	800c51e <__kernel_rem_pio2+0x2d6>
 800c530:	1e7a      	subs	r2, r7, #1
 800c532:	ab0c      	add	r3, sp, #48	; 0x30
 800c534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c538:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c53c:	a90c      	add	r1, sp, #48	; 0x30
 800c53e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c542:	e763      	b.n	800c40c <__kernel_rem_pio2+0x1c4>
 800c544:	1e7a      	subs	r2, r7, #1
 800c546:	ab0c      	add	r3, sp, #48	; 0x30
 800c548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c54c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c550:	e7f4      	b.n	800c53c <__kernel_rem_pio2+0x2f4>
 800c552:	bf00      	nop
 800c554:	f3af 8000 	nop.w
	...
 800c564:	3ff00000 	.word	0x3ff00000
 800c568:	08020618 	.word	0x08020618
 800c56c:	40200000 	.word	0x40200000
 800c570:	3ff00000 	.word	0x3ff00000
 800c574:	3e700000 	.word	0x3e700000
 800c578:	41700000 	.word	0x41700000
 800c57c:	3fe00000 	.word	0x3fe00000
 800c580:	a90c      	add	r1, sp, #48	; 0x30
 800c582:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c586:	3b01      	subs	r3, #1
 800c588:	430a      	orrs	r2, r1
 800c58a:	e799      	b.n	800c4c0 <__kernel_rem_pio2+0x278>
 800c58c:	3401      	adds	r4, #1
 800c58e:	e7a0      	b.n	800c4d2 <__kernel_rem_pio2+0x28a>
 800c590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c592:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c596:	f7f4 f825 	bl	80005e4 <__aeabi_i2d>
 800c59a:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5a0:	9508      	str	r5, [sp, #32]
 800c5a2:	461c      	mov	r4, r3
 800c5a4:	2700      	movs	r7, #0
 800c5a6:	f04f 0800 	mov.w	r8, #0
 800c5aa:	f04f 0900 	mov.w	r9, #0
 800c5ae:	9b04      	ldr	r3, [sp, #16]
 800c5b0:	429f      	cmp	r7, r3
 800c5b2:	dd03      	ble.n	800c5bc <__kernel_rem_pio2+0x374>
 800c5b4:	e8eb 8902 	strd	r8, r9, [fp], #8
 800c5b8:	3601      	adds	r6, #1
 800c5ba:	e79d      	b.n	800c4f8 <__kernel_rem_pio2+0x2b0>
 800c5bc:	9908      	ldr	r1, [sp, #32]
 800c5be:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c5c2:	9108      	str	r1, [sp, #32]
 800c5c4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c5c8:	f7f4 f872 	bl	80006b0 <__aeabi_dmul>
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	460b      	mov	r3, r1
 800c5d0:	4640      	mov	r0, r8
 800c5d2:	4649      	mov	r1, r9
 800c5d4:	f7f3 feba 	bl	800034c <__adddf3>
 800c5d8:	3701      	adds	r7, #1
 800c5da:	4680      	mov	r8, r0
 800c5dc:	4689      	mov	r9, r1
 800c5de:	e7e6      	b.n	800c5ae <__kernel_rem_pio2+0x366>
 800c5e0:	3c01      	subs	r4, #1
 800c5e2:	ab0c      	add	r3, sp, #48	; 0x30
 800c5e4:	f1aa 0a18 	sub.w	sl, sl, #24
 800c5e8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d0f7      	beq.n	800c5e0 <__kernel_rem_pio2+0x398>
 800c5f0:	4650      	mov	r0, sl
 800c5f2:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 800c8c8 <__kernel_rem_pio2+0x680>
 800c5f6:	f000 fac3 	bl	800cb80 <scalbn>
 800c5fa:	00e5      	lsls	r5, r4, #3
 800c5fc:	ab98      	add	r3, sp, #608	; 0x260
 800c5fe:	eb03 0905 	add.w	r9, r3, r5
 800c602:	ec57 6b10 	vmov	r6, r7, d0
 800c606:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800c60a:	46a0      	mov	r8, r4
 800c60c:	f1b8 0f00 	cmp.w	r8, #0
 800c610:	da4d      	bge.n	800c6ae <__kernel_rem_pio2+0x466>
 800c612:	ed9f 8baf 	vldr	d8, [pc, #700]	; 800c8d0 <__kernel_rem_pio2+0x688>
 800c616:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800c61a:	2300      	movs	r3, #0
 800c61c:	9304      	str	r3, [sp, #16]
 800c61e:	4657      	mov	r7, sl
 800c620:	9b04      	ldr	r3, [sp, #16]
 800c622:	ebb4 0903 	subs.w	r9, r4, r3
 800c626:	d476      	bmi.n	800c716 <__kernel_rem_pio2+0x4ce>
 800c628:	4bab      	ldr	r3, [pc, #684]	; (800c8d8 <__kernel_rem_pio2+0x690>)
 800c62a:	461e      	mov	r6, r3
 800c62c:	ab70      	add	r3, sp, #448	; 0x1c0
 800c62e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c632:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c636:	f04f 0800 	mov.w	r8, #0
 800c63a:	e05e      	b.n	800c6fa <__kernel_rem_pio2+0x4b2>
 800c63c:	f1ca 0000 	rsb	r0, sl, #0
 800c640:	ec49 8b10 	vmov	d0, r8, r9
 800c644:	f000 fa9c 	bl	800cb80 <scalbn>
 800c648:	ec55 4b10 	vmov	r4, r5, d0
 800c64c:	2200      	movs	r2, #0
 800c64e:	4ba3      	ldr	r3, [pc, #652]	; (800c8dc <__kernel_rem_pio2+0x694>)
 800c650:	ee10 0a10 	vmov	r0, s0
 800c654:	4629      	mov	r1, r5
 800c656:	f7f4 fab1 	bl	8000bbc <__aeabi_dcmpge>
 800c65a:	b1f8      	cbz	r0, 800c69c <__kernel_rem_pio2+0x454>
 800c65c:	2200      	movs	r2, #0
 800c65e:	4ba0      	ldr	r3, [pc, #640]	; (800c8e0 <__kernel_rem_pio2+0x698>)
 800c660:	4620      	mov	r0, r4
 800c662:	4629      	mov	r1, r5
 800c664:	f7f4 f824 	bl	80006b0 <__aeabi_dmul>
 800c668:	f7f4 fad2 	bl	8000c10 <__aeabi_d2iz>
 800c66c:	4606      	mov	r6, r0
 800c66e:	f7f3 ffb9 	bl	80005e4 <__aeabi_i2d>
 800c672:	2200      	movs	r2, #0
 800c674:	4b99      	ldr	r3, [pc, #612]	; (800c8dc <__kernel_rem_pio2+0x694>)
 800c676:	f7f4 f81b 	bl	80006b0 <__aeabi_dmul>
 800c67a:	460b      	mov	r3, r1
 800c67c:	4602      	mov	r2, r0
 800c67e:	4629      	mov	r1, r5
 800c680:	4620      	mov	r0, r4
 800c682:	f7f3 fe61 	bl	8000348 <__aeabi_dsub>
 800c686:	f7f4 fac3 	bl	8000c10 <__aeabi_d2iz>
 800c68a:	1c7c      	adds	r4, r7, #1
 800c68c:	ab0c      	add	r3, sp, #48	; 0x30
 800c68e:	f10a 0a18 	add.w	sl, sl, #24
 800c692:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800c696:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800c69a:	e7a9      	b.n	800c5f0 <__kernel_rem_pio2+0x3a8>
 800c69c:	4620      	mov	r0, r4
 800c69e:	4629      	mov	r1, r5
 800c6a0:	f7f4 fab6 	bl	8000c10 <__aeabi_d2iz>
 800c6a4:	ab0c      	add	r3, sp, #48	; 0x30
 800c6a6:	463c      	mov	r4, r7
 800c6a8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800c6ac:	e7a0      	b.n	800c5f0 <__kernel_rem_pio2+0x3a8>
 800c6ae:	ab0c      	add	r3, sp, #48	; 0x30
 800c6b0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c6b4:	f7f3 ff96 	bl	80005e4 <__aeabi_i2d>
 800c6b8:	4632      	mov	r2, r6
 800c6ba:	463b      	mov	r3, r7
 800c6bc:	f7f3 fff8 	bl	80006b0 <__aeabi_dmul>
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800c6c6:	4b86      	ldr	r3, [pc, #536]	; (800c8e0 <__kernel_rem_pio2+0x698>)
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	4639      	mov	r1, r7
 800c6cc:	f7f3 fff0 	bl	80006b0 <__aeabi_dmul>
 800c6d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800c6d4:	4606      	mov	r6, r0
 800c6d6:	460f      	mov	r7, r1
 800c6d8:	e798      	b.n	800c60c <__kernel_rem_pio2+0x3c4>
 800c6da:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c6de:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800c6e2:	f7f3 ffe5 	bl	80006b0 <__aeabi_dmul>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6ee:	f7f3 fe2d 	bl	800034c <__adddf3>
 800c6f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c6f6:	f108 0801 	add.w	r8, r8, #1
 800c6fa:	9b00      	ldr	r3, [sp, #0]
 800c6fc:	4598      	cmp	r8, r3
 800c6fe:	dc02      	bgt.n	800c706 <__kernel_rem_pio2+0x4be>
 800c700:	9b04      	ldr	r3, [sp, #16]
 800c702:	4598      	cmp	r8, r3
 800c704:	dde9      	ble.n	800c6da <__kernel_rem_pio2+0x492>
 800c706:	9b04      	ldr	r3, [sp, #16]
 800c708:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c70c:	3301      	adds	r3, #1
 800c70e:	ecaa 7b02 	vstmia	sl!, {d7}
 800c712:	9304      	str	r3, [sp, #16]
 800c714:	e784      	b.n	800c620 <__kernel_rem_pio2+0x3d8>
 800c716:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c718:	2b03      	cmp	r3, #3
 800c71a:	d85d      	bhi.n	800c7d8 <__kernel_rem_pio2+0x590>
 800c71c:	e8df f003 	tbb	[pc, r3]
 800c720:	0226264b 	.word	0x0226264b
 800c724:	ab98      	add	r3, sp, #608	; 0x260
 800c726:	441d      	add	r5, r3
 800c728:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800c72c:	462e      	mov	r6, r5
 800c72e:	46a2      	mov	sl, r4
 800c730:	f1ba 0f00 	cmp.w	sl, #0
 800c734:	dc6e      	bgt.n	800c814 <__kernel_rem_pio2+0x5cc>
 800c736:	462e      	mov	r6, r5
 800c738:	46a2      	mov	sl, r4
 800c73a:	f1ba 0f01 	cmp.w	sl, #1
 800c73e:	f300 808a 	bgt.w	800c856 <__kernel_rem_pio2+0x60e>
 800c742:	2000      	movs	r0, #0
 800c744:	2100      	movs	r1, #0
 800c746:	2c01      	cmp	r4, #1
 800c748:	f300 80a6 	bgt.w	800c898 <__kernel_rem_pio2+0x650>
 800c74c:	f1bb 0f00 	cmp.w	fp, #0
 800c750:	f040 80a8 	bne.w	800c8a4 <__kernel_rem_pio2+0x65c>
 800c754:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800c758:	9c02      	ldr	r4, [sp, #8]
 800c75a:	e9c4 2300 	strd	r2, r3, [r4]
 800c75e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800c762:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800c766:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c76a:	e035      	b.n	800c7d8 <__kernel_rem_pio2+0x590>
 800c76c:	3508      	adds	r5, #8
 800c76e:	ab48      	add	r3, sp, #288	; 0x120
 800c770:	441d      	add	r5, r3
 800c772:	4626      	mov	r6, r4
 800c774:	2000      	movs	r0, #0
 800c776:	2100      	movs	r1, #0
 800c778:	2e00      	cmp	r6, #0
 800c77a:	da3c      	bge.n	800c7f6 <__kernel_rem_pio2+0x5ae>
 800c77c:	f1bb 0f00 	cmp.w	fp, #0
 800c780:	d03f      	beq.n	800c802 <__kernel_rem_pio2+0x5ba>
 800c782:	4602      	mov	r2, r0
 800c784:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c788:	9d02      	ldr	r5, [sp, #8]
 800c78a:	e9c5 2300 	strd	r2, r3, [r5]
 800c78e:	4602      	mov	r2, r0
 800c790:	460b      	mov	r3, r1
 800c792:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c796:	f7f3 fdd7 	bl	8000348 <__aeabi_dsub>
 800c79a:	ae4a      	add	r6, sp, #296	; 0x128
 800c79c:	2501      	movs	r5, #1
 800c79e:	42ac      	cmp	r4, r5
 800c7a0:	da32      	bge.n	800c808 <__kernel_rem_pio2+0x5c0>
 800c7a2:	f1bb 0f00 	cmp.w	fp, #0
 800c7a6:	d002      	beq.n	800c7ae <__kernel_rem_pio2+0x566>
 800c7a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	9b02      	ldr	r3, [sp, #8]
 800c7b0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c7b4:	e010      	b.n	800c7d8 <__kernel_rem_pio2+0x590>
 800c7b6:	ab98      	add	r3, sp, #608	; 0x260
 800c7b8:	441d      	add	r5, r3
 800c7ba:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800c7be:	2000      	movs	r0, #0
 800c7c0:	2100      	movs	r1, #0
 800c7c2:	2c00      	cmp	r4, #0
 800c7c4:	da11      	bge.n	800c7ea <__kernel_rem_pio2+0x5a2>
 800c7c6:	f1bb 0f00 	cmp.w	fp, #0
 800c7ca:	d002      	beq.n	800c7d2 <__kernel_rem_pio2+0x58a>
 800c7cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	9b02      	ldr	r3, [sp, #8]
 800c7d4:	e9c3 0100 	strd	r0, r1, [r3]
 800c7d8:	9b03      	ldr	r3, [sp, #12]
 800c7da:	f003 0007 	and.w	r0, r3, #7
 800c7de:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c7e2:	ecbd 8b02 	vpop	{d8}
 800c7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ea:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c7ee:	f7f3 fdad 	bl	800034c <__adddf3>
 800c7f2:	3c01      	subs	r4, #1
 800c7f4:	e7e5      	b.n	800c7c2 <__kernel_rem_pio2+0x57a>
 800c7f6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c7fa:	f7f3 fda7 	bl	800034c <__adddf3>
 800c7fe:	3e01      	subs	r6, #1
 800c800:	e7ba      	b.n	800c778 <__kernel_rem_pio2+0x530>
 800c802:	4602      	mov	r2, r0
 800c804:	460b      	mov	r3, r1
 800c806:	e7bf      	b.n	800c788 <__kernel_rem_pio2+0x540>
 800c808:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c80c:	f7f3 fd9e 	bl	800034c <__adddf3>
 800c810:	3501      	adds	r5, #1
 800c812:	e7c4      	b.n	800c79e <__kernel_rem_pio2+0x556>
 800c814:	ed16 7b02 	vldr	d7, [r6, #-8]
 800c818:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800c81c:	ec53 2b17 	vmov	r2, r3, d7
 800c820:	4640      	mov	r0, r8
 800c822:	4649      	mov	r1, r9
 800c824:	ed8d 7b00 	vstr	d7, [sp]
 800c828:	f7f3 fd90 	bl	800034c <__adddf3>
 800c82c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	4640      	mov	r0, r8
 800c836:	4649      	mov	r1, r9
 800c838:	f7f3 fd86 	bl	8000348 <__aeabi_dsub>
 800c83c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c840:	f7f3 fd84 	bl	800034c <__adddf3>
 800c844:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c848:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800c84c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c850:	ed06 7b02 	vstr	d7, [r6, #-8]
 800c854:	e76c      	b.n	800c730 <__kernel_rem_pio2+0x4e8>
 800c856:	ed16 7b02 	vldr	d7, [r6, #-8]
 800c85a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800c85e:	ec53 2b17 	vmov	r2, r3, d7
 800c862:	4640      	mov	r0, r8
 800c864:	4649      	mov	r1, r9
 800c866:	ed8d 7b00 	vstr	d7, [sp]
 800c86a:	f7f3 fd6f 	bl	800034c <__adddf3>
 800c86e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	4640      	mov	r0, r8
 800c878:	4649      	mov	r1, r9
 800c87a:	f7f3 fd65 	bl	8000348 <__aeabi_dsub>
 800c87e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c882:	f7f3 fd63 	bl	800034c <__adddf3>
 800c886:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c88a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800c88e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c892:	ed06 7b02 	vstr	d7, [r6, #-8]
 800c896:	e750      	b.n	800c73a <__kernel_rem_pio2+0x4f2>
 800c898:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c89c:	f7f3 fd56 	bl	800034c <__adddf3>
 800c8a0:	3c01      	subs	r4, #1
 800c8a2:	e750      	b.n	800c746 <__kernel_rem_pio2+0x4fe>
 800c8a4:	9a02      	ldr	r2, [sp, #8]
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	6013      	str	r3, [r2, #0]
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6110      	str	r0, [r2, #16]
 800c8ae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c8b2:	6053      	str	r3, [r2, #4]
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	6093      	str	r3, [r2, #8]
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c8be:	60d3      	str	r3, [r2, #12]
 800c8c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8c4:	6153      	str	r3, [r2, #20]
 800c8c6:	e787      	b.n	800c7d8 <__kernel_rem_pio2+0x590>
 800c8c8:	00000000 	.word	0x00000000
 800c8cc:	3ff00000 	.word	0x3ff00000
	...
 800c8d8:	080205d8 	.word	0x080205d8
 800c8dc:	41700000 	.word	0x41700000
 800c8e0:	3e700000 	.word	0x3e700000
 800c8e4:	00000000 	.word	0x00000000

0800c8e8 <__kernel_sin>:
 800c8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ec:	ec55 4b10 	vmov	r4, r5, d0
 800c8f0:	b085      	sub	sp, #20
 800c8f2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c8f6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c8fa:	ed8d 1b00 	vstr	d1, [sp]
 800c8fe:	9002      	str	r0, [sp, #8]
 800c900:	da06      	bge.n	800c910 <__kernel_sin+0x28>
 800c902:	ee10 0a10 	vmov	r0, s0
 800c906:	4629      	mov	r1, r5
 800c908:	f7f4 f982 	bl	8000c10 <__aeabi_d2iz>
 800c90c:	2800      	cmp	r0, #0
 800c90e:	d051      	beq.n	800c9b4 <__kernel_sin+0xcc>
 800c910:	4622      	mov	r2, r4
 800c912:	462b      	mov	r3, r5
 800c914:	4620      	mov	r0, r4
 800c916:	4629      	mov	r1, r5
 800c918:	f7f3 feca 	bl	80006b0 <__aeabi_dmul>
 800c91c:	4682      	mov	sl, r0
 800c91e:	468b      	mov	fp, r1
 800c920:	4602      	mov	r2, r0
 800c922:	460b      	mov	r3, r1
 800c924:	4620      	mov	r0, r4
 800c926:	4629      	mov	r1, r5
 800c928:	f7f3 fec2 	bl	80006b0 <__aeabi_dmul>
 800c92c:	a341      	add	r3, pc, #260	; (adr r3, 800ca34 <__kernel_sin+0x14c>)
 800c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c932:	4680      	mov	r8, r0
 800c934:	4689      	mov	r9, r1
 800c936:	4650      	mov	r0, sl
 800c938:	4659      	mov	r1, fp
 800c93a:	f7f3 feb9 	bl	80006b0 <__aeabi_dmul>
 800c93e:	a33f      	add	r3, pc, #252	; (adr r3, 800ca3c <__kernel_sin+0x154>)
 800c940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c944:	f7f3 fd00 	bl	8000348 <__aeabi_dsub>
 800c948:	4652      	mov	r2, sl
 800c94a:	465b      	mov	r3, fp
 800c94c:	f7f3 feb0 	bl	80006b0 <__aeabi_dmul>
 800c950:	a33c      	add	r3, pc, #240	; (adr r3, 800ca44 <__kernel_sin+0x15c>)
 800c952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c956:	f7f3 fcf9 	bl	800034c <__adddf3>
 800c95a:	4652      	mov	r2, sl
 800c95c:	465b      	mov	r3, fp
 800c95e:	f7f3 fea7 	bl	80006b0 <__aeabi_dmul>
 800c962:	a33a      	add	r3, pc, #232	; (adr r3, 800ca4c <__kernel_sin+0x164>)
 800c964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c968:	f7f3 fcee 	bl	8000348 <__aeabi_dsub>
 800c96c:	4652      	mov	r2, sl
 800c96e:	465b      	mov	r3, fp
 800c970:	f7f3 fe9e 	bl	80006b0 <__aeabi_dmul>
 800c974:	a337      	add	r3, pc, #220	; (adr r3, 800ca54 <__kernel_sin+0x16c>)
 800c976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97a:	f7f3 fce7 	bl	800034c <__adddf3>
 800c97e:	9b02      	ldr	r3, [sp, #8]
 800c980:	4606      	mov	r6, r0
 800c982:	460f      	mov	r7, r1
 800c984:	b9db      	cbnz	r3, 800c9be <__kernel_sin+0xd6>
 800c986:	4602      	mov	r2, r0
 800c988:	460b      	mov	r3, r1
 800c98a:	4650      	mov	r0, sl
 800c98c:	4659      	mov	r1, fp
 800c98e:	f7f3 fe8f 	bl	80006b0 <__aeabi_dmul>
 800c992:	a325      	add	r3, pc, #148	; (adr r3, 800ca28 <__kernel_sin+0x140>)
 800c994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c998:	f7f3 fcd6 	bl	8000348 <__aeabi_dsub>
 800c99c:	4642      	mov	r2, r8
 800c99e:	464b      	mov	r3, r9
 800c9a0:	f7f3 fe86 	bl	80006b0 <__aeabi_dmul>
 800c9a4:	4602      	mov	r2, r0
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	4620      	mov	r0, r4
 800c9aa:	4629      	mov	r1, r5
 800c9ac:	f7f3 fcce 	bl	800034c <__adddf3>
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	460d      	mov	r5, r1
 800c9b4:	ec45 4b10 	vmov	d0, r4, r5
 800c9b8:	b005      	add	sp, #20
 800c9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9be:	2200      	movs	r2, #0
 800c9c0:	4b1b      	ldr	r3, [pc, #108]	; (800ca30 <__kernel_sin+0x148>)
 800c9c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9c6:	f7f3 fe73 	bl	80006b0 <__aeabi_dmul>
 800c9ca:	4632      	mov	r2, r6
 800c9cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9d0:	463b      	mov	r3, r7
 800c9d2:	4640      	mov	r0, r8
 800c9d4:	4649      	mov	r1, r9
 800c9d6:	f7f3 fe6b 	bl	80006b0 <__aeabi_dmul>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	460b      	mov	r3, r1
 800c9de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9e2:	f7f3 fcb1 	bl	8000348 <__aeabi_dsub>
 800c9e6:	4652      	mov	r2, sl
 800c9e8:	465b      	mov	r3, fp
 800c9ea:	f7f3 fe61 	bl	80006b0 <__aeabi_dmul>
 800c9ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9f2:	f7f3 fca9 	bl	8000348 <__aeabi_dsub>
 800c9f6:	a30c      	add	r3, pc, #48	; (adr r3, 800ca28 <__kernel_sin+0x140>)
 800c9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fc:	4606      	mov	r6, r0
 800c9fe:	460f      	mov	r7, r1
 800ca00:	4640      	mov	r0, r8
 800ca02:	4649      	mov	r1, r9
 800ca04:	f7f3 fe54 	bl	80006b0 <__aeabi_dmul>
 800ca08:	4602      	mov	r2, r0
 800ca0a:	460b      	mov	r3, r1
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	4639      	mov	r1, r7
 800ca10:	f7f3 fc9c 	bl	800034c <__adddf3>
 800ca14:	4602      	mov	r2, r0
 800ca16:	460b      	mov	r3, r1
 800ca18:	4620      	mov	r0, r4
 800ca1a:	4629      	mov	r1, r5
 800ca1c:	f7f3 fc94 	bl	8000348 <__aeabi_dsub>
 800ca20:	e7c6      	b.n	800c9b0 <__kernel_sin+0xc8>
 800ca22:	bf00      	nop
 800ca24:	f3af 8000 	nop.w
 800ca28:	55555549 	.word	0x55555549
 800ca2c:	3fc55555 	.word	0x3fc55555
 800ca30:	3fe00000 	.word	0x3fe00000
 800ca34:	5acfd57c 	.word	0x5acfd57c
 800ca38:	3de5d93a 	.word	0x3de5d93a
 800ca3c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ca40:	3e5ae5e6 	.word	0x3e5ae5e6
 800ca44:	57b1fe7d 	.word	0x57b1fe7d
 800ca48:	3ec71de3 	.word	0x3ec71de3
 800ca4c:	19c161d5 	.word	0x19c161d5
 800ca50:	3f2a01a0 	.word	0x3f2a01a0
 800ca54:	1110f8a6 	.word	0x1110f8a6
 800ca58:	3f811111 	.word	0x3f811111

0800ca5c <fabs>:
 800ca5c:	ec53 2b10 	vmov	r2, r3, d0
 800ca60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca64:	ec43 2b10 	vmov	d0, r2, r3
 800ca68:	4770      	bx	lr
 800ca6a:	0000      	movs	r0, r0
 800ca6c:	0000      	movs	r0, r0
	...

0800ca70 <floor>:
 800ca70:	ec51 0b10 	vmov	r0, r1, d0
 800ca74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca78:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ca7c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ca80:	2e13      	cmp	r6, #19
 800ca82:	ee10 8a10 	vmov	r8, s0
 800ca86:	460c      	mov	r4, r1
 800ca88:	ee10 5a10 	vmov	r5, s0
 800ca8c:	dc35      	bgt.n	800cafa <floor+0x8a>
 800ca8e:	2e00      	cmp	r6, #0
 800ca90:	da17      	bge.n	800cac2 <floor+0x52>
 800ca92:	a335      	add	r3, pc, #212	; (adr r3, 800cb68 <floor+0xf8>)
 800ca94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca98:	f7f3 fc58 	bl	800034c <__adddf3>
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	2300      	movs	r3, #0
 800caa0:	f7f4 f896 	bl	8000bd0 <__aeabi_dcmpgt>
 800caa4:	b150      	cbz	r0, 800cabc <floor+0x4c>
 800caa6:	2c00      	cmp	r4, #0
 800caa8:	da5a      	bge.n	800cb60 <floor+0xf0>
 800caaa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800caae:	ea53 0308 	orrs.w	r3, r3, r8
 800cab2:	4b2f      	ldr	r3, [pc, #188]	; (800cb70 <floor+0x100>)
 800cab4:	f04f 0500 	mov.w	r5, #0
 800cab8:	bf18      	it	ne
 800caba:	461c      	movne	r4, r3
 800cabc:	4621      	mov	r1, r4
 800cabe:	4628      	mov	r0, r5
 800cac0:	e025      	b.n	800cb0e <floor+0x9e>
 800cac2:	4f2c      	ldr	r7, [pc, #176]	; (800cb74 <floor+0x104>)
 800cac4:	4137      	asrs	r7, r6
 800cac6:	ea01 0307 	and.w	r3, r1, r7
 800caca:	4303      	orrs	r3, r0
 800cacc:	d01f      	beq.n	800cb0e <floor+0x9e>
 800cace:	a326      	add	r3, pc, #152	; (adr r3, 800cb68 <floor+0xf8>)
 800cad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad4:	f7f3 fc3a 	bl	800034c <__adddf3>
 800cad8:	2200      	movs	r2, #0
 800cada:	2300      	movs	r3, #0
 800cadc:	f7f4 f878 	bl	8000bd0 <__aeabi_dcmpgt>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	d0eb      	beq.n	800cabc <floor+0x4c>
 800cae4:	2c00      	cmp	r4, #0
 800cae6:	bfbe      	ittt	lt
 800cae8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800caec:	fa43 f606 	asrlt.w	r6, r3, r6
 800caf0:	19a4      	addlt	r4, r4, r6
 800caf2:	ea24 0407 	bic.w	r4, r4, r7
 800caf6:	2500      	movs	r5, #0
 800caf8:	e7e0      	b.n	800cabc <floor+0x4c>
 800cafa:	2e33      	cmp	r6, #51	; 0x33
 800cafc:	dd0b      	ble.n	800cb16 <floor+0xa6>
 800cafe:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cb02:	d104      	bne.n	800cb0e <floor+0x9e>
 800cb04:	ee10 2a10 	vmov	r2, s0
 800cb08:	460b      	mov	r3, r1
 800cb0a:	f7f3 fc1f 	bl	800034c <__adddf3>
 800cb0e:	ec41 0b10 	vmov	d0, r0, r1
 800cb12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb16:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cb1a:	f04f 33ff 	mov.w	r3, #4294967295
 800cb1e:	fa23 f707 	lsr.w	r7, r3, r7
 800cb22:	4238      	tst	r0, r7
 800cb24:	d0f3      	beq.n	800cb0e <floor+0x9e>
 800cb26:	a310      	add	r3, pc, #64	; (adr r3, 800cb68 <floor+0xf8>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	f7f3 fc0e 	bl	800034c <__adddf3>
 800cb30:	2200      	movs	r2, #0
 800cb32:	2300      	movs	r3, #0
 800cb34:	f7f4 f84c 	bl	8000bd0 <__aeabi_dcmpgt>
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	d0bf      	beq.n	800cabc <floor+0x4c>
 800cb3c:	2c00      	cmp	r4, #0
 800cb3e:	da02      	bge.n	800cb46 <floor+0xd6>
 800cb40:	2e14      	cmp	r6, #20
 800cb42:	d103      	bne.n	800cb4c <floor+0xdc>
 800cb44:	3401      	adds	r4, #1
 800cb46:	ea25 0507 	bic.w	r5, r5, r7
 800cb4a:	e7b7      	b.n	800cabc <floor+0x4c>
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cb52:	fa03 f606 	lsl.w	r6, r3, r6
 800cb56:	4435      	add	r5, r6
 800cb58:	45a8      	cmp	r8, r5
 800cb5a:	bf88      	it	hi
 800cb5c:	18e4      	addhi	r4, r4, r3
 800cb5e:	e7f2      	b.n	800cb46 <floor+0xd6>
 800cb60:	2500      	movs	r5, #0
 800cb62:	462c      	mov	r4, r5
 800cb64:	e7aa      	b.n	800cabc <floor+0x4c>
 800cb66:	bf00      	nop
 800cb68:	8800759c 	.word	0x8800759c
 800cb6c:	7e37e43c 	.word	0x7e37e43c
 800cb70:	bff00000 	.word	0xbff00000
 800cb74:	000fffff 	.word	0x000fffff

0800cb78 <matherr>:
 800cb78:	2000      	movs	r0, #0
 800cb7a:	4770      	bx	lr
 800cb7c:	0000      	movs	r0, r0
	...

0800cb80 <scalbn>:
 800cb80:	b570      	push	{r4, r5, r6, lr}
 800cb82:	ec55 4b10 	vmov	r4, r5, d0
 800cb86:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cb8a:	4606      	mov	r6, r0
 800cb8c:	462b      	mov	r3, r5
 800cb8e:	b9b2      	cbnz	r2, 800cbbe <scalbn+0x3e>
 800cb90:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cb94:	4323      	orrs	r3, r4
 800cb96:	d03c      	beq.n	800cc12 <scalbn+0x92>
 800cb98:	2200      	movs	r2, #0
 800cb9a:	4b33      	ldr	r3, [pc, #204]	; (800cc68 <scalbn+0xe8>)
 800cb9c:	4629      	mov	r1, r5
 800cb9e:	ee10 0a10 	vmov	r0, s0
 800cba2:	f7f3 fd85 	bl	80006b0 <__aeabi_dmul>
 800cba6:	4a31      	ldr	r2, [pc, #196]	; (800cc6c <scalbn+0xec>)
 800cba8:	4296      	cmp	r6, r2
 800cbaa:	4604      	mov	r4, r0
 800cbac:	460d      	mov	r5, r1
 800cbae:	460b      	mov	r3, r1
 800cbb0:	da13      	bge.n	800cbda <scalbn+0x5a>
 800cbb2:	a329      	add	r3, pc, #164	; (adr r3, 800cc58 <scalbn+0xd8>)
 800cbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb8:	f7f3 fd7a 	bl	80006b0 <__aeabi_dmul>
 800cbbc:	e00a      	b.n	800cbd4 <scalbn+0x54>
 800cbbe:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cbc2:	428a      	cmp	r2, r1
 800cbc4:	d10c      	bne.n	800cbe0 <scalbn+0x60>
 800cbc6:	ee10 2a10 	vmov	r2, s0
 800cbca:	462b      	mov	r3, r5
 800cbcc:	4620      	mov	r0, r4
 800cbce:	4629      	mov	r1, r5
 800cbd0:	f7f3 fbbc 	bl	800034c <__adddf3>
 800cbd4:	4604      	mov	r4, r0
 800cbd6:	460d      	mov	r5, r1
 800cbd8:	e01b      	b.n	800cc12 <scalbn+0x92>
 800cbda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cbde:	3a36      	subs	r2, #54	; 0x36
 800cbe0:	4432      	add	r2, r6
 800cbe2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cbe6:	428a      	cmp	r2, r1
 800cbe8:	dd0b      	ble.n	800cc02 <scalbn+0x82>
 800cbea:	ec45 4b11 	vmov	d1, r4, r5
 800cbee:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800cc60 <scalbn+0xe0>
 800cbf2:	f000 f83f 	bl	800cc74 <copysign>
 800cbf6:	a31a      	add	r3, pc, #104	; (adr r3, 800cc60 <scalbn+0xe0>)
 800cbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbfc:	ec51 0b10 	vmov	r0, r1, d0
 800cc00:	e7da      	b.n	800cbb8 <scalbn+0x38>
 800cc02:	2a00      	cmp	r2, #0
 800cc04:	dd08      	ble.n	800cc18 <scalbn+0x98>
 800cc06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc0a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc0e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc12:	ec45 4b10 	vmov	d0, r4, r5
 800cc16:	bd70      	pop	{r4, r5, r6, pc}
 800cc18:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cc1c:	da0d      	bge.n	800cc3a <scalbn+0xba>
 800cc1e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cc22:	429e      	cmp	r6, r3
 800cc24:	ec45 4b11 	vmov	d1, r4, r5
 800cc28:	dce1      	bgt.n	800cbee <scalbn+0x6e>
 800cc2a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800cc58 <scalbn+0xd8>
 800cc2e:	f000 f821 	bl	800cc74 <copysign>
 800cc32:	a309      	add	r3, pc, #36	; (adr r3, 800cc58 <scalbn+0xd8>)
 800cc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc38:	e7e0      	b.n	800cbfc <scalbn+0x7c>
 800cc3a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc3e:	3236      	adds	r2, #54	; 0x36
 800cc40:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc48:	4620      	mov	r0, r4
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	4b08      	ldr	r3, [pc, #32]	; (800cc70 <scalbn+0xf0>)
 800cc50:	e7b2      	b.n	800cbb8 <scalbn+0x38>
 800cc52:	bf00      	nop
 800cc54:	f3af 8000 	nop.w
 800cc58:	c2f8f359 	.word	0xc2f8f359
 800cc5c:	01a56e1f 	.word	0x01a56e1f
 800cc60:	8800759c 	.word	0x8800759c
 800cc64:	7e37e43c 	.word	0x7e37e43c
 800cc68:	43500000 	.word	0x43500000
 800cc6c:	ffff3cb0 	.word	0xffff3cb0
 800cc70:	3c900000 	.word	0x3c900000

0800cc74 <copysign>:
 800cc74:	ec53 2b10 	vmov	r2, r3, d0
 800cc78:	ee11 0a90 	vmov	r0, s3
 800cc7c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cc80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800cc84:	ea41 0300 	orr.w	r3, r1, r0
 800cc88:	ec43 2b10 	vmov	d0, r2, r3
 800cc8c:	4770      	bx	lr
	...

0800cc90 <_init>:
 800cc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc92:	bf00      	nop
 800cc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc96:	bc08      	pop	{r3}
 800cc98:	469e      	mov	lr, r3
 800cc9a:	4770      	bx	lr

0800cc9c <_fini>:
 800cc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc9e:	bf00      	nop
 800cca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cca2:	bc08      	pop	{r3}
 800cca4:	469e      	mov	lr, r3
 800cca6:	4770      	bx	lr
