---
title: "AXI Day-2"
date: "2025-09-05"
thumbnail: "../../../assets/img/CPU/AXI_1/axi.png"
---

## Master Transcation FSM - AR Channel
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 094411.png>)

### AXI_Lite_Master.sv
```verilog
`timescale 1ns / 1ps

module AXI4_Lite_Master (
    //Global Signals
    input  logic        ACLK,
    input  logic        ARESETn,
    // WRITE Transaction, AW Channel
    output logic [ 3:0] AWADDR,
    output logic        AWVALID,
    input  logic        AWREADY,
    // WRITE Transaction, W Channel
    output logic [31:0] WDATA,
    output logic        WVALID,
    input  logic        WREADY,
    // WRITE Transaction, B Channel
    input  logic [ 1:0] BRESP,
    input  logic        BVALID,
    output logic        BREADY,
    // READ Transaction, AR Channel
    output logic [ 3:0] ARADDR,
    output logic        ARVALID,
    input  logic        ARREADY,
    // READ Transaction, R Channel
    input  logic [31:0] RDATA,
    input  logic        RVALID,
    output logic        RREADY,
    input  logic [ 1:0] RRESP,
    // internal signals
    input  logic [ 3:0] addr,
    input  logic        write,
    input  logic [31:0] wdata,
    output logic [31:0] rdata,
    input  logic        transfer,
    output logic        ready

);
    logic w_ready, r_ready;
    assign ready = w_ready | r_ready;

    // WRITE Transaction, AW Channel transfer
    typedef enum {
        AW_IDLE,
        AW_VALID
    } aw_state_e;

    aw_state_e aw_state, aw_state_next;
    logic [3:0] temp_awaddr_reg, temp_awaddr_next;  // 주소 저장

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            aw_state        <= AW_IDLE;
            temp_awaddr_reg <= 0;
        end else begin
            aw_state        <= aw_state_next;
            temp_awaddr_reg <= temp_awaddr_next;
        end
    end

    always_comb begin
        aw_state_next    = aw_state;
        AWVALID          = 1'b0;
        AWADDR           = temp_awaddr_reg;
        temp_awaddr_next = temp_awaddr_reg;
        case (aw_state)
            AW_IDLE: begin
                AWVALID = 1'b0;
                if (transfer & write) begin
                    aw_state_next    = AW_VALID;
                    temp_awaddr_next = addr;
                end
            end
            AW_VALID: begin
                AWVALID = 1'b1;
                AWADDR  = temp_awaddr_reg;
                if (AWREADY) begin
                    aw_state_next = AW_IDLE; // Ready가 들어오면 IDLE로 넘어간다
                end
            end
        endcase
    end

    // WRITE Transaction, W Channel transfer
    typedef enum {
        W_IDLE,
        W_VALID
    } w_state_e;

    w_state_e w_state, w_state_next;
    logic [31:0] temp_wdata_reg, temp_wdata_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            w_state        <= W_IDLE;
            temp_wdata_reg <= 0;
        end else begin
            w_state        <= w_state_next;
            temp_wdata_reg <= temp_wdata_next;
        end
    end

    always_comb begin
        w_state_next    = w_state;
        WVALID          = 1'b0;
        WDATA           = temp_wdata_reg;
        temp_wdata_next = temp_wdata_reg;
        case (w_state)
            W_IDLE: begin
                WVALID = 1'b0;
                if (transfer & write) begin
                    w_state_next    = W_VALID;
                    temp_wdata_next = wdata;
                end
            end
            W_VALID: begin
                WVALID = 1'b1;
                WDATA  = temp_wdata_reg;
                if (WREADY) begin
                    w_state_next = W_IDLE;
                end
            end
        endcase
    end

    // WRITE Transaction, B Channel transfer
    typedef enum {
        B_IDLE,
        B_READY
    } b_state_e;

    b_state_e b_state, b_state_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            b_state <= B_IDLE;
        end else begin
            b_state <= b_state_next;
        end
    end

    always_comb begin
        b_state_next = b_state;
        BREADY       = 1'b0;
        w_ready      = 1'b0;
        case (b_state)
            B_IDLE: begin
                BREADY  = 1'b0;
                w_ready = 1'b0;
                if (WVALID) begin
                    b_state_next = B_READY;
                end
            end
            B_READY: begin
                BREADY = 1'b1;
                if (BVALID) begin
                    b_state_next = B_IDLE;
                    w_ready = 1'b1;
                end
            end
        endcase
    end

    // READ Transaction, AR Channel transfer
    typedef enum {
        AR_IDLE,
        AR_VALID
    } ar_state_e;

    ar_state_e ar_state, ar_state_next;
    logic [3:0] temp_araddr_reg, temp_araddr_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            ar_state        <= AR_IDLE;
            temp_araddr_reg <= 0;
        end else begin
            ar_state        <= ar_state_next;
            temp_araddr_reg <= temp_araddr_next;
        end
    end

    always_comb begin
        ar_state_next    = ar_state;
        ARVALID          = 1'b0;
        ARADDR           = temp_araddr_reg;
        temp_araddr_next = temp_araddr_reg;
        case (ar_state)
            AR_IDLE: begin
                ARVALID = 1'b0;
                if (transfer & !write) begin
                    ar_state_next    = AR_VALID;
                    temp_araddr_next = addr;
                end
            end
            AR_VALID: begin
                ARVALID = 1'b1;
                ARADDR  = temp_araddr_reg;
                if (ARREADY) begin
                    ar_state_next = AR_IDLE;
                end
            end
        endcase
    end

    // READ Transaction, R Channel transfer
    typedef enum {
        R_IDLE,
        R_READY
    } r_state_e;

    r_state_e r_state, r_state_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            r_state <= R_IDLE;
        end else begin
            r_state <= r_state_next;
        end
    end

    always_comb begin
        r_state_next = r_state;
        RREADY       = 1'b0;
        r_ready      = 1'b0;
        case (r_state)
            R_IDLE: begin
                RREADY = 1'b0;
                if (ARVALID) begin // 주소를 받으면 넘어감
                    r_state_next = R_READY;
                end
            end
            R_READY: begin
                RREADY = 1'b1;
                if (RVALID) begin
                    rdata        = RDATA;
                    r_ready      = 1'b1;
                    r_state_next = R_IDLE;
                end
            end
        endcase
    end
endmodule
```

### AXI4_Lite_Slave.sv
```verilog
`timescale 1ns / 1ps

module AXI4_Lite_Slave (
    //Global Signals
    input  logic        ACLK,
    input  logic        ARESETn,
    // WRITE Transaction, AW Channel
    input  logic [ 3:0] AWADDR,
    input  logic        AWVALID,
    output logic        AWREADY,
    // WRITE Transaction, W Channel
    input  logic [31:0] WDATA,
    input  logic        WVALID,
    output logic        WREADY,
    // WRITE Transaction, B Channel
    output logic [ 1:0] BRESP,
    output logic        BVALID,
    input  logic        BREADY,
    // READ Transaction, AR Channel
    input  logic [ 3:0] ARADDR,
    input  logic        ARVALID,
    output logic        ARREADY,
    // READ Transaction, R Channel
    output logic [31:0] RDATA,
    output logic        RVALID,
    input  logic        RREADY,
    output logic [ 1:0] RRESP
);

    logic [31:0] slv_reg0, slv_reg1, slv_reg2, slv_reg3;

    // WRITE Transaction, AW Channel transfer
    typedef enum {
        AW_IDLE,
        AW_READY
    } aw_state_e;

    aw_state_e aw_state, aw_state_next;
    logic [3:0] temp_awaddr_reg, temp_awaddr_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            aw_state        <= AW_IDLE;
            temp_awaddr_reg <= 0;
        end else begin
            aw_state        <= aw_state_next;
            temp_awaddr_reg <= temp_awaddr_next;
        end
    end

    always_comb begin
        aw_state_next    = aw_state;
        AWREADY          = 1'b0;
        temp_awaddr_next = temp_awaddr_reg;
        case (aw_state)
            AW_IDLE: begin
                AWREADY = 1'b0;
                if (AWVALID) begin
                    aw_state_next    = AW_READY;
                    temp_awaddr_next = AWADDR;
                end
            end
            AW_READY: begin
                AWREADY = 1'b1;
                temp_awaddr_next = AWADDR;
                aw_state_next = AW_IDLE;
            end
        endcase
    end

    // WRITE Transaction, W Channel transfer
    typedef enum {
        W_IDLE,
        W_READY
    } w_state_e;

    w_state_e w_state, w_state_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            w_state <= W_IDLE;
        end else begin
            w_state <= w_state_next;
        end
    end

    always_comb begin
        w_state_next = w_state;
        WREADY       = 1'b0;
        case (w_state)
            W_IDLE: begin
                WREADY = 1'b0;
                if (AWVALID) begin
                    w_state_next = W_READY;
                end
            end
            W_READY: begin
                if (WVALID) begin
                    w_state_next = W_IDLE;
                    WREADY = 1'b1;
                    case (temp_awaddr_reg[3:2])
                        2'b00: slv_reg0 = WDATA;
                        2'b01: slv_reg1 = WDATA;
                        2'b10: slv_reg2 = WDATA;
                        2'b11: slv_reg3 = WDATA;
                    endcase
                end

            end
        endcase
    end

    // WRITE Transaction, B Channel transfer
    typedef enum {
        B_IDLE,
        B_VALID
    } b_state_e;

    b_state_e b_state, b_state_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            b_state <= B_IDLE;
        end else begin
            b_state <= b_state_next;
        end
    end

    always_comb begin
        b_state_next = b_state;
        BVALID       = 1'b0;
        BRESP        = 2'b00;
        case (b_state)
            B_IDLE: begin
                BVALID = 1'b0;
                if (WVALID & WREADY) begin
                    b_state_next = B_VALID;
                end
            end
            B_VALID: begin
                BVALID       = 1'b1;
                BRESP        = 2'b00;
                b_state_next = B_IDLE;
            end
        endcase
    end

    // READ Transaction, AR Channel transfer
    typedef enum {
        AR_IDLE,
        AR_READY
    } ar_state_e;

    ar_state_e ar_state, ar_state_next;
    logic [3:0] temp_araddr_reg, temp_araddr_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            ar_state        <= AR_IDLE;
            temp_araddr_reg <= 0;
        end else begin
            ar_state        <= ar_state_next;
            temp_araddr_reg <= temp_araddr_next;
        end
    end

    always_comb begin
        ar_state_next    = ar_state;
        ARREADY          = 1'b0;
        temp_araddr_next = temp_araddr_reg;
        case (ar_state)
            AR_IDLE: begin
                ARREADY = 1'b0;
                if (ARVALID) begin
                    ar_state_next    = AR_READY;
                    temp_araddr_next = ARADDR;
                end
            end
            AR_READY: begin
                ARREADY = 1'b1;
                temp_araddr_next = ARADDR;
                ar_state_next = AR_IDLE;
            end
        endcase
    end

    // READ Transaction, R Channel transfer
    typedef enum {
        R_IDLE,
        R_VALID
    } r_state_e;

    r_state_e r_state, r_state_next;

    always_ff @(posedge ACLK, negedge ARESETn) begin
        if (!ARESETn) begin
            r_state <= R_IDLE;
        end else begin
            r_state <= r_state_next;
        end
    end

    always_comb begin
        r_state_next = r_state;
        RVALID       = 1'b0;
        RRESP        = 2'b00;
        case (r_state)
            R_IDLE: begin
                RVALID = 1'b0;
                if (ARVALID) begin
                    r_state_next = R_VALID;
                end
            end
            R_VALID: begin
                r_state_next = R_IDLE;
                RVALID       = 1'b1;
                RRESP        = 2'b00;
                case (temp_araddr_reg[3:2])
                    2'b00: RDATA = slv_reg0;
                    2'b01: RDATA = slv_reg1;
                    2'b10: RDATA = slv_reg2;
                    2'b11: RDATA = slv_reg3;
                endcase
            end
        endcase
    end
endmodule
```


### tb_AXI4_Lite.sv
```verilog
`timescale 1ns / 1ps

module tb_AXI4_Lite ();

    //Global Signals
    logic        ACLK;
    logic        ARESETn;
    // WRITE Transaction, AW Channel
    logic [ 3:0] AWADDR;
    logic        AWVALID;
    logic        AWREADY;
    // WRITE Transaction, W Channel
    logic [31:0] WDATA;
    logic        WVALID;
    logic        WREADY;
    // WRITE Transaction, B Channel
    logic [ 1:0] BRESP;
    logic        BVALID;
    logic        BREADY;
    // READ Transaction, AR Channel
    logic [ 3:0] ARADDR;
    logic        ARVALID;
    logic        ARREADY;
    // READ Transaction, R Channel
    logic [31:0] RDATA;
    logic        RVALID;
    logic        RREADY;
    logic [ 1:0] RRESP;
    // internal signals
    logic [ 3:0] addr;
    logic        write;
    logic [31:0] wdata;
    logic [31:0] rdata;
    logic        transfer;
    logic        ready;


    AXI4_Lite_Master dut_master (.*);
    AXI4_Lite_Slave dut_slave (.*);

    always #5 ACLK = ~ACLK;

    initial begin
        ACLK = 1'b1;
        ARESETn = 1'b0;
        #10;
        ARESETn = 1'b1;
    end

    task axi_write(input logic [3:0] axi_addr, input logic [31:0] axi_wdata);
        @(posedge ACLK);
        addr = axi_addr;
        write = 1'b1;
        wdata = axi_wdata;
        transfer = 1'b1;
        @(posedge ACLK);
        transfer = 0;
        wait (ready);
    endtask

    task axi_read(input logic [3:0] axi_addr);
        @(posedge ACLK);
        addr = axi_addr;
        write = 1'b0;
        wdata = 0;
        transfer = 1'b1;
        @(posedge ACLK);
        transfer = 0;
        wait (ready);
    endtask

    initial begin
        repeat (3) @(posedge ACLK);
        axi_write(4'h0, 1);
        axi_write(4'h4, 2);
        axi_write(4'h8, 3);
        axi_write(4'hc, 4);
        axi_read(4'h0);
        axi_read(4'h4);
        axi_read(4'h8);
        axi_read(4'hc);
        #20 $finish;
    end
endmodule
```

### simulation 
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 102857.png>)

![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 103154.png>)



## AXI4_Lite IP
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 112707.png>)



# AXI FND
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 123728.png>)

# AXI GPIO
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 140908.png>)

## 버그수정 -> wildcard써주기
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 142931.png>)

### Create Block Design
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 143137.png>)

버튼 + 눌러서 Add IP
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 143256.png>)

해당 CPU 선택
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 143342.png>)

설정 Run Block Automation
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 143728.png>)

![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 143852.png>)

Clk Wiz 설정
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 143949.png>)

Run Connection Automation
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144258.png>)

결과
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144340.png>)

UART +
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144425.png>)

AIX 생성
[text](0905_AXI_2.md) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144521.png>) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144532.png>)


GPIO, FND 불러오기
[text](0905_AXI_2.md) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144614.png>) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144624.png>)

만약 안되면?
[text](0905_AXI_2.md) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144634.png>) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144724.png>)
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144809.png>)


추가 후
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 144921.png>)

연결 결과
![alt text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 145000.png>)

make external
[text](0905_AXI_2.md) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 150637.png>) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 150654.png>)

이름 수정 가능
[text](0905_AXI_2.md) ![text](<../../../assets/img/CPU/AXI_2/스크린샷 2025-09-05 150818.png>)

결과 테스트
![alt text](<../../../assets/img/CPU/AXI_2/화면 캡처 2025-09-05 151148.png>)