INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sources_1/new/ram_citire_sincron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_citire_sincron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
