Task "Create Project" successful.
Generated logfile: 
Generating Xilinx Vivado with IP Integrator project: <a href="matlab:downstream.tool.openTargetTool('D:\Installations\Xilinx\Vivado\2018.2\bin\vivado vivado_prj.xpr &','hdl_prj\vivado_ip_prj\vivado_prj.xpr',0);">hdl_prj\vivado_ip_prj\vivado_prj.xpr</a>
****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vivado_create_prj.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Installations/Xilinx/Vivado/2018.2/data/ip'.
INFO: [BD_TCL-3] Currently there is no design <system_top> in project, so creating one...
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [BD_TCL-4] Making design <system_top> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "system_top".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:processing_system7:5.5  .
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 479.477 ; gain = 153.832
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 536.770 ; gain = 57.293
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <system_top> may result in errors during validation.
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:44:49 2019...

Elapsed time is 32.5012 seconds.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vivado_insert_ip.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Installations/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-949] Unzipped './ipcore/led_count_ip_v1_0.zip' into repository 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/ipcore'
Adding cell -- xilinx.com:ip:xlconstant:1.1 - const_intr_concat_gnd
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - core_clkwiz
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_100m_rstgen
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_core_rstgen
Adding cell -- xilinx.com:ip:processing_system7:5.5 - sys_cpu
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Successfully read diagram <system_top> from BD file <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
VHDL Output written to : D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/synth/system_top.vhd
VHDL Output written to : D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/sim/system_top.vhd
VHDL Output written to : D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.129 ; gain = 302.469
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:45:13 2019...

Elapsed time is 24.0009 seconds.


