
EncoderTest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004204  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800449c  0800449c  0001449c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044ac  080044ac  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  080044ac  080044ac  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044ac  080044ac  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044ac  080044ac  000144ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044b0  080044b0  000144b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  080044b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  080044c4  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08004524  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000061c  240000d0  08004584  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  240006ec  08004584  000206ec  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013491  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000231a  00000000  00000000  0003358f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d48  00000000  00000000  000358b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000c50  00000000  00000000  000365f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00039d05  00000000  00000000  00037248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000fa9c  00000000  00000000  00070f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0017f61b  00000000  00000000  000809e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00200004  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003710  00000000  00000000  00200054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004484 	.word	0x08004484

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08004484 	.word	0x08004484

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	; (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	; (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	; (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	; (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	; (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	; (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	; (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
#ifdef DEBUG
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET));
 800040a:	bf00      	nop
 800040c:	4b1d      	ldr	r3, [pc, #116]	; (8000484 <main+0x80>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000414:	2b00      	cmp	r3, #0
 8000416:	d1f9      	bne.n	800040c <main+0x8>
#endif
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000418:	f000 fb58 	bl	8000acc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800041c:	f000 f834 	bl	8000488 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000420:	4b18      	ldr	r3, [pc, #96]	; (8000484 <main+0x80>)
 8000422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000426:	4a17      	ldr	r2, [pc, #92]	; (8000484 <main+0x80>)
 8000428:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800042c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000430:	4b14      	ldr	r3, [pc, #80]	; (8000484 <main+0x80>)
 8000432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800043a:	603b      	str	r3, [r7, #0]
 800043c:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800043e:	2000      	movs	r0, #0
 8000440:	f001 fad2 	bl	80019e8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000444:	2100      	movs	r1, #0
 8000446:	2000      	movs	r0, #0
 8000448:	f001 fae8 	bl	8001a1c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800044c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000450:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000452:	bf00      	nop
 8000454:	4b0b      	ldr	r3, [pc, #44]	; (8000484 <main+0x80>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800045c:	2b00      	cmp	r3, #0
 800045e:	d104      	bne.n	800046a <main+0x66>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	1e5a      	subs	r2, r3, #1
 8000464:	607a      	str	r2, [r7, #4]
 8000466:	2b00      	cmp	r3, #0
 8000468:	dcf4      	bgt.n	8000454 <main+0x50>
if ( timeout < 0 )
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	2b00      	cmp	r3, #0
 800046e:	da01      	bge.n	8000474 <main+0x70>
{
Error_Handler();
 8000470:	f000 f962 	bl	8000738 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000474:	f000 f90a 	bl	800068c <MX_GPIO_Init>
  MX_ETH_Init();
 8000478:	f000 f88a 	bl	8000590 <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 800047c:	f000 f8d4 	bl	8000628 <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000480:	e7fe      	b.n	8000480 <main+0x7c>
 8000482:	bf00      	nop
 8000484:	58024400 	.word	0x58024400

08000488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b09c      	sub	sp, #112	; 0x70
 800048c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800048e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000492:	224c      	movs	r2, #76	; 0x4c
 8000494:	2100      	movs	r1, #0
 8000496:	4618      	mov	r0, r3
 8000498:	f003 ffec 	bl	8004474 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	2220      	movs	r2, #32
 80004a0:	2100      	movs	r1, #0
 80004a2:	4618      	mov	r0, r3
 80004a4:	f003 ffe6 	bl	8004474 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80004a8:	2004      	movs	r0, #4
 80004aa:	f001 fc13 	bl	8001cd4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80004ae:	2300      	movs	r3, #0
 80004b0:	603b      	str	r3, [r7, #0]
 80004b2:	4b34      	ldr	r3, [pc, #208]	; (8000584 <SystemClock_Config+0xfc>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	4a33      	ldr	r2, [pc, #204]	; (8000584 <SystemClock_Config+0xfc>)
 80004b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004bc:	6193      	str	r3, [r2, #24]
 80004be:	4b31      	ldr	r3, [pc, #196]	; (8000584 <SystemClock_Config+0xfc>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	4b2f      	ldr	r3, [pc, #188]	; (8000588 <SystemClock_Config+0x100>)
 80004ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004cc:	4a2e      	ldr	r2, [pc, #184]	; (8000588 <SystemClock_Config+0x100>)
 80004ce:	f043 0301 	orr.w	r3, r3, #1
 80004d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80004d4:	4b2c      	ldr	r3, [pc, #176]	; (8000588 <SystemClock_Config+0x100>)
 80004d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004d8:	f003 0301 	and.w	r3, r3, #1
 80004dc:	603b      	str	r3, [r7, #0]
 80004de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004e0:	bf00      	nop
 80004e2:	4b28      	ldr	r3, [pc, #160]	; (8000584 <SystemClock_Config+0xfc>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80004ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004ee:	d1f8      	bne.n	80004e2 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80004f0:	4b26      	ldr	r3, [pc, #152]	; (800058c <SystemClock_Config+0x104>)
 80004f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004f4:	f023 0303 	bic.w	r3, r3, #3
 80004f8:	4a24      	ldr	r2, [pc, #144]	; (800058c <SystemClock_Config+0x104>)
 80004fa:	f043 0302 	orr.w	r3, r3, #2
 80004fe:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000500:	2301      	movs	r3, #1
 8000502:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000504:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000508:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800050a:	2302      	movs	r3, #2
 800050c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800050e:	2302      	movs	r3, #2
 8000510:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000512:	2301      	movs	r3, #1
 8000514:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000516:	2378      	movs	r3, #120	; 0x78
 8000518:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800051e:	2302      	movs	r3, #2
 8000520:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000522:	2302      	movs	r3, #2
 8000524:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000526:	230c      	movs	r3, #12
 8000528:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800052a:	2300      	movs	r3, #0
 800052c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000536:	4618      	mov	r0, r3
 8000538:	f001 fc36 	bl	8001da8 <HAL_RCC_OscConfig>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000542:	f000 f8f9 	bl	8000738 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000546:	233f      	movs	r3, #63	; 0x3f
 8000548:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800054a:	2303      	movs	r3, #3
 800054c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800054e:	2300      	movs	r3, #0
 8000550:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000552:	2308      	movs	r3, #8
 8000554:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000556:	2340      	movs	r3, #64	; 0x40
 8000558:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800055a:	2340      	movs	r3, #64	; 0x40
 800055c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800055e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000562:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000564:	2340      	movs	r3, #64	; 0x40
 8000566:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	2104      	movs	r1, #4
 800056c:	4618      	mov	r0, r3
 800056e:	f002 f849 	bl	8002604 <HAL_RCC_ClockConfig>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000578:	f000 f8de 	bl	8000738 <Error_Handler>
  }
}
 800057c:	bf00      	nop
 800057e:	3770      	adds	r7, #112	; 0x70
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	58024800 	.word	0x58024800
 8000588:	58000400 	.word	0x58000400
 800058c:	58024400 	.word	0x58024400

08000590 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000594:	4b1e      	ldr	r3, [pc, #120]	; (8000610 <MX_ETH_Init+0x80>)
 8000596:	4a1f      	ldr	r2, [pc, #124]	; (8000614 <MX_ETH_Init+0x84>)
 8000598:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800059a:	4b1f      	ldr	r3, [pc, #124]	; (8000618 <MX_ETH_Init+0x88>)
 800059c:	2200      	movs	r2, #0
 800059e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80005a0:	4b1d      	ldr	r3, [pc, #116]	; (8000618 <MX_ETH_Init+0x88>)
 80005a2:	2280      	movs	r2, #128	; 0x80
 80005a4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80005a6:	4b1c      	ldr	r3, [pc, #112]	; (8000618 <MX_ETH_Init+0x88>)
 80005a8:	22e1      	movs	r2, #225	; 0xe1
 80005aa:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80005ac:	4b1a      	ldr	r3, [pc, #104]	; (8000618 <MX_ETH_Init+0x88>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80005b2:	4b19      	ldr	r3, [pc, #100]	; (8000618 <MX_ETH_Init+0x88>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80005b8:	4b17      	ldr	r3, [pc, #92]	; (8000618 <MX_ETH_Init+0x88>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80005be:	4b14      	ldr	r3, [pc, #80]	; (8000610 <MX_ETH_Init+0x80>)
 80005c0:	4a15      	ldr	r2, [pc, #84]	; (8000618 <MX_ETH_Init+0x88>)
 80005c2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80005c4:	4b12      	ldr	r3, [pc, #72]	; (8000610 <MX_ETH_Init+0x80>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <MX_ETH_Init+0x80>)
 80005cc:	4a13      	ldr	r2, [pc, #76]	; (800061c <MX_ETH_Init+0x8c>)
 80005ce:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80005d0:	4b0f      	ldr	r3, [pc, #60]	; (8000610 <MX_ETH_Init+0x80>)
 80005d2:	4a13      	ldr	r2, [pc, #76]	; (8000620 <MX_ETH_Init+0x90>)
 80005d4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80005d6:	4b0e      	ldr	r3, [pc, #56]	; (8000610 <MX_ETH_Init+0x80>)
 80005d8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80005dc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80005de:	480c      	ldr	r0, [pc, #48]	; (8000610 <MX_ETH_Init+0x80>)
 80005e0:	f000 fc2e 	bl	8000e40 <HAL_ETH_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80005ea:	f000 f8a5 	bl	8000738 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80005ee:	2238      	movs	r2, #56	; 0x38
 80005f0:	2100      	movs	r1, #0
 80005f2:	480c      	ldr	r0, [pc, #48]	; (8000624 <MX_ETH_Init+0x94>)
 80005f4:	f003 ff3e 	bl	8004474 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80005f8:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <MX_ETH_Init+0x94>)
 80005fa:	2221      	movs	r2, #33	; 0x21
 80005fc:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80005fe:	4b09      	ldr	r3, [pc, #36]	; (8000624 <MX_ETH_Init+0x94>)
 8000600:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000604:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000606:	4b07      	ldr	r3, [pc, #28]	; (8000624 <MX_ETH_Init+0x94>)
 8000608:	2200      	movs	r2, #0
 800060a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}
 8000610:	24000124 	.word	0x24000124
 8000614:	40028000 	.word	0x40028000
 8000618:	240006e0 	.word	0x240006e0
 800061c:	24000070 	.word	0x24000070
 8000620:	24000010 	.word	0x24000010
 8000624:	240000ec 	.word	0x240000ec

08000628 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800062c:	4b15      	ldr	r3, [pc, #84]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800062e:	4a16      	ldr	r2, [pc, #88]	; (8000688 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000630:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000634:	2209      	movs	r2, #9
 8000636:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000638:	4b12      	ldr	r3, [pc, #72]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800063a:	2202      	movs	r2, #2
 800063c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000644:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000646:	2202      	movs	r2, #2
 8000648:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800064c:	2200      	movs	r2, #0
 800064e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000652:	2200      	movs	r2, #0
 8000654:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000658:	2200      	movs	r2, #0
 800065a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800065e:	2201      	movs	r2, #1
 8000660:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000664:	2201      	movs	r2, #1
 8000666:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800066a:	2200      	movs	r2, #0
 800066c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000670:	f001 f9e8 	bl	8001a44 <HAL_PCD_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800067a:	f000 f85d 	bl	8000738 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	240001d4 	.word	0x240001d4
 8000688:	40080000 	.word	0x40080000

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b480      	push	{r7}
 800068e:	b087      	sub	sp, #28
 8000690:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b28      	ldr	r3, [pc, #160]	; (8000734 <MX_GPIO_Init+0xa8>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000698:	4a26      	ldr	r2, [pc, #152]	; (8000734 <MX_GPIO_Init+0xa8>)
 800069a:	f043 0304 	orr.w	r3, r3, #4
 800069e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006a2:	4b24      	ldr	r3, [pc, #144]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006a8:	f003 0304 	and.w	r3, r3, #4
 80006ac:	617b      	str	r3, [r7, #20]
 80006ae:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006b0:	4b20      	ldr	r3, [pc, #128]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006b6:	4a1f      	ldr	r2, [pc, #124]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006c0:	4b1c      	ldr	r3, [pc, #112]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b19      	ldr	r3, [pc, #100]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006d4:	4a17      	ldr	r2, [pc, #92]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006de:	4b15      	ldr	r3, [pc, #84]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006e4:	f003 0301 	and.w	r3, r3, #1
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ec:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006f2:	4a10      	ldr	r2, [pc, #64]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006fc:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <MX_GPIO_Init+0xa8>)
 80006fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000702:	f003 0302 	and.w	r3, r3, #2
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800070a:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <MX_GPIO_Init+0xa8>)
 800070c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000710:	4a08      	ldr	r2, [pc, #32]	; (8000734 <MX_GPIO_Init+0xa8>)
 8000712:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000716:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_GPIO_Init+0xa8>)
 800071c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000724:	607b      	str	r3, [r7, #4]
 8000726:	687b      	ldr	r3, [r7, #4]

}
 8000728:	bf00      	nop
 800072a:	371c      	adds	r7, #28
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	58024400 	.word	0x58024400

08000738 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800073c:	b672      	cpsid	i
}
 800073e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000740:	e7fe      	b.n	8000740 <Error_Handler+0x8>
	...

08000744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074a:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <HAL_MspInit+0x30>)
 800074c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000750:	4a08      	ldr	r2, [pc, #32]	; (8000774 <HAL_MspInit+0x30>)
 8000752:	f043 0302 	orr.w	r3, r3, #2
 8000756:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_MspInit+0x30>)
 800075c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000760:	f003 0302 	and.w	r3, r3, #2
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000768:	bf00      	nop
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr
 8000774:	58024400 	.word	0x58024400

08000778 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08e      	sub	sp, #56	; 0x38
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a59      	ldr	r2, [pc, #356]	; (80008fc <HAL_ETH_MspInit+0x184>)
 8000796:	4293      	cmp	r3, r2
 8000798:	f040 80ab 	bne.w	80008f2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800079c:	4b58      	ldr	r3, [pc, #352]	; (8000900 <HAL_ETH_MspInit+0x188>)
 800079e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007a2:	4a57      	ldr	r2, [pc, #348]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007a8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80007ac:	4b54      	ldr	r3, [pc, #336]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007b6:	623b      	str	r3, [r7, #32]
 80007b8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80007ba:	4b51      	ldr	r3, [pc, #324]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007c0:	4a4f      	ldr	r2, [pc, #316]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80007ca:	4b4d      	ldr	r3, [pc, #308]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007d4:	61fb      	str	r3, [r7, #28]
 80007d6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80007d8:	4b49      	ldr	r3, [pc, #292]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007de:	4a48      	ldr	r2, [pc, #288]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007e4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80007e8:	4b45      	ldr	r3, [pc, #276]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007f2:	61bb      	str	r3, [r7, #24]
 80007f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f6:	4b42      	ldr	r3, [pc, #264]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007fc:	4a40      	ldr	r2, [pc, #256]	; (8000900 <HAL_ETH_MspInit+0x188>)
 80007fe:	f043 0304 	orr.w	r3, r3, #4
 8000802:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000806:	4b3e      	ldr	r3, [pc, #248]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800080c:	f003 0304 	and.w	r3, r3, #4
 8000810:	617b      	str	r3, [r7, #20]
 8000812:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000814:	4b3a      	ldr	r3, [pc, #232]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000816:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800081a:	4a39      	ldr	r2, [pc, #228]	; (8000900 <HAL_ETH_MspInit+0x188>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000824:	4b36      	ldr	r3, [pc, #216]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	4b33      	ldr	r3, [pc, #204]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000838:	4a31      	ldr	r2, [pc, #196]	; (8000900 <HAL_ETH_MspInit+0x188>)
 800083a:	f043 0302 	orr.w	r3, r3, #2
 800083e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000842:	4b2f      	ldr	r3, [pc, #188]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000848:	f003 0302 	and.w	r3, r3, #2
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000850:	4b2b      	ldr	r3, [pc, #172]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000856:	4a2a      	ldr	r2, [pc, #168]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800085c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000860:	4b27      	ldr	r3, [pc, #156]	; (8000900 <HAL_ETH_MspInit+0x188>)
 8000862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800086e:	2332      	movs	r3, #50	; 0x32
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800087e:	230b      	movs	r3, #11
 8000880:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000882:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000886:	4619      	mov	r1, r3
 8000888:	481e      	ldr	r0, [pc, #120]	; (8000904 <HAL_ETH_MspInit+0x18c>)
 800088a:	f000 fefd 	bl	8001688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800088e:	2386      	movs	r3, #134	; 0x86
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	2302      	movs	r3, #2
 8000894:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800089e:	230b      	movs	r3, #11
 80008a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008a6:	4619      	mov	r1, r3
 80008a8:	4817      	ldr	r0, [pc, #92]	; (8000908 <HAL_ETH_MspInit+0x190>)
 80008aa:	f000 feed 	bl	8001688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b4:	2302      	movs	r3, #2
 80008b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008c0:	230b      	movs	r3, #11
 80008c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008c8:	4619      	mov	r1, r3
 80008ca:	4810      	ldr	r0, [pc, #64]	; (800090c <HAL_ETH_MspInit+0x194>)
 80008cc:	f000 fedc 	bl	8001688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80008d0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d6:	2302      	movs	r3, #2
 80008d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2300      	movs	r3, #0
 80008e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008e2:	230b      	movs	r3, #11
 80008e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ea:	4619      	mov	r1, r3
 80008ec:	4808      	ldr	r0, [pc, #32]	; (8000910 <HAL_ETH_MspInit+0x198>)
 80008ee:	f000 fecb 	bl	8001688 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80008f2:	bf00      	nop
 80008f4:	3738      	adds	r7, #56	; 0x38
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40028000 	.word	0x40028000
 8000900:	58024400 	.word	0x58024400
 8000904:	58020800 	.word	0x58020800
 8000908:	58020000 	.word	0x58020000
 800090c:	58020400 	.word	0x58020400
 8000910:	58021800 	.word	0x58021800

08000914 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b0b8      	sub	sp, #224	; 0xe0
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800092c:	f107 0310 	add.w	r3, r7, #16
 8000930:	22bc      	movs	r2, #188	; 0xbc
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f003 fd9d 	bl	8004474 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a36      	ldr	r2, [pc, #216]	; (8000a18 <HAL_PCD_MspInit+0x104>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d165      	bne.n	8000a10 <HAL_PCD_MspInit+0xfc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000944:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000948:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800094a:	2301      	movs	r3, #1
 800094c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 800094e:	2318      	movs	r3, #24
 8000950:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000952:	2302      	movs	r3, #2
 8000954:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000956:	2304      	movs	r3, #4
 8000958:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800095a:	2302      	movs	r3, #2
 800095c:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800095e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000962:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000968:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800096c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	4618      	mov	r0, r3
 8000976:	f002 f9a5 	bl	8002cc4 <HAL_RCCEx_PeriphCLKConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000980:	f7ff feda 	bl	8000738 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000984:	f001 fa00 	bl	8001d88 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000988:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <HAL_PCD_MspInit+0x108>)
 800098a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800098e:	4a23      	ldr	r2, [pc, #140]	; (8000a1c <HAL_PCD_MspInit+0x108>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000998:	4b20      	ldr	r3, [pc, #128]	; (8000a1c <HAL_PCD_MspInit+0x108>)
 800099a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80009a6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80009aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80009c0:	230a      	movs	r3, #10
 80009c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80009ca:	4619      	mov	r1, r3
 80009cc:	4814      	ldr	r0, [pc, #80]	; (8000a20 <HAL_PCD_MspInit+0x10c>)
 80009ce:	f000 fe5b 	bl	8001688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009da:	2300      	movs	r3, #0
 80009dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80009ea:	4619      	mov	r1, r3
 80009ec:	480c      	ldr	r0, [pc, #48]	; (8000a20 <HAL_PCD_MspInit+0x10c>)
 80009ee:	f000 fe4b 	bl	8001688 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80009f2:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <HAL_PCD_MspInit+0x108>)
 80009f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80009f8:	4a08      	ldr	r2, [pc, #32]	; (8000a1c <HAL_PCD_MspInit+0x108>)
 80009fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80009fe:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000a02:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <HAL_PCD_MspInit+0x108>)
 8000a04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000a10:	bf00      	nop
 8000a12:	37e0      	adds	r7, #224	; 0xe0
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40080000 	.word	0x40080000
 8000a1c:	58024400 	.word	0x58024400
 8000a20:	58020000 	.word	0x58020000

08000a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <NMI_Handler+0x4>

08000a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <MemManage_Handler+0x4>

08000a36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <BusFault_Handler+0x4>

08000a3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <UsageFault_Handler+0x4>

08000a42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a70:	f000 f89e 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ab0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a7c:	f7ff fc2c 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a80:	480c      	ldr	r0, [pc, #48]	; (8000ab4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a82:	490d      	ldr	r1, [pc, #52]	; (8000ab8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a84:	4a0d      	ldr	r2, [pc, #52]	; (8000abc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a88:	e002      	b.n	8000a90 <LoopCopyDataInit>

08000a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a8e:	3304      	adds	r3, #4

08000a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a94:	d3f9      	bcc.n	8000a8a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a96:	4a0a      	ldr	r2, [pc, #40]	; (8000ac0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a98:	4c0a      	ldr	r4, [pc, #40]	; (8000ac4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a9c:	e001      	b.n	8000aa2 <LoopFillZerobss>

08000a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aa0:	3204      	adds	r2, #4

08000aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aa4:	d3fb      	bcc.n	8000a9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aa6:	f003 fcc1 	bl	800442c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aaa:	f7ff fcab 	bl	8000404 <main>
  bx  lr
 8000aae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ab0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ab4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ab8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000abc:	080044b4 	.word	0x080044b4
  ldr r2, =_sbss
 8000ac0:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000ac4:	240006ec 	.word	0x240006ec

08000ac8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ac8:	e7fe      	b.n	8000ac8 <ADC3_IRQHandler>
	...

08000acc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad2:	2003      	movs	r0, #3
 8000ad4:	f000 f982 	bl	8000ddc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ad8:	f001 ff4a 	bl	8002970 <HAL_RCC_GetSysClockFreq>
 8000adc:	4602      	mov	r2, r0
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <HAL_Init+0x68>)
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	0a1b      	lsrs	r3, r3, #8
 8000ae4:	f003 030f 	and.w	r3, r3, #15
 8000ae8:	4913      	ldr	r1, [pc, #76]	; (8000b38 <HAL_Init+0x6c>)
 8000aea:	5ccb      	ldrb	r3, [r1, r3]
 8000aec:	f003 031f 	and.w	r3, r3, #31
 8000af0:	fa22 f303 	lsr.w	r3, r2, r3
 8000af4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000af6:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <HAL_Init+0x68>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	f003 030f 	and.w	r3, r3, #15
 8000afe:	4a0e      	ldr	r2, [pc, #56]	; (8000b38 <HAL_Init+0x6c>)
 8000b00:	5cd3      	ldrb	r3, [r2, r3]
 8000b02:	f003 031f 	and.w	r3, r3, #31
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	fa22 f303 	lsr.w	r3, r2, r3
 8000b0c:	4a0b      	ldr	r2, [pc, #44]	; (8000b3c <HAL_Init+0x70>)
 8000b0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b10:	4a0b      	ldr	r2, [pc, #44]	; (8000b40 <HAL_Init+0x74>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 f814 	bl	8000b44 <HAL_InitTick>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000b22:	2301      	movs	r3, #1
 8000b24:	e002      	b.n	8000b2c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000b26:	f7ff fe0d 	bl	8000744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b2a:	2300      	movs	r3, #0
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	58024400 	.word	0x58024400
 8000b38:	0800449c 	.word	0x0800449c
 8000b3c:	24000004 	.word	0x24000004
 8000b40:	24000000 	.word	0x24000000

08000b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b4c:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <HAL_InitTick+0x60>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d101      	bne.n	8000b58 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	e021      	b.n	8000b9c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b58:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <HAL_InitTick+0x64>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <HAL_InitTick+0x60>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4619      	mov	r1, r3
 8000b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 f959 	bl	8000e26 <HAL_SYSTICK_Config>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e00e      	b.n	8000b9c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b0f      	cmp	r3, #15
 8000b82:	d80a      	bhi.n	8000b9a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b84:	2200      	movs	r2, #0
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	f04f 30ff 	mov.w	r0, #4294967295
 8000b8c:	f000 f931 	bl	8000df2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b90:	4a06      	ldr	r2, [pc, #24]	; (8000bac <HAL_InitTick+0x68>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e000      	b.n	8000b9c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	2400000c 	.word	0x2400000c
 8000ba8:	24000000 	.word	0x24000000
 8000bac:	24000008 	.word	0x24000008

08000bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_IncTick+0x20>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <HAL_IncTick+0x24>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a04      	ldr	r2, [pc, #16]	; (8000bd4 <HAL_IncTick+0x24>)
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	2400000c 	.word	0x2400000c
 8000bd4:	240006e8 	.word	0x240006e8

08000bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <HAL_GetTick+0x14>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	240006e8 	.word	0x240006e8

08000bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf8:	f7ff ffee 	bl	8000bd8 <HAL_GetTick>
 8000bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c08:	d005      	beq.n	8000c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <HAL_Delay+0x44>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4413      	add	r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c16:	bf00      	nop
 8000c18:	f7ff ffde 	bl	8000bd8 <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d8f7      	bhi.n	8000c18 <HAL_Delay+0x28>
  {
  }
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	2400000c 	.word	0x2400000c

08000c38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000c3c:	4b03      	ldr	r3, [pc, #12]	; (8000c4c <HAL_GetREVID+0x14>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	0c1b      	lsrs	r3, r3, #16
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	5c001000 	.word	0x5c001000

08000c50 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8000c60:	4904      	ldr	r1, [pc, #16]	; (8000c74 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	604b      	str	r3, [r1, #4]
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	58000400 	.word	0x58000400

08000c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <__NVIC_SetPriorityGrouping+0x40>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c94:	4013      	ands	r3, r2
 8000c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ca6:	4a04      	ldr	r2, [pc, #16]	; (8000cb8 <__NVIC_SetPriorityGrouping+0x40>)
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	60d3      	str	r3, [r2, #12]
}
 8000cac:	bf00      	nop
 8000cae:	3714      	adds	r7, #20
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	e000ed00 	.word	0xe000ed00
 8000cbc:	05fa0000 	.word	0x05fa0000

08000cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	0a1b      	lsrs	r3, r3, #8
 8000cca:	f003 0307 	and.w	r3, r3, #7
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	6039      	str	r1, [r7, #0]
 8000ce6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ce8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	db0a      	blt.n	8000d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	b2da      	uxtb	r2, r3
 8000cf4:	490c      	ldr	r1, [pc, #48]	; (8000d28 <__NVIC_SetPriority+0x4c>)
 8000cf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cfa:	0112      	lsls	r2, r2, #4
 8000cfc:	b2d2      	uxtb	r2, r2
 8000cfe:	440b      	add	r3, r1
 8000d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d04:	e00a      	b.n	8000d1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4908      	ldr	r1, [pc, #32]	; (8000d2c <__NVIC_SetPriority+0x50>)
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	3b04      	subs	r3, #4
 8000d14:	0112      	lsls	r2, r2, #4
 8000d16:	b2d2      	uxtb	r2, r2
 8000d18:	440b      	add	r3, r1
 8000d1a:	761a      	strb	r2, [r3, #24]
}
 8000d1c:	bf00      	nop
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000e100 	.word	0xe000e100
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b089      	sub	sp, #36	; 0x24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f003 0307 	and.w	r3, r3, #7
 8000d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	f1c3 0307 	rsb	r3, r3, #7
 8000d4a:	2b04      	cmp	r3, #4
 8000d4c:	bf28      	it	cs
 8000d4e:	2304      	movcs	r3, #4
 8000d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	3304      	adds	r3, #4
 8000d56:	2b06      	cmp	r3, #6
 8000d58:	d902      	bls.n	8000d60 <NVIC_EncodePriority+0x30>
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	3b03      	subs	r3, #3
 8000d5e:	e000      	b.n	8000d62 <NVIC_EncodePriority+0x32>
 8000d60:	2300      	movs	r3, #0
 8000d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d64:	f04f 32ff 	mov.w	r2, #4294967295
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	43da      	mvns	r2, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	401a      	ands	r2, r3
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d78:	f04f 31ff 	mov.w	r1, #4294967295
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d82:	43d9      	mvns	r1, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	4313      	orrs	r3, r2
         );
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3724      	adds	r7, #36	; 0x24
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
	...

08000d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000da8:	d301      	bcc.n	8000dae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000daa:	2301      	movs	r3, #1
 8000dac:	e00f      	b.n	8000dce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dae:	4a0a      	ldr	r2, [pc, #40]	; (8000dd8 <SysTick_Config+0x40>)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3b01      	subs	r3, #1
 8000db4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000db6:	210f      	movs	r1, #15
 8000db8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dbc:	f7ff ff8e 	bl	8000cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc0:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <SysTick_Config+0x40>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dc6:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <SysTick_Config+0x40>)
 8000dc8:	2207      	movs	r2, #7
 8000dca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	e000e010 	.word	0xe000e010

08000ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f7ff ff47 	bl	8000c78 <__NVIC_SetPriorityGrouping>
}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b086      	sub	sp, #24
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	4603      	mov	r3, r0
 8000dfa:	60b9      	str	r1, [r7, #8]
 8000dfc:	607a      	str	r2, [r7, #4]
 8000dfe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e00:	f7ff ff5e 	bl	8000cc0 <__NVIC_GetPriorityGrouping>
 8000e04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	68b9      	ldr	r1, [r7, #8]
 8000e0a:	6978      	ldr	r0, [r7, #20]
 8000e0c:	f7ff ff90 	bl	8000d30 <NVIC_EncodePriority>
 8000e10:	4602      	mov	r2, r0
 8000e12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e16:	4611      	mov	r1, r2
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff5f 	bl	8000cdc <__NVIC_SetPriority>
}
 8000e1e:	bf00      	nop
 8000e20:	3718      	adds	r7, #24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e2e:	6878      	ldr	r0, [r7, #4]
 8000e30:	f7ff ffb2 	bl	8000d98 <SysTick_Config>
 8000e34:	4603      	mov	r3, r0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d101      	bne.n	8000e52 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e0cf      	b.n	8000ff2 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d106      	bne.n	8000e6a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2223      	movs	r2, #35	; 0x23
 8000e60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff fc87 	bl	8000778 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6a:	4b64      	ldr	r3, [pc, #400]	; (8000ffc <HAL_ETH_Init+0x1bc>)
 8000e6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e70:	4a62      	ldr	r2, [pc, #392]	; (8000ffc <HAL_ETH_Init+0x1bc>)
 8000e72:	f043 0302 	orr.w	r3, r3, #2
 8000e76:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e7a:	4b60      	ldr	r3, [pc, #384]	; (8000ffc <HAL_ETH_Init+0x1bc>)
 8000e7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	7a1b      	ldrb	r3, [r3, #8]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d103      	bne.n	8000e98 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff fedd 	bl	8000c50 <HAL_SYSCFG_ETHInterfaceSelect>
 8000e96:	e003      	b.n	8000ea0 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8000e98:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000e9c:	f7ff fed8 	bl	8000c50 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8000ea0:	4b57      	ldr	r3, [pc, #348]	; (8001000 <HAL_ETH_Init+0x1c0>)
 8000ea2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	6812      	ldr	r2, [r2, #0]
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8000eba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ebc:	f7ff fe8c 	bl	8000bd8 <HAL_GetTick>
 8000ec0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000ec2:	e011      	b.n	8000ee8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8000ec4:	f7ff fe88 	bl	8000bd8 <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000ed2:	d909      	bls.n	8000ee8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	22e0      	movs	r2, #224	; 0xe0
 8000ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e084      	b.n	8000ff2 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1e4      	bne.n	8000ec4 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f000 f886 	bl	800100c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000f00:	f001 feb0 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8000f04:	4603      	mov	r3, r0
 8000f06:	4a3f      	ldr	r2, [pc, #252]	; (8001004 <HAL_ETH_Init+0x1c4>)
 8000f08:	fba2 2303 	umull	r2, r3, r2, r3
 8000f0c:	0c9a      	lsrs	r2, r3, #18
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	3a01      	subs	r2, #1
 8000f14:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f000 fa71 	bl	8001400 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000f26:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000f2a:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8000f3a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	f003 0303 	and.w	r3, r3, #3
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d009      	beq.n	8000f5e <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	22e0      	movs	r2, #224	; 0xe0
 8000f56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e049      	b.n	8000ff2 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000f66:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8000f6a:	4b27      	ldr	r3, [pc, #156]	; (8001008 <HAL_ETH_Init+0x1c8>)
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	6952      	ldr	r2, [r2, #20]
 8000f72:	0051      	lsls	r1, r2, #1
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	430b      	orrs	r3, r1
 8000f7a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8000f7e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 fad9 	bl	800153a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 fb1f 	bl	80015cc <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	3305      	adds	r3, #5
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	021a      	lsls	r2, r3, #8
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	3303      	adds	r3, #3
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	061a      	lsls	r2, r3, #24
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	3302      	adds	r3, #2
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	041b      	lsls	r3, r3, #16
 8000fc0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000fcc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8000fda:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8000fdc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2210      	movs	r2, #16
 8000fec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58024400 	.word	0x58024400
 8001000:	58000400 	.word	0x58000400
 8001004:	431bde83 	.word	0x431bde83
 8001008:	ffff8001 	.word	0xffff8001

0800100c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800101c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001024:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001026:	f001 fe1d 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 800102a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	4a1e      	ldr	r2, [pc, #120]	; (80010a8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d908      	bls.n	8001046 <HAL_ETH_SetMDIOClockRange+0x3a>
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4a1d      	ldr	r2, [pc, #116]	; (80010ac <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d804      	bhi.n	8001046 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	e027      	b.n	8001096 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4a18      	ldr	r2, [pc, #96]	; (80010ac <HAL_ETH_SetMDIOClockRange+0xa0>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d908      	bls.n	8001060 <HAL_ETH_SetMDIOClockRange+0x54>
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	4a17      	ldr	r2, [pc, #92]	; (80010b0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d204      	bcs.n	8001060 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	e01a      	b.n	8001096 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	4a13      	ldr	r2, [pc, #76]	; (80010b0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d303      	bcc.n	8001070 <HAL_ETH_SetMDIOClockRange+0x64>
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	4a12      	ldr	r2, [pc, #72]	; (80010b4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d911      	bls.n	8001094 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	4a10      	ldr	r2, [pc, #64]	; (80010b4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d908      	bls.n	800108a <HAL_ETH_SetMDIOClockRange+0x7e>
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	4a0f      	ldr	r2, [pc, #60]	; (80010b8 <HAL_ETH_SetMDIOClockRange+0xac>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d804      	bhi.n	800108a <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	e005      	b.n	8001096 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001090:	60fb      	str	r3, [r7, #12]
 8001092:	e000      	b.n	8001096 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001094:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	01312cff 	.word	0x01312cff
 80010ac:	02160ebf 	.word	0x02160ebf
 80010b0:	03938700 	.word	0x03938700
 80010b4:	05f5e0ff 	.word	0x05f5e0ff
 80010b8:	08f0d17f 	.word	0x08f0d17f

080010bc <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80010ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	791b      	ldrb	r3, [r3, #4]
 80010d4:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80010d6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	7b1b      	ldrb	r3, [r3, #12]
 80010dc:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80010de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	7b5b      	ldrb	r3, [r3, #13]
 80010e4:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80010e6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	7b9b      	ldrb	r3, [r3, #14]
 80010ec:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80010ee:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	7bdb      	ldrb	r3, [r3, #15]
 80010f4:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80010f6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	7c12      	ldrb	r2, [r2, #16]
 80010fc:	2a00      	cmp	r2, #0
 80010fe:	d102      	bne.n	8001106 <ETH_SetMACConfig+0x4a>
 8001100:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001104:	e000      	b.n	8001108 <ETH_SetMACConfig+0x4c>
 8001106:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001108:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	7c52      	ldrb	r2, [r2, #17]
 800110e:	2a00      	cmp	r2, #0
 8001110:	d102      	bne.n	8001118 <ETH_SetMACConfig+0x5c>
 8001112:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001116:	e000      	b.n	800111a <ETH_SetMACConfig+0x5e>
 8001118:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800111a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	7c9b      	ldrb	r3, [r3, #18]
 8001120:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001122:	431a      	orrs	r2, r3
               macconf->Speed |
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001128:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800112e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	7f1b      	ldrb	r3, [r3, #28]
 8001134:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001136:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	7f5b      	ldrb	r3, [r3, #29]
 800113c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800113e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	7f92      	ldrb	r2, [r2, #30]
 8001144:	2a00      	cmp	r2, #0
 8001146:	d102      	bne.n	800114e <ETH_SetMACConfig+0x92>
 8001148:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800114c:	e000      	b.n	8001150 <ETH_SetMACConfig+0x94>
 800114e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001150:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	7fdb      	ldrb	r3, [r3, #31]
 8001156:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001158:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001160:	2a00      	cmp	r2, #0
 8001162:	d102      	bne.n	800116a <ETH_SetMACConfig+0xae>
 8001164:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001168:	e000      	b.n	800116c <ETH_SetMACConfig+0xb0>
 800116a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800116c:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001172:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800117a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 800117c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001182:	4313      	orrs	r3, r2
 8001184:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	4b56      	ldr	r3, [pc, #344]	; (80012e8 <ETH_SetMACConfig+0x22c>)
 800118e:	4013      	ands	r3, r2
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	6812      	ldr	r2, [r2, #0]
 8001194:	68f9      	ldr	r1, [r7, #12]
 8001196:	430b      	orrs	r3, r1
 8001198:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800119e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80011a6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80011a8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80011b0:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80011b2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80011ba:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80011bc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80011c4:	2a00      	cmp	r2, #0
 80011c6:	d102      	bne.n	80011ce <ETH_SetMACConfig+0x112>
 80011c8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011cc:	e000      	b.n	80011d0 <ETH_SetMACConfig+0x114>
 80011ce:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80011d0:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80011d6:	4313      	orrs	r3, r2
 80011d8:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	4b42      	ldr	r3, [pc, #264]	; (80012ec <ETH_SetMACConfig+0x230>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	6812      	ldr	r2, [r2, #0]
 80011e8:	68f9      	ldr	r1, [r7, #12]
 80011ea:	430b      	orrs	r3, r1
 80011ec:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011f4:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80011fa:	4313      	orrs	r3, r2
 80011fc:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	68da      	ldr	r2, [r3, #12]
 8001204:	4b3a      	ldr	r3, [pc, #232]	; (80012f0 <ETH_SetMACConfig+0x234>)
 8001206:	4013      	ands	r3, r2
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	68f9      	ldr	r1, [r7, #12]
 800120e:	430b      	orrs	r3, r1
 8001210:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001218:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800121e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001226:	2a00      	cmp	r2, #0
 8001228:	d101      	bne.n	800122e <ETH_SetMACConfig+0x172>
 800122a:	2280      	movs	r2, #128	; 0x80
 800122c:	e000      	b.n	8001230 <ETH_SetMACConfig+0x174>
 800122e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001230:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001236:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001238:	4313      	orrs	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001242:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001246:	4013      	ands	r3, r2
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	6812      	ldr	r2, [r2, #0]
 800124c:	68f9      	ldr	r1, [r7, #12]
 800124e:	430b      	orrs	r3, r1
 8001250:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001258:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001260:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001262:	4313      	orrs	r3, r2
 8001264:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800126e:	f023 0103 	bic.w	r1, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	430a      	orrs	r2, r1
 800127a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001286:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	430a      	orrs	r2, r1
 8001294:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d101      	bne.n	80012aa <ETH_SetMACConfig+0x1ee>
 80012a6:	2240      	movs	r2, #64	; 0x40
 80012a8:	e000      	b.n	80012ac <ETH_SetMACConfig+0x1f0>
 80012aa:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80012ac:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80012b4:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80012b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80012be:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80012c0:	4313      	orrs	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80012cc:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	430a      	orrs	r2, r1
 80012d8:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	00048083 	.word	0x00048083
 80012ec:	c0f88000 	.word	0xc0f88000
 80012f0:	fffffef0 	.word	0xfffffef0

080012f4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b38      	ldr	r3, [pc, #224]	; (80013ec <ETH_SetDMAConfig+0xf8>)
 800130a:	4013      	ands	r3, r2
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	6811      	ldr	r1, [r2, #0]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	6812      	ldr	r2, [r2, #0]
 8001314:	430b      	orrs	r3, r1
 8001316:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800131a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	791b      	ldrb	r3, [r3, #4]
 8001320:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001326:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	7b1b      	ldrb	r3, [r3, #12]
 800132c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800132e:	4313      	orrs	r3, r2
 8001330:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	4b2c      	ldr	r3, [pc, #176]	; (80013f0 <ETH_SetDMAConfig+0xfc>)
 800133e:	4013      	ands	r3, r2
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	6812      	ldr	r2, [r2, #0]
 8001344:	68f9      	ldr	r1, [r7, #12]
 8001346:	430b      	orrs	r3, r1
 8001348:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800134c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	7b5b      	ldrb	r3, [r3, #13]
 8001352:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001358:	4313      	orrs	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001364:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001368:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <ETH_SetDMAConfig+0x100>)
 800136a:	4013      	ands	r3, r2
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	6812      	ldr	r2, [r2, #0]
 8001370:	68f9      	ldr	r1, [r7, #12]
 8001372:	430b      	orrs	r3, r1
 8001374:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001378:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	7d1b      	ldrb	r3, [r3, #20]
 8001384:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001386:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	7f5b      	ldrb	r3, [r3, #29]
 800138c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800138e:	4313      	orrs	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800139a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800139e:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <ETH_SetDMAConfig+0x104>)
 80013a0:	4013      	ands	r3, r2
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	6812      	ldr	r2, [r2, #0]
 80013a6:	68f9      	ldr	r1, [r7, #12]
 80013a8:	430b      	orrs	r3, r1
 80013aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013ae:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	7f1b      	ldrb	r3, [r3, #28]
 80013b6:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80013bc:	4313      	orrs	r3, r2
 80013be:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013c8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <ETH_SetDMAConfig+0x108>)
 80013ce:	4013      	ands	r3, r2
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	68f9      	ldr	r1, [r7, #12]
 80013d6:	430b      	orrs	r3, r1
 80013d8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013dc:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80013e0:	bf00      	nop
 80013e2:	3714      	adds	r7, #20
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	ffff87fd 	.word	0xffff87fd
 80013f0:	ffff2ffe 	.word	0xffff2ffe
 80013f4:	fffec000 	.word	0xfffec000
 80013f8:	ffc0efef 	.word	0xffc0efef
 80013fc:	7fc0ffff 	.word	0x7fc0ffff

08001400 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b0a4      	sub	sp, #144	; 0x90
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001408:	2301      	movs	r3, #1
 800140a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800140e:	2300      	movs	r3, #0
 8001410:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001418:	2300      	movs	r3, #0
 800141a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800141e:	2301      	movs	r3, #1
 8001420:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001424:	2301      	movs	r3, #1
 8001426:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800142a:	2301      	movs	r3, #1
 800142c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001430:	2300      	movs	r3, #0
 8001432:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001436:	2301      	movs	r3, #1
 8001438:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800143c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001440:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001448:	2300      	movs	r3, #0
 800144a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001458:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 800145c:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001464:	2300      	movs	r3, #0
 8001466:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001468:	2301      	movs	r3, #1
 800146a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001474:	2300      	movs	r3, #0
 8001476:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800147a:	2300      	movs	r3, #0
 800147c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800147e:	2300      	movs	r3, #0
 8001480:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001482:	2300      	movs	r3, #0
 8001484:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800148c:	2300      	movs	r3, #0
 800148e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001492:	2301      	movs	r3, #1
 8001494:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001498:	2320      	movs	r3, #32
 800149a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800149e:	2301      	movs	r3, #1
 80014a0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80014aa:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80014b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014b4:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80014bc:	2302      	movs	r3, #2
 80014be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80014d4:	2301      	movs	r3, #1
 80014d6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80014da:	2300      	movs	r3, #0
 80014dc:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80014de:	2301      	movs	r3, #1
 80014e0:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80014e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014e8:	4619      	mov	r1, r3
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fde6 	bl	80010bc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80014f0:	2301      	movs	r3, #1
 80014f2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80014f4:	2301      	movs	r3, #1
 80014f6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001506:	2300      	movs	r3, #0
 8001508:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800150a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800150e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001510:	2300      	movs	r3, #0
 8001512:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001514:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001518:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001520:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001524:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	4619      	mov	r1, r3
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff fee1 	bl	80012f4 <ETH_SetDMAConfig>
}
 8001532:	bf00      	nop
 8001534:	3790      	adds	r7, #144	; 0x90
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800153a:	b480      	push	{r7}
 800153c:	b085      	sub	sp, #20
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	e01d      	b.n	8001584 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68d9      	ldr	r1, [r3, #12]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	4613      	mov	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	440b      	add	r3, r1
 8001558:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2200      	movs	r2, #0
 8001564:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001572:	68b9      	ldr	r1, [r7, #8]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	3206      	adds	r2, #6
 800157a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	3301      	adds	r3, #1
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2b03      	cmp	r3, #3
 8001588:	d9de      	bls.n	8001548 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001598:	461a      	mov	r2, r3
 800159a:	2303      	movs	r3, #3
 800159c:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015ac:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68da      	ldr	r2, [r3, #12]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015bc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	e023      	b.n	8001622 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6919      	ldr	r1, [r3, #16]
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4613      	mov	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4413      	add	r3, r2
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	440b      	add	r3, r1
 80015ea:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	2200      	movs	r2, #0
 80015f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	2200      	movs	r2, #0
 8001602:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	2200      	movs	r2, #0
 8001608:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2200      	movs	r2, #0
 800160e:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	3212      	adds	r2, #18
 8001618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	3301      	adds	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2b03      	cmp	r3, #3
 8001626:	d9d8      	bls.n	80015da <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800164e:	461a      	mov	r2, r3
 8001650:	2303      	movs	r3, #3
 8001652:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001662:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001676:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 800167a:	bf00      	nop
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
	...

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b480      	push	{r7}
 800168a:	b089      	sub	sp, #36	; 0x24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001696:	4b89      	ldr	r3, [pc, #548]	; (80018bc <HAL_GPIO_Init+0x234>)
 8001698:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800169a:	e194      	b.n	80019c6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	2101      	movs	r1, #1
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	4013      	ands	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f000 8186 	beq.w	80019c0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0303 	and.w	r3, r3, #3
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d005      	beq.n	80016cc <HAL_GPIO_Init+0x44>
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d130      	bne.n	800172e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001702:	2201      	movs	r2, #1
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	43db      	mvns	r3, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4013      	ands	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	091b      	lsrs	r3, r3, #4
 8001718:	f003 0201 	and.w	r2, r3, #1
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4313      	orrs	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	2b03      	cmp	r3, #3
 8001738:	d017      	beq.n	800176a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	2203      	movs	r2, #3
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	2b02      	cmp	r3, #2
 8001774:	d123      	bne.n	80017be <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	08da      	lsrs	r2, r3, #3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	3208      	adds	r2, #8
 800177e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	220f      	movs	r2, #15
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4013      	ands	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	691a      	ldr	r2, [r3, #16]
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	f003 0307 	and.w	r3, r3, #7
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	08da      	lsrs	r2, r3, #3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3208      	adds	r2, #8
 80017b8:	69b9      	ldr	r1, [r7, #24]
 80017ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	2203      	movs	r2, #3
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4013      	ands	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 0203 	and.w	r2, r3, #3
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f000 80e0 	beq.w	80019c0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001800:	4b2f      	ldr	r3, [pc, #188]	; (80018c0 <HAL_GPIO_Init+0x238>)
 8001802:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001806:	4a2e      	ldr	r2, [pc, #184]	; (80018c0 <HAL_GPIO_Init+0x238>)
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001810:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <HAL_GPIO_Init+0x238>)
 8001812:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800181e:	4a29      	ldr	r2, [pc, #164]	; (80018c4 <HAL_GPIO_Init+0x23c>)
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	3302      	adds	r3, #2
 8001826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	220f      	movs	r2, #15
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4013      	ands	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a20      	ldr	r2, [pc, #128]	; (80018c8 <HAL_GPIO_Init+0x240>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d052      	beq.n	80018f0 <HAL_GPIO_Init+0x268>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a1f      	ldr	r2, [pc, #124]	; (80018cc <HAL_GPIO_Init+0x244>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d031      	beq.n	80018b6 <HAL_GPIO_Init+0x22e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a1e      	ldr	r2, [pc, #120]	; (80018d0 <HAL_GPIO_Init+0x248>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d02b      	beq.n	80018b2 <HAL_GPIO_Init+0x22a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a1d      	ldr	r2, [pc, #116]	; (80018d4 <HAL_GPIO_Init+0x24c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d025      	beq.n	80018ae <HAL_GPIO_Init+0x226>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a1c      	ldr	r2, [pc, #112]	; (80018d8 <HAL_GPIO_Init+0x250>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d01f      	beq.n	80018aa <HAL_GPIO_Init+0x222>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a1b      	ldr	r2, [pc, #108]	; (80018dc <HAL_GPIO_Init+0x254>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d019      	beq.n	80018a6 <HAL_GPIO_Init+0x21e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a1a      	ldr	r2, [pc, #104]	; (80018e0 <HAL_GPIO_Init+0x258>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d013      	beq.n	80018a2 <HAL_GPIO_Init+0x21a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a19      	ldr	r2, [pc, #100]	; (80018e4 <HAL_GPIO_Init+0x25c>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d00d      	beq.n	800189e <HAL_GPIO_Init+0x216>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a18      	ldr	r2, [pc, #96]	; (80018e8 <HAL_GPIO_Init+0x260>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d007      	beq.n	800189a <HAL_GPIO_Init+0x212>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a17      	ldr	r2, [pc, #92]	; (80018ec <HAL_GPIO_Init+0x264>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d101      	bne.n	8001896 <HAL_GPIO_Init+0x20e>
 8001892:	2309      	movs	r3, #9
 8001894:	e02d      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 8001896:	230a      	movs	r3, #10
 8001898:	e02b      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 800189a:	2308      	movs	r3, #8
 800189c:	e029      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 800189e:	2307      	movs	r3, #7
 80018a0:	e027      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018a2:	2306      	movs	r3, #6
 80018a4:	e025      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018a6:	2305      	movs	r3, #5
 80018a8:	e023      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018aa:	2304      	movs	r3, #4
 80018ac:	e021      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018ae:	2303      	movs	r3, #3
 80018b0:	e01f      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e01d      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018b6:	2301      	movs	r3, #1
 80018b8:	e01b      	b.n	80018f2 <HAL_GPIO_Init+0x26a>
 80018ba:	bf00      	nop
 80018bc:	58000080 	.word	0x58000080
 80018c0:	58024400 	.word	0x58024400
 80018c4:	58000400 	.word	0x58000400
 80018c8:	58020000 	.word	0x58020000
 80018cc:	58020400 	.word	0x58020400
 80018d0:	58020800 	.word	0x58020800
 80018d4:	58020c00 	.word	0x58020c00
 80018d8:	58021000 	.word	0x58021000
 80018dc:	58021400 	.word	0x58021400
 80018e0:	58021800 	.word	0x58021800
 80018e4:	58021c00 	.word	0x58021c00
 80018e8:	58022000 	.word	0x58022000
 80018ec:	58022400 	.word	0x58022400
 80018f0:	2300      	movs	r3, #0
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	f002 0203 	and.w	r2, r2, #3
 80018f8:	0092      	lsls	r2, r2, #2
 80018fa:	4093      	lsls	r3, r2
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4313      	orrs	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001902:	4938      	ldr	r1, [pc, #224]	; (80019e4 <HAL_GPIO_Init+0x35c>)
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	089b      	lsrs	r3, r3, #2
 8001908:	3302      	adds	r3, #2
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	43db      	mvns	r3, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4013      	ands	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	4313      	orrs	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001936:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800193e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001964:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	43db      	mvns	r3, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d003      	beq.n	8001990 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	4313      	orrs	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	43db      	mvns	r3, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4013      	ands	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d003      	beq.n	80019ba <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	3301      	adds	r3, #1
 80019c4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	fa22 f303 	lsr.w	r3, r2, r3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f47f ae63 	bne.w	800169c <HAL_GPIO_Init+0x14>
  }
}
 80019d6:	bf00      	nop
 80019d8:	bf00      	nop
 80019da:	3724      	adds	r7, #36	; 0x24
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	58000400 	.word	0x58000400

080019e8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80019f0:	4a08      	ldr	r2, [pc, #32]	; (8001a14 <HAL_HSEM_FastTake+0x2c>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3320      	adds	r3, #32
 80019f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fa:	4a07      	ldr	r2, [pc, #28]	; (8001a18 <HAL_HSEM_FastTake+0x30>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d101      	bne.n	8001a04 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	e000      	b.n	8001a06 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	58026400 	.word	0x58026400
 8001a18:	80000300 	.word	0x80000300

08001a1c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001a26:	4906      	ldr	r1, [pc, #24]	; (8001a40 <HAL_HSEM_Release+0x24>)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	58026400 	.word	0x58026400

08001a44 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a46:	b08f      	sub	sp, #60	; 0x3c
 8001a48:	af0a      	add	r7, sp, #40	; 0x28
 8001a4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e116      	b.n	8001c84 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d106      	bne.n	8001a76 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7fe ff4f 	bl	8000914 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2203      	movs	r2, #3
 8001a7a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d102      	bne.n	8001a90 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f002 fa2d 	bl	8003ef4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	603b      	str	r3, [r7, #0]
 8001aa0:	687e      	ldr	r6, [r7, #4]
 8001aa2:	466d      	mov	r5, sp
 8001aa4:	f106 0410 	add.w	r4, r6, #16
 8001aa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ab0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ab4:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ab8:	1d33      	adds	r3, r6, #4
 8001aba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001abc:	6838      	ldr	r0, [r7, #0]
 8001abe:	f002 f9ab 	bl	8003e18 <USB_CoreInit>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d005      	beq.n	8001ad4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2202      	movs	r2, #2
 8001acc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e0d7      	b.n	8001c84 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f002 fa1b 	bl	8003f16 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73fb      	strb	r3, [r7, #15]
 8001ae4:	e04a      	b.n	8001b7c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ae6:	7bfa      	ldrb	r2, [r7, #15]
 8001ae8:	6879      	ldr	r1, [r7, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	4413      	add	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	440b      	add	r3, r1
 8001af4:	333d      	adds	r3, #61	; 0x3d
 8001af6:	2201      	movs	r2, #1
 8001af8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001afa:	7bfa      	ldrb	r2, [r7, #15]
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	4413      	add	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	440b      	add	r3, r1
 8001b08:	333c      	adds	r3, #60	; 0x3c
 8001b0a:	7bfa      	ldrb	r2, [r7, #15]
 8001b0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001b0e:	7bfa      	ldrb	r2, [r7, #15]
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
 8001b12:	b298      	uxth	r0, r3
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	4413      	add	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	3344      	adds	r3, #68	; 0x44
 8001b22:	4602      	mov	r2, r0
 8001b24:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	3340      	adds	r3, #64	; 0x40
 8001b36:	2200      	movs	r2, #0
 8001b38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b3a:	7bfa      	ldrb	r2, [r7, #15]
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	4413      	add	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	440b      	add	r3, r1
 8001b48:	3348      	adds	r3, #72	; 0x48
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b4e:	7bfa      	ldrb	r2, [r7, #15]
 8001b50:	6879      	ldr	r1, [r7, #4]
 8001b52:	4613      	mov	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	4413      	add	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	334c      	adds	r3, #76	; 0x4c
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b62:	7bfa      	ldrb	r2, [r7, #15]
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	440b      	add	r3, r1
 8001b70:	3354      	adds	r3, #84	; 0x54
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	73fb      	strb	r3, [r7, #15]
 8001b7c:	7bfa      	ldrb	r2, [r7, #15]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d3af      	bcc.n	8001ae6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e044      	b.n	8001c16 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b8c:	7bfa      	ldrb	r2, [r7, #15]
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	4413      	add	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	440b      	add	r3, r1
 8001b9a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ba2:	7bfa      	ldrb	r2, [r7, #15]
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	4413      	add	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001bb8:	7bfa      	ldrb	r2, [r7, #15]
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	4413      	add	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001bce:	7bfa      	ldrb	r2, [r7, #15]
 8001bd0:	6879      	ldr	r1, [r7, #4]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	440b      	add	r3, r1
 8001bdc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001be4:	7bfa      	ldrb	r2, [r7, #15]
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	4613      	mov	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	4413      	add	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001bfa:	7bfa      	ldrb	r2, [r7, #15]
 8001bfc:	6879      	ldr	r1, [r7, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	4413      	add	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	440b      	add	r3, r1
 8001c08:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	3301      	adds	r3, #1
 8001c14:	73fb      	strb	r3, [r7, #15]
 8001c16:	7bfa      	ldrb	r2, [r7, #15]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d3b5      	bcc.n	8001b8c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	687e      	ldr	r6, [r7, #4]
 8001c28:	466d      	mov	r5, sp
 8001c2a:	f106 0410 	add.w	r4, r6, #16
 8001c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c36:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c3a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c3e:	1d33      	adds	r3, r6, #4
 8001c40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c42:	6838      	ldr	r0, [r7, #0]
 8001c44:	f002 f9b4 	bl	8003fb0 <USB_DevInit>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d005      	beq.n	8001c5a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2202      	movs	r2, #2
 8001c52:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e014      	b.n	8001c84 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d102      	bne.n	8001c78 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 f80a 	bl	8001c8c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f002 fb72 	bl	8004366 <USB_DevDisconnect>

  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c8c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_PCDEx_ActivateLPM+0x44>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	10000003 	.word	0x10000003

08001cd4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001cdc:	4b29      	ldr	r3, [pc, #164]	; (8001d84 <HAL_PWREx_ConfigSupply+0xb0>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	2b06      	cmp	r3, #6
 8001ce6:	d00a      	beq.n	8001cfe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_PWREx_ConfigSupply+0xb0>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d001      	beq.n	8001cfa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e040      	b.n	8001d7c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e03e      	b.n	8001d7c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001cfe:	4b21      	ldr	r3, [pc, #132]	; (8001d84 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001d06:	491f      	ldr	r1, [pc, #124]	; (8001d84 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001d0e:	f7fe ff63 	bl	8000bd8 <HAL_GetTick>
 8001d12:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d14:	e009      	b.n	8001d2a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d16:	f7fe ff5f 	bl	8000bd8 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d24:	d901      	bls.n	8001d2a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e028      	b.n	8001d7c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d2a:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d36:	d1ee      	bne.n	8001d16 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2b1e      	cmp	r3, #30
 8001d3c:	d008      	beq.n	8001d50 <HAL_PWREx_ConfigSupply+0x7c>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b2e      	cmp	r3, #46	; 0x2e
 8001d42:	d005      	beq.n	8001d50 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b1d      	cmp	r3, #29
 8001d48:	d002      	beq.n	8001d50 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b2d      	cmp	r3, #45	; 0x2d
 8001d4e:	d114      	bne.n	8001d7a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001d50:	f7fe ff42 	bl	8000bd8 <HAL_GetTick>
 8001d54:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001d56:	e009      	b.n	8001d6c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d58:	f7fe ff3e 	bl	8000bd8 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d66:	d901      	bls.n	8001d6c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e007      	b.n	8001d7c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d78:	d1ee      	bne.n	8001d58 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	58024800 	.word	0x58024800

08001d88 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	4a04      	ldr	r2, [pc, #16]	; (8001da4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001d92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d96:	60d3      	str	r3, [r2, #12]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	58024800 	.word	0x58024800

08001da8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08c      	sub	sp, #48	; 0x30
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d102      	bne.n	8001dbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	f000 bc1d 	b.w	80025f6 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 8087 	beq.w	8001ed8 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dca:	4b99      	ldr	r3, [pc, #612]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001dd4:	4b96      	ldr	r3, [pc, #600]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ddc:	2b10      	cmp	r3, #16
 8001dde:	d007      	beq.n	8001df0 <HAL_RCC_OscConfig+0x48>
 8001de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de2:	2b18      	cmp	r3, #24
 8001de4:	d110      	bne.n	8001e08 <HAL_RCC_OscConfig+0x60>
 8001de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d10b      	bne.n	8001e08 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df0:	4b8f      	ldr	r3, [pc, #572]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d06c      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x12e>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d168      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e3f6      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e10:	d106      	bne.n	8001e20 <HAL_RCC_OscConfig+0x78>
 8001e12:	4b87      	ldr	r3, [pc, #540]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a86      	ldr	r2, [pc, #536]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e1c:	6013      	str	r3, [r2, #0]
 8001e1e:	e02e      	b.n	8001e7e <HAL_RCC_OscConfig+0xd6>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d10c      	bne.n	8001e42 <HAL_RCC_OscConfig+0x9a>
 8001e28:	4b81      	ldr	r3, [pc, #516]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a80      	ldr	r2, [pc, #512]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	4b7e      	ldr	r3, [pc, #504]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a7d      	ldr	r2, [pc, #500]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	e01d      	b.n	8001e7e <HAL_RCC_OscConfig+0xd6>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e4a:	d10c      	bne.n	8001e66 <HAL_RCC_OscConfig+0xbe>
 8001e4c:	4b78      	ldr	r3, [pc, #480]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a77      	ldr	r2, [pc, #476]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	4b75      	ldr	r3, [pc, #468]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a74      	ldr	r2, [pc, #464]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	e00b      	b.n	8001e7e <HAL_RCC_OscConfig+0xd6>
 8001e66:	4b72      	ldr	r3, [pc, #456]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a71      	ldr	r2, [pc, #452]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	4b6f      	ldr	r3, [pc, #444]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a6e      	ldr	r2, [pc, #440]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001e78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e7c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d013      	beq.n	8001eae <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e86:	f7fe fea7 	bl	8000bd8 <HAL_GetTick>
 8001e8a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e8e:	f7fe fea3 	bl	8000bd8 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b64      	cmp	r3, #100	; 0x64
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e3aa      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ea0:	4b63      	ldr	r3, [pc, #396]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0xe6>
 8001eac:	e014      	b.n	8001ed8 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eae:	f7fe fe93 	bl	8000bd8 <HAL_GetTick>
 8001eb2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eb6:	f7fe fe8f 	bl	8000bd8 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b64      	cmp	r3, #100	; 0x64
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e396      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ec8:	4b59      	ldr	r3, [pc, #356]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1f0      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x10e>
 8001ed4:	e000      	b.n	8001ed8 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f000 80cb 	beq.w	800207c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ee6:	4b52      	ldr	r3, [pc, #328]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001eee:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ef0:	4b4f      	ldr	r3, [pc, #316]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef4:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d007      	beq.n	8001f0c <HAL_RCC_OscConfig+0x164>
 8001efc:	6a3b      	ldr	r3, [r7, #32]
 8001efe:	2b18      	cmp	r3, #24
 8001f00:	d156      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x208>
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	f003 0303 	and.w	r3, r3, #3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d151      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f0c:	4b48      	ldr	r3, [pc, #288]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <HAL_RCC_OscConfig+0x17c>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e368      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f24:	4b42      	ldr	r3, [pc, #264]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f023 0219 	bic.w	r2, r3, #25
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	493f      	ldr	r1, [pc, #252]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f36:	f7fe fe4f 	bl	8000bd8 <HAL_GetTick>
 8001f3a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f3e:	f7fe fe4b 	bl	8000bd8 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e352      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f50:	4b37      	ldr	r3, [pc, #220]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f0      	beq.n	8001f3e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5c:	f7fe fe6c 	bl	8000c38 <HAL_GetREVID>
 8001f60:	4603      	mov	r3, r0
 8001f62:	f241 0203 	movw	r2, #4099	; 0x1003
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d817      	bhi.n	8001f9a <HAL_RCC_OscConfig+0x1f2>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	2b40      	cmp	r3, #64	; 0x40
 8001f70:	d108      	bne.n	8001f84 <HAL_RCC_OscConfig+0x1dc>
 8001f72:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001f7a:	4a2d      	ldr	r2, [pc, #180]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f80:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f82:	e07b      	b.n	800207c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f84:	4b2a      	ldr	r3, [pc, #168]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	691b      	ldr	r3, [r3, #16]
 8001f90:	031b      	lsls	r3, r3, #12
 8001f92:	4927      	ldr	r1, [pc, #156]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f98:	e070      	b.n	800207c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f9a:	4b25      	ldr	r3, [pc, #148]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	061b      	lsls	r3, r3, #24
 8001fa8:	4921      	ldr	r1, [pc, #132]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fae:	e065      	b.n	800207c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d048      	beq.n	800204a <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001fb8:	4b1d      	ldr	r3, [pc, #116]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f023 0219 	bic.w	r2, r3, #25
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	491a      	ldr	r1, [pc, #104]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fca:	f7fe fe05 	bl	8000bd8 <HAL_GetTick>
 8001fce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fd2:	f7fe fe01 	bl	8000bd8 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e308      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fe4:	4b12      	ldr	r3, [pc, #72]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d0f0      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff0:	f7fe fe22 	bl	8000c38 <HAL_GetREVID>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f241 0203 	movw	r2, #4099	; 0x1003
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d81a      	bhi.n	8002034 <HAL_RCC_OscConfig+0x28c>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	2b40      	cmp	r3, #64	; 0x40
 8002004:	d108      	bne.n	8002018 <HAL_RCC_OscConfig+0x270>
 8002006:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800200e:	4a08      	ldr	r2, [pc, #32]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8002010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002014:	6053      	str	r3, [r2, #4]
 8002016:	e031      	b.n	800207c <HAL_RCC_OscConfig+0x2d4>
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	031b      	lsls	r3, r3, #12
 8002026:	4902      	ldr	r1, [pc, #8]	; (8002030 <HAL_RCC_OscConfig+0x288>)
 8002028:	4313      	orrs	r3, r2
 800202a:	604b      	str	r3, [r1, #4]
 800202c:	e026      	b.n	800207c <HAL_RCC_OscConfig+0x2d4>
 800202e:	bf00      	nop
 8002030:	58024400 	.word	0x58024400
 8002034:	4b9a      	ldr	r3, [pc, #616]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	061b      	lsls	r3, r3, #24
 8002042:	4997      	ldr	r1, [pc, #604]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002044:	4313      	orrs	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
 8002048:	e018      	b.n	800207c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800204a:	4b95      	ldr	r3, [pc, #596]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a94      	ldr	r2, [pc, #592]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002050:	f023 0301 	bic.w	r3, r3, #1
 8002054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002056:	f7fe fdbf 	bl	8000bd8 <HAL_GetTick>
 800205a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800205e:	f7fe fdbb 	bl	8000bd8 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e2c2      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002070:	4b8b      	ldr	r3, [pc, #556]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1f0      	bne.n	800205e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0310 	and.w	r3, r3, #16
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 80a9 	beq.w	80021dc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800208a:	4b85      	ldr	r3, [pc, #532]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002092:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002094:	4b82      	ldr	r3, [pc, #520]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002098:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b08      	cmp	r3, #8
 800209e:	d007      	beq.n	80020b0 <HAL_RCC_OscConfig+0x308>
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	2b18      	cmp	r3, #24
 80020a4:	d13a      	bne.n	800211c <HAL_RCC_OscConfig+0x374>
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d135      	bne.n	800211c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80020b0:	4b7b      	ldr	r3, [pc, #492]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_RCC_OscConfig+0x320>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	2b80      	cmp	r3, #128	; 0x80
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e296      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80020c8:	f7fe fdb6 	bl	8000c38 <HAL_GetREVID>
 80020cc:	4603      	mov	r3, r0
 80020ce:	f241 0203 	movw	r2, #4099	; 0x1003
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d817      	bhi.n	8002106 <HAL_RCC_OscConfig+0x35e>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	2b20      	cmp	r3, #32
 80020dc:	d108      	bne.n	80020f0 <HAL_RCC_OscConfig+0x348>
 80020de:	4b70      	ldr	r3, [pc, #448]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80020e6:	4a6e      	ldr	r2, [pc, #440]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80020e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80020ec:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80020ee:	e075      	b.n	80021dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80020f0:	4b6b      	ldr	r3, [pc, #428]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	069b      	lsls	r3, r3, #26
 80020fe:	4968      	ldr	r1, [pc, #416]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002104:	e06a      	b.n	80021dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002106:	4b66      	ldr	r3, [pc, #408]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	061b      	lsls	r3, r3, #24
 8002114:	4962      	ldr	r1, [pc, #392]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002116:	4313      	orrs	r3, r2
 8002118:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800211a:	e05f      	b.n	80021dc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69db      	ldr	r3, [r3, #28]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d042      	beq.n	80021aa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002124:	4b5e      	ldr	r3, [pc, #376]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a5d      	ldr	r2, [pc, #372]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800212a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800212e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7fe fd52 	bl	8000bd8 <HAL_GetTick>
 8002134:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002138:	f7fe fd4e 	bl	8000bd8 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e255      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800214a:	4b55      	ldr	r3, [pc, #340]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0f0      	beq.n	8002138 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002156:	f7fe fd6f 	bl	8000c38 <HAL_GetREVID>
 800215a:	4603      	mov	r3, r0
 800215c:	f241 0203 	movw	r2, #4099	; 0x1003
 8002160:	4293      	cmp	r3, r2
 8002162:	d817      	bhi.n	8002194 <HAL_RCC_OscConfig+0x3ec>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a1b      	ldr	r3, [r3, #32]
 8002168:	2b20      	cmp	r3, #32
 800216a:	d108      	bne.n	800217e <HAL_RCC_OscConfig+0x3d6>
 800216c:	4b4c      	ldr	r3, [pc, #304]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002174:	4a4a      	ldr	r2, [pc, #296]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002176:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800217a:	6053      	str	r3, [r2, #4]
 800217c:	e02e      	b.n	80021dc <HAL_RCC_OscConfig+0x434>
 800217e:	4b48      	ldr	r3, [pc, #288]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	069b      	lsls	r3, r3, #26
 800218c:	4944      	ldr	r1, [pc, #272]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800218e:	4313      	orrs	r3, r2
 8002190:	604b      	str	r3, [r1, #4]
 8002192:	e023      	b.n	80021dc <HAL_RCC_OscConfig+0x434>
 8002194:	4b42      	ldr	r3, [pc, #264]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	061b      	lsls	r3, r3, #24
 80021a2:	493f      	ldr	r1, [pc, #252]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60cb      	str	r3, [r1, #12]
 80021a8:	e018      	b.n	80021dc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80021aa:	4b3d      	ldr	r3, [pc, #244]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a3c      	ldr	r2, [pc, #240]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80021b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b6:	f7fe fd0f 	bl	8000bd8 <HAL_GetTick>
 80021ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021bc:	e008      	b.n	80021d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80021be:	f7fe fd0b 	bl	8000bd8 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e212      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021d0:	4b33      	ldr	r3, [pc, #204]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1f0      	bne.n	80021be <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d036      	beq.n	8002256 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	695b      	ldr	r3, [r3, #20]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d019      	beq.n	8002224 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f0:	4b2b      	ldr	r3, [pc, #172]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80021f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021f4:	4a2a      	ldr	r2, [pc, #168]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fc:	f7fe fcec 	bl	8000bd8 <HAL_GetTick>
 8002200:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002204:	f7fe fce8 	bl	8000bd8 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b02      	cmp	r3, #2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e1ef      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002216:	4b22      	ldr	r3, [pc, #136]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002218:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0f0      	beq.n	8002204 <HAL_RCC_OscConfig+0x45c>
 8002222:	e018      	b.n	8002256 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002224:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002226:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002228:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800222a:	f023 0301 	bic.w	r3, r3, #1
 800222e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002230:	f7fe fcd2 	bl	8000bd8 <HAL_GetTick>
 8002234:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002238:	f7fe fcce 	bl	8000bd8 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e1d5      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800224c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f0      	bne.n	8002238 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0320 	and.w	r3, r3, #32
 800225e:	2b00      	cmp	r3, #0
 8002260:	d039      	beq.n	80022d6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d01c      	beq.n	80022a4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800226a:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a0c      	ldr	r2, [pc, #48]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002270:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002274:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002276:	f7fe fcaf 	bl	8000bd8 <HAL_GetTick>
 800227a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800227e:	f7fe fcab 	bl	8000bd8 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e1b2      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002290:	4b03      	ldr	r3, [pc, #12]	; (80022a0 <HAL_RCC_OscConfig+0x4f8>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0f0      	beq.n	800227e <HAL_RCC_OscConfig+0x4d6>
 800229c:	e01b      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
 800229e:	bf00      	nop
 80022a0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022a4:	4b9b      	ldr	r3, [pc, #620]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a9a      	ldr	r2, [pc, #616]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80022aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80022b0:	f7fe fc92 	bl	8000bd8 <HAL_GetTick>
 80022b4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80022b8:	f7fe fc8e 	bl	8000bd8 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e195      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022ca:	4b92      	ldr	r3, [pc, #584]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f000 8081 	beq.w	80023e6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80022e4:	4b8c      	ldr	r3, [pc, #560]	; (8002518 <HAL_RCC_OscConfig+0x770>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a8b      	ldr	r2, [pc, #556]	; (8002518 <HAL_RCC_OscConfig+0x770>)
 80022ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022f0:	f7fe fc72 	bl	8000bd8 <HAL_GetTick>
 80022f4:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80022f8:	f7fe fc6e 	bl	8000bd8 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b64      	cmp	r3, #100	; 0x64
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e175      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800230a:	4b83      	ldr	r3, [pc, #524]	; (8002518 <HAL_RCC_OscConfig+0x770>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002312:	2b00      	cmp	r3, #0
 8002314:	d0f0      	beq.n	80022f8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d106      	bne.n	800232c <HAL_RCC_OscConfig+0x584>
 800231e:	4b7d      	ldr	r3, [pc, #500]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002322:	4a7c      	ldr	r2, [pc, #496]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6713      	str	r3, [r2, #112]	; 0x70
 800232a:	e02d      	b.n	8002388 <HAL_RCC_OscConfig+0x5e0>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d10c      	bne.n	800234e <HAL_RCC_OscConfig+0x5a6>
 8002334:	4b77      	ldr	r3, [pc, #476]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002338:	4a76      	ldr	r2, [pc, #472]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800233a:	f023 0301 	bic.w	r3, r3, #1
 800233e:	6713      	str	r3, [r2, #112]	; 0x70
 8002340:	4b74      	ldr	r3, [pc, #464]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002344:	4a73      	ldr	r2, [pc, #460]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002346:	f023 0304 	bic.w	r3, r3, #4
 800234a:	6713      	str	r3, [r2, #112]	; 0x70
 800234c:	e01c      	b.n	8002388 <HAL_RCC_OscConfig+0x5e0>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	2b05      	cmp	r3, #5
 8002354:	d10c      	bne.n	8002370 <HAL_RCC_OscConfig+0x5c8>
 8002356:	4b6f      	ldr	r3, [pc, #444]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800235a:	4a6e      	ldr	r2, [pc, #440]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	6713      	str	r3, [r2, #112]	; 0x70
 8002362:	4b6c      	ldr	r3, [pc, #432]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002366:	4a6b      	ldr	r2, [pc, #428]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6713      	str	r3, [r2, #112]	; 0x70
 800236e:	e00b      	b.n	8002388 <HAL_RCC_OscConfig+0x5e0>
 8002370:	4b68      	ldr	r3, [pc, #416]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002374:	4a67      	ldr	r2, [pc, #412]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002376:	f023 0301 	bic.w	r3, r3, #1
 800237a:	6713      	str	r3, [r2, #112]	; 0x70
 800237c:	4b65      	ldr	r3, [pc, #404]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800237e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002380:	4a64      	ldr	r2, [pc, #400]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002382:	f023 0304 	bic.w	r3, r3, #4
 8002386:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d015      	beq.n	80023bc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002390:	f7fe fc22 	bl	8000bd8 <HAL_GetTick>
 8002394:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002396:	e00a      	b.n	80023ae <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002398:	f7fe fc1e 	bl	8000bd8 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e123      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023ae:	4b59      	ldr	r3, [pc, #356]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80023b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0ee      	beq.n	8002398 <HAL_RCC_OscConfig+0x5f0>
 80023ba:	e014      	b.n	80023e6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023bc:	f7fe fc0c 	bl	8000bd8 <HAL_GetTick>
 80023c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023c2:	e00a      	b.n	80023da <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c4:	f7fe fc08 	bl	8000bd8 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e10d      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023da:	4b4e      	ldr	r3, [pc, #312]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80023dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1ee      	bne.n	80023c4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 8102 	beq.w	80025f4 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80023f0:	4b48      	ldr	r3, [pc, #288]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80023f8:	2b18      	cmp	r3, #24
 80023fa:	f000 80bd 	beq.w	8002578 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002402:	2b02      	cmp	r3, #2
 8002404:	f040 809e 	bne.w	8002544 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002408:	4b42      	ldr	r3, [pc, #264]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a41      	ldr	r2, [pc, #260]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800240e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002412:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7fe fbe0 	bl	8000bd8 <HAL_GetTick>
 8002418:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800241c:	f7fe fbdc 	bl	8000bd8 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e0e3      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800242e:	4b39      	ldr	r3, [pc, #228]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f0      	bne.n	800241c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800243a:	4b36      	ldr	r3, [pc, #216]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800243c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800243e:	4b37      	ldr	r3, [pc, #220]	; (800251c <HAL_RCC_OscConfig+0x774>)
 8002440:	4013      	ands	r3, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800244a:	0112      	lsls	r2, r2, #4
 800244c:	430a      	orrs	r2, r1
 800244e:	4931      	ldr	r1, [pc, #196]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002450:	4313      	orrs	r3, r2
 8002452:	628b      	str	r3, [r1, #40]	; 0x28
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002458:	3b01      	subs	r3, #1
 800245a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002462:	3b01      	subs	r3, #1
 8002464:	025b      	lsls	r3, r3, #9
 8002466:	b29b      	uxth	r3, r3
 8002468:	431a      	orrs	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246e:	3b01      	subs	r3, #1
 8002470:	041b      	lsls	r3, r3, #16
 8002472:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800247c:	3b01      	subs	r3, #1
 800247e:	061b      	lsls	r3, r3, #24
 8002480:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002484:	4923      	ldr	r1, [pc, #140]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002486:	4313      	orrs	r3, r2
 8002488:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800248a:	4b22      	ldr	r3, [pc, #136]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 800248c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800248e:	4a21      	ldr	r2, [pc, #132]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002496:	4b1f      	ldr	r3, [pc, #124]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800249a:	4b21      	ldr	r3, [pc, #132]	; (8002520 <HAL_RCC_OscConfig+0x778>)
 800249c:	4013      	ands	r3, r2
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024a2:	00d2      	lsls	r2, r2, #3
 80024a4:	491b      	ldr	r1, [pc, #108]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80024aa:	4b1a      	ldr	r3, [pc, #104]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ae:	f023 020c 	bic.w	r2, r3, #12
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	4917      	ldr	r1, [pc, #92]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80024bc:	4b15      	ldr	r3, [pc, #84]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c0:	f023 0202 	bic.w	r2, r3, #2
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c8:	4912      	ldr	r1, [pc, #72]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80024ce:	4b11      	ldr	r3, [pc, #68]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d2:	4a10      	ldr	r2, [pc, #64]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024de:	4a0d      	ldr	r2, [pc, #52]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80024e6:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	4a0a      	ldr	r2, [pc, #40]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80024f2:	4b08      	ldr	r3, [pc, #32]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f6:	4a07      	ldr	r2, [pc, #28]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024fe:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a04      	ldr	r2, [pc, #16]	; (8002514 <HAL_RCC_OscConfig+0x76c>)
 8002504:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250a:	f7fe fb65 	bl	8000bd8 <HAL_GetTick>
 800250e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002510:	e011      	b.n	8002536 <HAL_RCC_OscConfig+0x78e>
 8002512:	bf00      	nop
 8002514:	58024400 	.word	0x58024400
 8002518:	58024800 	.word	0x58024800
 800251c:	fffffc0c 	.word	0xfffffc0c
 8002520:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002524:	f7fe fb58 	bl	8000bd8 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e05f      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002536:	4b32      	ldr	r3, [pc, #200]	; (8002600 <HAL_RCC_OscConfig+0x858>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0f0      	beq.n	8002524 <HAL_RCC_OscConfig+0x77c>
 8002542:	e057      	b.n	80025f4 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002544:	4b2e      	ldr	r3, [pc, #184]	; (8002600 <HAL_RCC_OscConfig+0x858>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a2d      	ldr	r2, [pc, #180]	; (8002600 <HAL_RCC_OscConfig+0x858>)
 800254a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800254e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fb42 	bl	8000bd8 <HAL_GetTick>
 8002554:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002558:	f7fe fb3e 	bl	8000bd8 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e045      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800256a:	4b25      	ldr	r3, [pc, #148]	; (8002600 <HAL_RCC_OscConfig+0x858>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x7b0>
 8002576:	e03d      	b.n	80025f4 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002578:	4b21      	ldr	r3, [pc, #132]	; (8002600 <HAL_RCC_OscConfig+0x858>)
 800257a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800257e:	4b20      	ldr	r3, [pc, #128]	; (8002600 <HAL_RCC_OscConfig+0x858>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002588:	2b01      	cmp	r3, #1
 800258a:	d031      	beq.n	80025f0 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	f003 0203 	and.w	r2, r3, #3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002596:	429a      	cmp	r2, r3
 8002598:	d12a      	bne.n	80025f0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	091b      	lsrs	r3, r3, #4
 800259e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d122      	bne.n	80025f0 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d11a      	bne.n	80025f0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	0a5b      	lsrs	r3, r3, #9
 80025be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d111      	bne.n	80025f0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	0c1b      	lsrs	r3, r3, #16
 80025d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025da:	429a      	cmp	r2, r3
 80025dc:	d108      	bne.n	80025f0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	0e1b      	lsrs	r3, r3, #24
 80025e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e000      	b.n	80025f6 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3730      	adds	r7, #48	; 0x30
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	58024400 	.word	0x58024400

08002604 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e19c      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002618:	4b8a      	ldr	r3, [pc, #552]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 030f 	and.w	r3, r3, #15
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d910      	bls.n	8002648 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b87      	ldr	r3, [pc, #540]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 020f 	bic.w	r2, r3, #15
 800262e:	4985      	ldr	r1, [pc, #532]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b83      	ldr	r3, [pc, #524]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e184      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	2b00      	cmp	r3, #0
 8002652:	d010      	beq.n	8002676 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691a      	ldr	r2, [r3, #16]
 8002658:	4b7b      	ldr	r3, [pc, #492]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002660:	429a      	cmp	r2, r3
 8002662:	d908      	bls.n	8002676 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002664:	4b78      	ldr	r3, [pc, #480]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	4975      	ldr	r1, [pc, #468]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002672:	4313      	orrs	r3, r2
 8002674:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d010      	beq.n	80026a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695a      	ldr	r2, [r3, #20]
 8002686:	4b70      	ldr	r3, [pc, #448]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800268e:	429a      	cmp	r2, r3
 8002690:	d908      	bls.n	80026a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002692:	4b6d      	ldr	r3, [pc, #436]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	496a      	ldr	r1, [pc, #424]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0310 	and.w	r3, r3, #16
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d010      	beq.n	80026d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	699a      	ldr	r2, [r3, #24]
 80026b4:	4b64      	ldr	r3, [pc, #400]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026bc:	429a      	cmp	r2, r3
 80026be:	d908      	bls.n	80026d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80026c0:	4b61      	ldr	r3, [pc, #388]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	495e      	ldr	r1, [pc, #376]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0320 	and.w	r3, r3, #32
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d010      	beq.n	8002700 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69da      	ldr	r2, [r3, #28]
 80026e2:	4b59      	ldr	r3, [pc, #356]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d908      	bls.n	8002700 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80026ee:	4b56      	ldr	r3, [pc, #344]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	4953      	ldr	r1, [pc, #332]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d010      	beq.n	800272e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	4b4d      	ldr	r3, [pc, #308]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 030f 	and.w	r3, r3, #15
 8002718:	429a      	cmp	r2, r3
 800271a:	d908      	bls.n	800272e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800271c:	4b4a      	ldr	r3, [pc, #296]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	f023 020f 	bic.w	r2, r3, #15
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	4947      	ldr	r1, [pc, #284]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 800272a:	4313      	orrs	r3, r2
 800272c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d055      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800273a:	4b43      	ldr	r3, [pc, #268]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	4940      	ldr	r1, [pc, #256]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002748:	4313      	orrs	r3, r2
 800274a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b02      	cmp	r3, #2
 8002752:	d107      	bne.n	8002764 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002754:	4b3c      	ldr	r3, [pc, #240]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d121      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0f6      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	2b03      	cmp	r3, #3
 800276a:	d107      	bne.n	800277c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800276c:	4b36      	ldr	r3, [pc, #216]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d115      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0ea      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d107      	bne.n	8002794 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002784:	4b30      	ldr	r3, [pc, #192]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278c:	2b00      	cmp	r3, #0
 800278e:	d109      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0de      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002794:	4b2c      	ldr	r3, [pc, #176]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e0d6      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027a4:	4b28      	ldr	r3, [pc, #160]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	f023 0207 	bic.w	r2, r3, #7
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4925      	ldr	r1, [pc, #148]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b6:	f7fe fa0f 	bl	8000bd8 <HAL_GetTick>
 80027ba:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027bc:	e00a      	b.n	80027d4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027be:	f7fe fa0b 	bl	8000bd8 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e0be      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027d4:	4b1c      	ldr	r3, [pc, #112]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d1eb      	bne.n	80027be <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d010      	beq.n	8002814 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	4b14      	ldr	r3, [pc, #80]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	f003 030f 	and.w	r3, r3, #15
 80027fe:	429a      	cmp	r2, r3
 8002800:	d208      	bcs.n	8002814 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002802:	4b11      	ldr	r3, [pc, #68]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	f023 020f 	bic.w	r2, r3, #15
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	490e      	ldr	r1, [pc, #56]	; (8002848 <HAL_RCC_ClockConfig+0x244>)
 8002810:	4313      	orrs	r3, r2
 8002812:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 030f 	and.w	r3, r3, #15
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d214      	bcs.n	800284c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	4b08      	ldr	r3, [pc, #32]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 020f 	bic.w	r2, r3, #15
 800282a:	4906      	ldr	r1, [pc, #24]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002832:	4b04      	ldr	r3, [pc, #16]	; (8002844 <HAL_RCC_ClockConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d005      	beq.n	800284c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e086      	b.n	8002952 <HAL_RCC_ClockConfig+0x34e>
 8002844:	52002000 	.word	0x52002000
 8002848:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d010      	beq.n	800287a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	4b3f      	ldr	r3, [pc, #252]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002864:	429a      	cmp	r2, r3
 8002866:	d208      	bcs.n	800287a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002868:	4b3c      	ldr	r3, [pc, #240]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	4939      	ldr	r1, [pc, #228]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 8002876:	4313      	orrs	r3, r2
 8002878:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d010      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	695a      	ldr	r2, [r3, #20]
 800288a:	4b34      	ldr	r3, [pc, #208]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002892:	429a      	cmp	r2, r3
 8002894:	d208      	bcs.n	80028a8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002896:	4b31      	ldr	r3, [pc, #196]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	492e      	ldr	r1, [pc, #184]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d010      	beq.n	80028d6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699a      	ldr	r2, [r3, #24]
 80028b8:	4b28      	ldr	r3, [pc, #160]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d208      	bcs.n	80028d6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80028c4:	4b25      	ldr	r3, [pc, #148]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4922      	ldr	r1, [pc, #136]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0320 	and.w	r3, r3, #32
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d010      	beq.n	8002904 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69da      	ldr	r2, [r3, #28]
 80028e6:	4b1d      	ldr	r3, [pc, #116]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d208      	bcs.n	8002904 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80028f2:	4b1a      	ldr	r3, [pc, #104]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	4917      	ldr	r1, [pc, #92]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 8002900:	4313      	orrs	r3, r2
 8002902:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002904:	f000 f834 	bl	8002970 <HAL_RCC_GetSysClockFreq>
 8002908:	4602      	mov	r2, r0
 800290a:	4b14      	ldr	r3, [pc, #80]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	0a1b      	lsrs	r3, r3, #8
 8002910:	f003 030f 	and.w	r3, r3, #15
 8002914:	4912      	ldr	r1, [pc, #72]	; (8002960 <HAL_RCC_ClockConfig+0x35c>)
 8002916:	5ccb      	ldrb	r3, [r1, r3]
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	fa22 f303 	lsr.w	r3, r2, r3
 8002920:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002922:	4b0e      	ldr	r3, [pc, #56]	; (800295c <HAL_RCC_ClockConfig+0x358>)
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	4a0d      	ldr	r2, [pc, #52]	; (8002960 <HAL_RCC_ClockConfig+0x35c>)
 800292c:	5cd3      	ldrb	r3, [r2, r3]
 800292e:	f003 031f 	and.w	r3, r3, #31
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
 8002938:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <HAL_RCC_ClockConfig+0x360>)
 800293a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800293c:	4a0a      	ldr	r2, [pc, #40]	; (8002968 <HAL_RCC_ClockConfig+0x364>)
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002942:	4b0a      	ldr	r3, [pc, #40]	; (800296c <HAL_RCC_ClockConfig+0x368>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe f8fc 	bl	8000b44 <HAL_InitTick>
 800294c:	4603      	mov	r3, r0
 800294e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002950:	7bfb      	ldrb	r3, [r7, #15]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	58024400 	.word	0x58024400
 8002960:	0800449c 	.word	0x0800449c
 8002964:	24000004 	.word	0x24000004
 8002968:	24000000 	.word	0x24000000
 800296c:	24000008 	.word	0x24000008

08002970 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002970:	b480      	push	{r7}
 8002972:	b089      	sub	sp, #36	; 0x24
 8002974:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002976:	4bb3      	ldr	r3, [pc, #716]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800297e:	2b18      	cmp	r3, #24
 8002980:	f200 8155 	bhi.w	8002c2e <HAL_RCC_GetSysClockFreq+0x2be>
 8002984:	a201      	add	r2, pc, #4	; (adr r2, 800298c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298a:	bf00      	nop
 800298c:	080029f1 	.word	0x080029f1
 8002990:	08002c2f 	.word	0x08002c2f
 8002994:	08002c2f 	.word	0x08002c2f
 8002998:	08002c2f 	.word	0x08002c2f
 800299c:	08002c2f 	.word	0x08002c2f
 80029a0:	08002c2f 	.word	0x08002c2f
 80029a4:	08002c2f 	.word	0x08002c2f
 80029a8:	08002c2f 	.word	0x08002c2f
 80029ac:	08002a17 	.word	0x08002a17
 80029b0:	08002c2f 	.word	0x08002c2f
 80029b4:	08002c2f 	.word	0x08002c2f
 80029b8:	08002c2f 	.word	0x08002c2f
 80029bc:	08002c2f 	.word	0x08002c2f
 80029c0:	08002c2f 	.word	0x08002c2f
 80029c4:	08002c2f 	.word	0x08002c2f
 80029c8:	08002c2f 	.word	0x08002c2f
 80029cc:	08002a1d 	.word	0x08002a1d
 80029d0:	08002c2f 	.word	0x08002c2f
 80029d4:	08002c2f 	.word	0x08002c2f
 80029d8:	08002c2f 	.word	0x08002c2f
 80029dc:	08002c2f 	.word	0x08002c2f
 80029e0:	08002c2f 	.word	0x08002c2f
 80029e4:	08002c2f 	.word	0x08002c2f
 80029e8:	08002c2f 	.word	0x08002c2f
 80029ec:	08002a23 	.word	0x08002a23
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80029f0:	4b94      	ldr	r3, [pc, #592]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0320 	and.w	r3, r3, #32
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d009      	beq.n	8002a10 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80029fc:	4b91      	ldr	r3, [pc, #580]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	08db      	lsrs	r3, r3, #3
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	4a90      	ldr	r2, [pc, #576]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a08:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002a0e:	e111      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002a10:	4b8d      	ldr	r3, [pc, #564]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a12:	61bb      	str	r3, [r7, #24]
    break;
 8002a14:	e10e      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002a16:	4b8d      	ldr	r3, [pc, #564]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002a18:	61bb      	str	r3, [r7, #24]
    break;
 8002a1a:	e10b      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002a1c:	4b8c      	ldr	r3, [pc, #560]	; (8002c50 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002a1e:	61bb      	str	r3, [r7, #24]
    break;
 8002a20:	e108      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002a22:	4b88      	ldr	r3, [pc, #544]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002a2c:	4b85      	ldr	r3, [pc, #532]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a36:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002a38:	4b82      	ldr	r3, [pc, #520]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002a42:	4b80      	ldr	r3, [pc, #512]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a46:	08db      	lsrs	r3, r3, #3
 8002a48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
 8002a52:	ee07 3a90 	vmov	s15, r3
 8002a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80e1 	beq.w	8002c28 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	f000 8083 	beq.w	8002b74 <HAL_RCC_GetSysClockFreq+0x204>
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	f200 80a1 	bhi.w	8002bb8 <HAL_RCC_GetSysClockFreq+0x248>
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_RCC_GetSysClockFreq+0x114>
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d056      	beq.n	8002b30 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002a82:	e099      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a84:	4b6f      	ldr	r3, [pc, #444]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d02d      	beq.n	8002aec <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002a90:	4b6c      	ldr	r3, [pc, #432]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	08db      	lsrs	r3, r3, #3
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	4a6b      	ldr	r2, [pc, #428]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	ee07 3a90 	vmov	s15, r3
 8002aa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	ee07 3a90 	vmov	s15, r3
 8002ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002aba:	4b62      	ldr	r3, [pc, #392]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ac2:	ee07 3a90 	vmov	s15, r3
 8002ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aca:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ace:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002c54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ada:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002aea:	e087      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	ee07 3a90 	vmov	s15, r3
 8002af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002af6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002c58 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002afe:	4b51      	ldr	r3, [pc, #324]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b06:	ee07 3a90 	vmov	s15, r3
 8002b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b12:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002c54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b2e:	e065      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	ee07 3a90 	vmov	s15, r3
 8002b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b3a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002c5c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b42:	4b40      	ldr	r3, [pc, #256]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b4a:	ee07 3a90 	vmov	s15, r3
 8002b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b52:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b56:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002c54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b72:	e043      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	ee07 3a90 	vmov	s15, r3
 8002b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b7e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002c60 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b86:	4b2f      	ldr	r3, [pc, #188]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b8e:	ee07 3a90 	vmov	s15, r3
 8002b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b96:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b9a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002c54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ba6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002bb6:	e021      	b.n	8002bfc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	ee07 3a90 	vmov	s15, r3
 8002bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002c5c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bca:	4b1e      	ldr	r3, [pc, #120]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bd2:	ee07 3a90 	vmov	s15, r3
 8002bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bda:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bde:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002c54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002bfa:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c00:	0a5b      	lsrs	r3, r3, #9
 8002c02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c06:	3301      	adds	r3, #1
 8002c08:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	ee07 3a90 	vmov	s15, r3
 8002c10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c14:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c20:	ee17 3a90 	vmov	r3, s15
 8002c24:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8002c26:	e005      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	61bb      	str	r3, [r7, #24]
    break;
 8002c2c:	e002      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8002c2e:	4b07      	ldr	r3, [pc, #28]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002c30:	61bb      	str	r3, [r7, #24]
    break;
 8002c32:	bf00      	nop
  }

  return sysclockfreq;
 8002c34:	69bb      	ldr	r3, [r7, #24]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3724      	adds	r7, #36	; 0x24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	58024400 	.word	0x58024400
 8002c48:	03d09000 	.word	0x03d09000
 8002c4c:	003d0900 	.word	0x003d0900
 8002c50:	007a1200 	.word	0x007a1200
 8002c54:	46000000 	.word	0x46000000
 8002c58:	4c742400 	.word	0x4c742400
 8002c5c:	4a742400 	.word	0x4a742400
 8002c60:	4af42400 	.word	0x4af42400

08002c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002c6a:	f7ff fe81 	bl	8002970 <HAL_RCC_GetSysClockFreq>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	0a1b      	lsrs	r3, r3, #8
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	490f      	ldr	r1, [pc, #60]	; (8002cb8 <HAL_RCC_GetHCLKFreq+0x54>)
 8002c7c:	5ccb      	ldrb	r3, [r1, r3]
 8002c7e:	f003 031f 	and.w	r3, r3, #31
 8002c82:	fa22 f303 	lsr.w	r3, r2, r3
 8002c86:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c88:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	f003 030f 	and.w	r3, r3, #15
 8002c90:	4a09      	ldr	r2, [pc, #36]	; (8002cb8 <HAL_RCC_GetHCLKFreq+0x54>)
 8002c92:	5cd3      	ldrb	r3, [r2, r3]
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9e:	4a07      	ldr	r2, [pc, #28]	; (8002cbc <HAL_RCC_GetHCLKFreq+0x58>)
 8002ca0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ca2:	4a07      	ldr	r2, [pc, #28]	; (8002cc0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002ca8:	4b04      	ldr	r3, [pc, #16]	; (8002cbc <HAL_RCC_GetHCLKFreq+0x58>)
 8002caa:	681b      	ldr	r3, [r3, #0]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	58024400 	.word	0x58024400
 8002cb8:	0800449c 	.word	0x0800449c
 8002cbc:	24000004 	.word	0x24000004
 8002cc0:	24000000 	.word	0x24000000

08002cc4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ccc:	2300      	movs	r3, #0
 8002cce:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d03f      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ce4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ce8:	d02a      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002cea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002cee:	d824      	bhi.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cf0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002cf4:	d018      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cf6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002cfa:	d81e      	bhi.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d04:	d007      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d06:	e018      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d08:	4ba3      	ldr	r3, [pc, #652]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0c:	4aa2      	ldr	r2, [pc, #648]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d12:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002d14:	e015      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	3304      	adds	r3, #4
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f000 ff17 	bl	8003b50 <RCCEx_PLL2_Config>
 8002d22:	4603      	mov	r3, r0
 8002d24:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002d26:	e00c      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3324      	adds	r3, #36	; 0x24
 8002d2c:	2102      	movs	r1, #2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 ffc0 	bl	8003cb4 <RCCEx_PLL3_Config>
 8002d34:	4603      	mov	r3, r0
 8002d36:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002d38:	e003      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	75fb      	strb	r3, [r7, #23]
      break;
 8002d3e:	e000      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d42:	7dfb      	ldrb	r3, [r7, #23]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d109      	bne.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002d48:	4b93      	ldr	r3, [pc, #588]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d54:	4990      	ldr	r1, [pc, #576]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	650b      	str	r3, [r1, #80]	; 0x50
 8002d5a:	e001      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d5c:	7dfb      	ldrb	r3, [r7, #23]
 8002d5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d03d      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d826      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002d74:	a201      	add	r2, pc, #4	; (adr r2, 8002d7c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8002d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7a:	bf00      	nop
 8002d7c:	08002d91 	.word	0x08002d91
 8002d80:	08002d9f 	.word	0x08002d9f
 8002d84:	08002db1 	.word	0x08002db1
 8002d88:	08002dc9 	.word	0x08002dc9
 8002d8c:	08002dc9 	.word	0x08002dc9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d90:	4b81      	ldr	r3, [pc, #516]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d94:	4a80      	ldr	r2, [pc, #512]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d9a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002d9c:	e015      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	3304      	adds	r3, #4
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f000 fed3 	bl	8003b50 <RCCEx_PLL2_Config>
 8002daa:	4603      	mov	r3, r0
 8002dac:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002dae:	e00c      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	3324      	adds	r3, #36	; 0x24
 8002db4:	2100      	movs	r1, #0
 8002db6:	4618      	mov	r0, r3
 8002db8:	f000 ff7c 	bl	8003cb4 <RCCEx_PLL3_Config>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002dc0:	e003      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	75fb      	strb	r3, [r7, #23]
      break;
 8002dc6:	e000      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002dc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d109      	bne.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002dd0:	4b71      	ldr	r3, [pc, #452]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002dd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd4:	f023 0207 	bic.w	r2, r3, #7
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ddc:	496e      	ldr	r1, [pc, #440]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	650b      	str	r3, [r1, #80]	; 0x50
 8002de2:	e001      	b.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de4:	7dfb      	ldrb	r3, [r7, #23]
 8002de6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d042      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dfc:	d02b      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8002dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e02:	d825      	bhi.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002e04:	2bc0      	cmp	r3, #192	; 0xc0
 8002e06:	d028      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002e08:	2bc0      	cmp	r3, #192	; 0xc0
 8002e0a:	d821      	bhi.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002e0c:	2b80      	cmp	r3, #128	; 0x80
 8002e0e:	d016      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002e10:	2b80      	cmp	r3, #128	; 0x80
 8002e12:	d81d      	bhi.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d002      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002e18:	2b40      	cmp	r3, #64	; 0x40
 8002e1a:	d007      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002e1c:	e018      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e1e:	4b5e      	ldr	r3, [pc, #376]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e22:	4a5d      	ldr	r2, [pc, #372]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e28:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002e2a:	e017      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	2100      	movs	r1, #0
 8002e32:	4618      	mov	r0, r3
 8002e34:	f000 fe8c 	bl	8003b50 <RCCEx_PLL2_Config>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002e3c:	e00e      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3324      	adds	r3, #36	; 0x24
 8002e42:	2100      	movs	r1, #0
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 ff35 	bl	8003cb4 <RCCEx_PLL3_Config>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002e4e:	e005      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	75fb      	strb	r3, [r7, #23]
      break;
 8002e54:	e002      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8002e56:	bf00      	nop
 8002e58:	e000      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8002e5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e5c:	7dfb      	ldrb	r3, [r7, #23]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d109      	bne.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002e62:	4b4d      	ldr	r3, [pc, #308]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e66:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6e:	494a      	ldr	r1, [pc, #296]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	650b      	str	r3, [r1, #80]	; 0x50
 8002e74:	e001      	b.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
 8002e78:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d049      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002e8c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e90:	d030      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8002e92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e96:	d82a      	bhi.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002e98:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002e9c:	d02c      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002e9e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002ea2:	d824      	bhi.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002ea4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ea8:	d018      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x218>
 8002eaa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eae:	d81e      	bhi.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002eb4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002eb8:	d007      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002eba:	e018      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ebc:	4b36      	ldr	r3, [pc, #216]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec0:	4a35      	ldr	r2, [pc, #212]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ec2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ec6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002ec8:	e017      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	2100      	movs	r1, #0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f000 fe3d 	bl	8003b50 <RCCEx_PLL2_Config>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002eda:	e00e      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3324      	adds	r3, #36	; 0x24
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 fee6 	bl	8003cb4 <RCCEx_PLL3_Config>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002eec:	e005      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	75fb      	strb	r3, [r7, #23]
      break;
 8002ef2:	e002      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002ef4:	bf00      	nop
 8002ef6:	e000      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002ef8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002efa:	7dfb      	ldrb	r3, [r7, #23]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10a      	bne.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002f00:	4b25      	ldr	r3, [pc, #148]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f04:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002f0e:	4922      	ldr	r1, [pc, #136]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	658b      	str	r3, [r1, #88]	; 0x58
 8002f14:	e001      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f16:	7dfb      	ldrb	r3, [r7, #23]
 8002f18:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d04b      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002f2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f30:	d030      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8002f32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f36:	d82a      	bhi.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002f38:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002f3c:	d02e      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8002f3e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002f42:	d824      	bhi.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002f44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f48:	d018      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002f4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f4e:	d81e      	bhi.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f58:	d007      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002f5a:	e018      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f5c:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f60:	4a0d      	ldr	r2, [pc, #52]	; (8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002f62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f66:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002f68:	e019      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3304      	adds	r3, #4
 8002f6e:	2100      	movs	r1, #0
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 fded 	bl	8003b50 <RCCEx_PLL2_Config>
 8002f76:	4603      	mov	r3, r0
 8002f78:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002f7a:	e010      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3324      	adds	r3, #36	; 0x24
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 fe96 	bl	8003cb4 <RCCEx_PLL3_Config>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002f8c:	e007      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	75fb      	strb	r3, [r7, #23]
      break;
 8002f92:	e004      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8002f94:	bf00      	nop
 8002f96:	e002      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002f98:	58024400 	.word	0x58024400
      break;
 8002f9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10a      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002fa4:	4b99      	ldr	r3, [pc, #612]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002fb2:	4996      	ldr	r1, [pc, #600]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	658b      	str	r3, [r1, #88]	; 0x58
 8002fb8:	e001      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d032      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fce:	2b30      	cmp	r3, #48	; 0x30
 8002fd0:	d01c      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002fd2:	2b30      	cmp	r3, #48	; 0x30
 8002fd4:	d817      	bhi.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002fd6:	2b20      	cmp	r3, #32
 8002fd8:	d00c      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8002fda:	2b20      	cmp	r3, #32
 8002fdc:	d813      	bhi.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d016      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002fe2:	2b10      	cmp	r3, #16
 8002fe4:	d10f      	bne.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fe6:	4b89      	ldr	r3, [pc, #548]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fea:	4a88      	ldr	r2, [pc, #544]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002ff2:	e00e      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	2102      	movs	r1, #2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 fda8 	bl	8003b50 <RCCEx_PLL2_Config>
 8003000:	4603      	mov	r3, r0
 8003002:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003004:	e005      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	75fb      	strb	r3, [r7, #23]
      break;
 800300a:	e002      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800300c:	bf00      	nop
 800300e:	e000      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003010:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003012:	7dfb      	ldrb	r3, [r7, #23]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d109      	bne.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003018:	4b7c      	ldr	r3, [pc, #496]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800301a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003024:	4979      	ldr	r1, [pc, #484]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003026:	4313      	orrs	r3, r2
 8003028:	64cb      	str	r3, [r1, #76]	; 0x4c
 800302a:	e001      	b.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800302c:	7dfb      	ldrb	r3, [r7, #23]
 800302e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d047      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003040:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003044:	d030      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003046:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800304a:	d82a      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800304c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003050:	d02c      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003052:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003056:	d824      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003058:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800305c:	d018      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800305e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003062:	d81e      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8003068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800306c:	d007      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800306e:	e018      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003070:	4b66      	ldr	r3, [pc, #408]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003074:	4a65      	ldr	r2, [pc, #404]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003076:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800307a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800307c:	e017      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	2100      	movs	r1, #0
 8003084:	4618      	mov	r0, r3
 8003086:	f000 fd63 	bl	8003b50 <RCCEx_PLL2_Config>
 800308a:	4603      	mov	r3, r0
 800308c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800308e:	e00e      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3324      	adds	r3, #36	; 0x24
 8003094:	2100      	movs	r1, #0
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fe0c 	bl	8003cb4 <RCCEx_PLL3_Config>
 800309c:	4603      	mov	r3, r0
 800309e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80030a0:	e005      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	75fb      	strb	r3, [r7, #23]
      break;
 80030a6:	e002      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80030a8:	bf00      	nop
 80030aa:	e000      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80030ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030ae:	7dfb      	ldrb	r3, [r7, #23]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d109      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80030b4:	4b55      	ldr	r3, [pc, #340]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80030b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030b8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c0:	4952      	ldr	r1, [pc, #328]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	650b      	str	r3, [r1, #80]	; 0x50
 80030c6:	e001      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c8:	7dfb      	ldrb	r3, [r7, #23]
 80030ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d049      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030e0:	d02e      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80030e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030e6:	d828      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x476>
 80030e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030ec:	d02a      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80030ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030f2:	d822      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x476>
 80030f4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80030f8:	d026      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x484>
 80030fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80030fe:	d81c      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003100:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003104:	d010      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8003106:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800310a:	d816      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01d      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003114:	d111      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3304      	adds	r3, #4
 800311a:	2101      	movs	r1, #1
 800311c:	4618      	mov	r0, r3
 800311e:	f000 fd17 	bl	8003b50 <RCCEx_PLL2_Config>
 8003122:	4603      	mov	r3, r0
 8003124:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003126:	e012      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3324      	adds	r3, #36	; 0x24
 800312c:	2101      	movs	r1, #1
 800312e:	4618      	mov	r0, r3
 8003130:	f000 fdc0 	bl	8003cb4 <RCCEx_PLL3_Config>
 8003134:	4603      	mov	r3, r0
 8003136:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003138:	e009      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	75fb      	strb	r3, [r7, #23]
      break;
 800313e:	e006      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003140:	bf00      	nop
 8003142:	e004      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003144:	bf00      	nop
 8003146:	e002      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003148:	bf00      	nop
 800314a:	e000      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800314c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800314e:	7dfb      	ldrb	r3, [r7, #23]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d109      	bne.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003154:	4b2d      	ldr	r3, [pc, #180]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003158:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003160:	492a      	ldr	r1, [pc, #168]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003162:	4313      	orrs	r3, r2
 8003164:	650b      	str	r3, [r1, #80]	; 0x50
 8003166:	e001      	b.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003168:	7dfb      	ldrb	r3, [r7, #23]
 800316a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d04d      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800317e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003182:	d02e      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003184:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003188:	d828      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 800318a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800318e:	d02a      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8003190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003194:	d822      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003196:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800319a:	d026      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x526>
 800319c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80031a0:	d81c      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 80031a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031a6:	d010      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x506>
 80031a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031ac:	d816      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d01d      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80031b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031b6:	d111      	bne.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3304      	adds	r3, #4
 80031bc:	2101      	movs	r1, #1
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 fcc6 	bl	8003b50 <RCCEx_PLL2_Config>
 80031c4:	4603      	mov	r3, r0
 80031c6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80031c8:	e012      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3324      	adds	r3, #36	; 0x24
 80031ce:	2101      	movs	r1, #1
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fd6f 	bl	8003cb4 <RCCEx_PLL3_Config>
 80031d6:	4603      	mov	r3, r0
 80031d8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80031da:	e009      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	75fb      	strb	r3, [r7, #23]
      break;
 80031e0:	e006      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80031e2:	bf00      	nop
 80031e4:	e004      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80031e6:	bf00      	nop
 80031e8:	e002      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80031ea:	bf00      	nop
 80031ec:	e000      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80031ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031f0:	7dfb      	ldrb	r3, [r7, #23]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10c      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80031f6:	4b05      	ldr	r3, [pc, #20]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80031f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003204:	4901      	ldr	r1, [pc, #4]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003206:	4313      	orrs	r3, r2
 8003208:	658b      	str	r3, [r1, #88]	; 0x58
 800320a:	e003      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800320c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003210:	7dfb      	ldrb	r3, [r7, #23]
 8003212:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d02f      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003228:	d00e      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x584>
 800322a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800322e:	d814      	bhi.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003230:	2b00      	cmp	r3, #0
 8003232:	d015      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003234:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003238:	d10f      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800323a:	4baf      	ldr	r3, [pc, #700]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800323c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323e:	4aae      	ldr	r2, [pc, #696]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003244:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003246:	e00c      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3304      	adds	r3, #4
 800324c:	2101      	movs	r1, #1
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fc7e 	bl	8003b50 <RCCEx_PLL2_Config>
 8003254:	4603      	mov	r3, r0
 8003256:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003258:	e003      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	75fb      	strb	r3, [r7, #23]
      break;
 800325e:	e000      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8003260:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003262:	7dfb      	ldrb	r3, [r7, #23]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d109      	bne.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003268:	4ba3      	ldr	r3, [pc, #652]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800326a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800326c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003274:	49a0      	ldr	r1, [pc, #640]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003276:	4313      	orrs	r3, r2
 8003278:	650b      	str	r3, [r1, #80]	; 0x50
 800327a:	e001      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800327c:	7dfb      	ldrb	r3, [r7, #23]
 800327e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d032      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003290:	2b03      	cmp	r3, #3
 8003292:	d81b      	bhi.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003294:	a201      	add	r2, pc, #4	; (adr r2, 800329c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8003296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329a:	bf00      	nop
 800329c:	080032d3 	.word	0x080032d3
 80032a0:	080032ad 	.word	0x080032ad
 80032a4:	080032bb 	.word	0x080032bb
 80032a8:	080032d3 	.word	0x080032d3
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032ac:	4b92      	ldr	r3, [pc, #584]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80032ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b0:	4a91      	ldr	r2, [pc, #580]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80032b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80032b8:	e00c      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3304      	adds	r3, #4
 80032be:	2102      	movs	r1, #2
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fc45 	bl	8003b50 <RCCEx_PLL2_Config>
 80032c6:	4603      	mov	r3, r0
 80032c8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80032ca:	e003      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	75fb      	strb	r3, [r7, #23]
      break;
 80032d0:	e000      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80032d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032d4:	7dfb      	ldrb	r3, [r7, #23]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d109      	bne.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80032da:	4b87      	ldr	r3, [pc, #540]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80032dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032de:	f023 0203 	bic.w	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e6:	4984      	ldr	r1, [pc, #528]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	64cb      	str	r3, [r1, #76]	; 0x4c
 80032ec:	e001      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ee:	7dfb      	ldrb	r3, [r7, #23]
 80032f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 8086 	beq.w	800340c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003300:	4b7e      	ldr	r3, [pc, #504]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a7d      	ldr	r2, [pc, #500]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800330c:	f7fd fc64 	bl	8000bd8 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003312:	e009      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003314:	f7fd fc60 	bl	8000bd8 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	; 0x64
 8003320:	d902      	bls.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	75fb      	strb	r3, [r7, #23]
        break;
 8003326:	e005      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003328:	4b74      	ldr	r3, [pc, #464]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0ef      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003334:	7dfb      	ldrb	r3, [r7, #23]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d166      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800333a:	4b6f      	ldr	r3, [pc, #444]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800333c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003344:	4053      	eors	r3, r2
 8003346:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800334a:	2b00      	cmp	r3, #0
 800334c:	d013      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800334e:	4b6a      	ldr	r3, [pc, #424]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003352:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003356:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003358:	4b67      	ldr	r3, [pc, #412]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800335a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335c:	4a66      	ldr	r2, [pc, #408]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800335e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003362:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003364:	4b64      	ldr	r3, [pc, #400]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003368:	4a63      	ldr	r2, [pc, #396]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800336a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800336e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003370:	4a61      	ldr	r2, [pc, #388]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800337c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003380:	d115      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003382:	f7fd fc29 	bl	8000bd8 <HAL_GetTick>
 8003386:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003388:	e00b      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800338a:	f7fd fc25 	bl	8000bd8 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	f241 3288 	movw	r2, #5000	; 0x1388
 8003398:	4293      	cmp	r3, r2
 800339a:	d902      	bls.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	75fb      	strb	r3, [r7, #23]
            break;
 80033a0:	e005      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033a2:	4b55      	ldr	r3, [pc, #340]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0ed      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80033ae:	7dfb      	ldrb	r3, [r7, #23]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d126      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80033ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033c2:	d10d      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80033c4:	4b4c      	ldr	r3, [pc, #304]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80033d2:	0919      	lsrs	r1, r3, #4
 80033d4:	4b4a      	ldr	r3, [pc, #296]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80033d6:	400b      	ands	r3, r1
 80033d8:	4947      	ldr	r1, [pc, #284]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	610b      	str	r3, [r1, #16]
 80033de:	e005      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x728>
 80033e0:	4b45      	ldr	r3, [pc, #276]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	4a44      	ldr	r2, [pc, #272]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033e6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80033ea:	6113      	str	r3, [r2, #16]
 80033ec:	4b42      	ldr	r3, [pc, #264]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80033f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033fa:	493f      	ldr	r1, [pc, #252]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	670b      	str	r3, [r1, #112]	; 0x70
 8003400:	e004      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003402:	7dfb      	ldrb	r3, [r7, #23]
 8003404:	75bb      	strb	r3, [r7, #22]
 8003406:	e001      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003408:	7dfb      	ldrb	r3, [r7, #23]
 800340a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	f000 8085 	beq.w	8003524 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800341e:	2b28      	cmp	r3, #40	; 0x28
 8003420:	d866      	bhi.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003422:	a201      	add	r2, pc, #4	; (adr r2, 8003428 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003428:	08003505 	.word	0x08003505
 800342c:	080034f1 	.word	0x080034f1
 8003430:	080034f1 	.word	0x080034f1
 8003434:	080034f1 	.word	0x080034f1
 8003438:	080034f1 	.word	0x080034f1
 800343c:	080034f1 	.word	0x080034f1
 8003440:	080034f1 	.word	0x080034f1
 8003444:	080034f1 	.word	0x080034f1
 8003448:	080034cd 	.word	0x080034cd
 800344c:	080034f1 	.word	0x080034f1
 8003450:	080034f1 	.word	0x080034f1
 8003454:	080034f1 	.word	0x080034f1
 8003458:	080034f1 	.word	0x080034f1
 800345c:	080034f1 	.word	0x080034f1
 8003460:	080034f1 	.word	0x080034f1
 8003464:	080034f1 	.word	0x080034f1
 8003468:	080034df 	.word	0x080034df
 800346c:	080034f1 	.word	0x080034f1
 8003470:	080034f1 	.word	0x080034f1
 8003474:	080034f1 	.word	0x080034f1
 8003478:	080034f1 	.word	0x080034f1
 800347c:	080034f1 	.word	0x080034f1
 8003480:	080034f1 	.word	0x080034f1
 8003484:	080034f1 	.word	0x080034f1
 8003488:	08003505 	.word	0x08003505
 800348c:	080034f1 	.word	0x080034f1
 8003490:	080034f1 	.word	0x080034f1
 8003494:	080034f1 	.word	0x080034f1
 8003498:	080034f1 	.word	0x080034f1
 800349c:	080034f1 	.word	0x080034f1
 80034a0:	080034f1 	.word	0x080034f1
 80034a4:	080034f1 	.word	0x080034f1
 80034a8:	08003505 	.word	0x08003505
 80034ac:	080034f1 	.word	0x080034f1
 80034b0:	080034f1 	.word	0x080034f1
 80034b4:	080034f1 	.word	0x080034f1
 80034b8:	080034f1 	.word	0x080034f1
 80034bc:	080034f1 	.word	0x080034f1
 80034c0:	080034f1 	.word	0x080034f1
 80034c4:	080034f1 	.word	0x080034f1
 80034c8:	08003505 	.word	0x08003505
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3304      	adds	r3, #4
 80034d0:	2101      	movs	r1, #1
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 fb3c 	bl	8003b50 <RCCEx_PLL2_Config>
 80034d8:	4603      	mov	r3, r0
 80034da:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80034dc:	e013      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	3324      	adds	r3, #36	; 0x24
 80034e2:	2101      	movs	r1, #1
 80034e4:	4618      	mov	r0, r3
 80034e6:	f000 fbe5 	bl	8003cb4 <RCCEx_PLL3_Config>
 80034ea:	4603      	mov	r3, r0
 80034ec:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80034ee:	e00a      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	75fb      	strb	r3, [r7, #23]
      break;
 80034f4:	e007      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80034f6:	bf00      	nop
 80034f8:	58024400 	.word	0x58024400
 80034fc:	58024800 	.word	0x58024800
 8003500:	00ffffcf 	.word	0x00ffffcf
      break;
 8003504:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003506:	7dfb      	ldrb	r3, [r7, #23]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d109      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800350c:	4b96      	ldr	r3, [pc, #600]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003510:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003518:	4993      	ldr	r1, [pc, #588]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800351a:	4313      	orrs	r3, r2
 800351c:	654b      	str	r3, [r1, #84]	; 0x54
 800351e:	e001      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003520:	7dfb      	ldrb	r3, [r7, #23]
 8003522:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d038      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003534:	2b05      	cmp	r3, #5
 8003536:	d821      	bhi.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8003538:	a201      	add	r2, pc, #4	; (adr r2, 8003540 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800353a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353e:	bf00      	nop
 8003540:	08003583 	.word	0x08003583
 8003544:	08003559 	.word	0x08003559
 8003548:	0800356b 	.word	0x0800356b
 800354c:	08003583 	.word	0x08003583
 8003550:	08003583 	.word	0x08003583
 8003554:	08003583 	.word	0x08003583
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	3304      	adds	r3, #4
 800355c:	2101      	movs	r1, #1
 800355e:	4618      	mov	r0, r3
 8003560:	f000 faf6 	bl	8003b50 <RCCEx_PLL2_Config>
 8003564:	4603      	mov	r3, r0
 8003566:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003568:	e00c      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	3324      	adds	r3, #36	; 0x24
 800356e:	2101      	movs	r1, #1
 8003570:	4618      	mov	r0, r3
 8003572:	f000 fb9f 	bl	8003cb4 <RCCEx_PLL3_Config>
 8003576:	4603      	mov	r3, r0
 8003578:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800357a:	e003      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	75fb      	strb	r3, [r7, #23]
      break;
 8003580:	e000      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8003582:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003584:	7dfb      	ldrb	r3, [r7, #23]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d109      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800358a:	4b77      	ldr	r3, [pc, #476]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800358c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358e:	f023 0207 	bic.w	r2, r3, #7
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003596:	4974      	ldr	r1, [pc, #464]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	654b      	str	r3, [r1, #84]	; 0x54
 800359c:	e001      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800359e:	7dfb      	ldrb	r3, [r7, #23]
 80035a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0304 	and.w	r3, r3, #4
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d03a      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b4:	2b05      	cmp	r3, #5
 80035b6:	d821      	bhi.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x938>
 80035b8:	a201      	add	r2, pc, #4	; (adr r2, 80035c0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 80035ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035be:	bf00      	nop
 80035c0:	08003603 	.word	0x08003603
 80035c4:	080035d9 	.word	0x080035d9
 80035c8:	080035eb 	.word	0x080035eb
 80035cc:	08003603 	.word	0x08003603
 80035d0:	08003603 	.word	0x08003603
 80035d4:	08003603 	.word	0x08003603
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3304      	adds	r3, #4
 80035dc:	2101      	movs	r1, #1
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 fab6 	bl	8003b50 <RCCEx_PLL2_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80035e8:	e00c      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	3324      	adds	r3, #36	; 0x24
 80035ee:	2101      	movs	r1, #1
 80035f0:	4618      	mov	r0, r3
 80035f2:	f000 fb5f 	bl	8003cb4 <RCCEx_PLL3_Config>
 80035f6:	4603      	mov	r3, r0
 80035f8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80035fa:	e003      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003600:	e000      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003602:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10a      	bne.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800360a:	4b57      	ldr	r3, [pc, #348]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800360c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360e:	f023 0207 	bic.w	r2, r3, #7
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003618:	4953      	ldr	r1, [pc, #332]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800361a:	4313      	orrs	r3, r2
 800361c:	658b      	str	r3, [r1, #88]	; 0x58
 800361e:	e001      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003620:	7dfb      	ldrb	r3, [r7, #23]
 8003622:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0320 	and.w	r3, r3, #32
 800362c:	2b00      	cmp	r3, #0
 800362e:	d04b      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003636:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800363a:	d02e      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800363c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003640:	d828      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003646:	d02a      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800364c:	d822      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800364e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003652:	d026      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003654:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003658:	d81c      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800365a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800365e:	d010      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003660:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003664:	d816      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d01d      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800366a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800366e:	d111      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3304      	adds	r3, #4
 8003674:	2100      	movs	r1, #0
 8003676:	4618      	mov	r0, r3
 8003678:	f000 fa6a 	bl	8003b50 <RCCEx_PLL2_Config>
 800367c:	4603      	mov	r3, r0
 800367e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003680:	e012      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	3324      	adds	r3, #36	; 0x24
 8003686:	2102      	movs	r1, #2
 8003688:	4618      	mov	r0, r3
 800368a:	f000 fb13 	bl	8003cb4 <RCCEx_PLL3_Config>
 800368e:	4603      	mov	r3, r0
 8003690:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003692:	e009      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	75fb      	strb	r3, [r7, #23]
      break;
 8003698:	e006      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800369a:	bf00      	nop
 800369c:	e004      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800369e:	bf00      	nop
 80036a0:	e002      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80036a2:	bf00      	nop
 80036a4:	e000      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80036a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036a8:	7dfb      	ldrb	r3, [r7, #23]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036ae:	4b2e      	ldr	r3, [pc, #184]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80036b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036bc:	492a      	ldr	r1, [pc, #168]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	654b      	str	r3, [r1, #84]	; 0x54
 80036c2:	e001      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
 80036c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d04d      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036da:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80036de:	d02e      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80036e0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80036e4:	d828      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80036e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ea:	d02a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80036ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f0:	d822      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80036f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036f6:	d026      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80036f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036fc:	d81c      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80036fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003702:	d010      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003704:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003708:	d816      	bhi.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d01d      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800370e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003712:	d111      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3304      	adds	r3, #4
 8003718:	2100      	movs	r1, #0
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fa18 	bl	8003b50 <RCCEx_PLL2_Config>
 8003720:	4603      	mov	r3, r0
 8003722:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003724:	e012      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	3324      	adds	r3, #36	; 0x24
 800372a:	2102      	movs	r1, #2
 800372c:	4618      	mov	r0, r3
 800372e:	f000 fac1 	bl	8003cb4 <RCCEx_PLL3_Config>
 8003732:	4603      	mov	r3, r0
 8003734:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003736:	e009      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	75fb      	strb	r3, [r7, #23]
      break;
 800373c:	e006      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800373e:	bf00      	nop
 8003740:	e004      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003742:	bf00      	nop
 8003744:	e002      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003746:	bf00      	nop
 8003748:	e000      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800374a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800374c:	7dfb      	ldrb	r3, [r7, #23]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10c      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003756:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003760:	4901      	ldr	r1, [pc, #4]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003762:	4313      	orrs	r3, r2
 8003764:	658b      	str	r3, [r1, #88]	; 0x58
 8003766:	e003      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003768:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800376c:	7dfb      	ldrb	r3, [r7, #23]
 800376e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003778:	2b00      	cmp	r3, #0
 800377a:	d04b      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003782:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003786:	d02e      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003788:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800378c:	d828      	bhi.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800378e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003792:	d02a      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003794:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003798:	d822      	bhi.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800379a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800379e:	d026      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80037a0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80037a4:	d81c      	bhi.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80037a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037aa:	d010      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80037ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037b0:	d816      	bhi.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d01d      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80037b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ba:	d111      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3304      	adds	r3, #4
 80037c0:	2100      	movs	r1, #0
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 f9c4 	bl	8003b50 <RCCEx_PLL2_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80037cc:	e012      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	3324      	adds	r3, #36	; 0x24
 80037d2:	2102      	movs	r1, #2
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 fa6d 	bl	8003cb4 <RCCEx_PLL3_Config>
 80037da:	4603      	mov	r3, r0
 80037dc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80037de:	e009      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	75fb      	strb	r3, [r7, #23]
      break;
 80037e4:	e006      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80037e6:	bf00      	nop
 80037e8:	e004      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80037ea:	bf00      	nop
 80037ec:	e002      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80037ee:	bf00      	nop
 80037f0:	e000      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80037f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037f4:	7dfb      	ldrb	r3, [r7, #23]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10a      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80037fa:	4b9d      	ldr	r3, [pc, #628]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80037fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003808:	4999      	ldr	r1, [pc, #612]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800380a:	4313      	orrs	r3, r2
 800380c:	658b      	str	r3, [r1, #88]	; 0x58
 800380e:	e001      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003810:	7dfb      	ldrb	r3, [r7, #23]
 8003812:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0308 	and.w	r3, r3, #8
 800381c:	2b00      	cmp	r3, #0
 800381e:	d01a      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800382a:	d10a      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3324      	adds	r3, #36	; 0x24
 8003830:	2102      	movs	r1, #2
 8003832:	4618      	mov	r0, r3
 8003834:	f000 fa3e 	bl	8003cb4 <RCCEx_PLL3_Config>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003842:	4b8b      	ldr	r3, [pc, #556]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003846:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003850:	4987      	ldr	r1, [pc, #540]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003852:	4313      	orrs	r3, r2
 8003854:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0310 	and.w	r3, r3, #16
 800385e:	2b00      	cmp	r3, #0
 8003860:	d01a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800386c:	d10a      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3324      	adds	r3, #36	; 0x24
 8003872:	2102      	movs	r1, #2
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fa1d 	bl	8003cb4 <RCCEx_PLL3_Config>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003884:	4b7a      	ldr	r3, [pc, #488]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003888:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003892:	4977      	ldr	r1, [pc, #476]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003894:	4313      	orrs	r3, r2
 8003896:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d034      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80038aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038ae:	d01d      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80038b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038b4:	d817      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80038ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038be:	d009      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80038c0:	e011      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	3304      	adds	r3, #4
 80038c6:	2100      	movs	r1, #0
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 f941 	bl	8003b50 <RCCEx_PLL2_Config>
 80038ce:	4603      	mov	r3, r0
 80038d0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80038d2:	e00c      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3324      	adds	r3, #36	; 0x24
 80038d8:	2102      	movs	r1, #2
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 f9ea 	bl	8003cb4 <RCCEx_PLL3_Config>
 80038e0:	4603      	mov	r3, r0
 80038e2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80038e4:	e003      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	75fb      	strb	r3, [r7, #23]
      break;
 80038ea:	e000      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80038ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038ee:	7dfb      	ldrb	r3, [r7, #23]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d10a      	bne.n	800390a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038f4:	4b5e      	ldr	r3, [pc, #376]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80038f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003902:	495b      	ldr	r1, [pc, #364]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003904:	4313      	orrs	r3, r2
 8003906:	658b      	str	r3, [r1, #88]	; 0x58
 8003908:	e001      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800390a:	7dfb      	ldrb	r3, [r7, #23]
 800390c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d033      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003920:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003924:	d01c      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8003926:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800392a:	d816      	bhi.n	800395a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800392c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003930:	d003      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003932:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003936:	d007      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8003938:	e00f      	b.n	800395a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800393a:	4b4d      	ldr	r3, [pc, #308]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800393c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393e:	4a4c      	ldr	r2, [pc, #304]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003944:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003946:	e00c      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3324      	adds	r3, #36	; 0x24
 800394c:	2101      	movs	r1, #1
 800394e:	4618      	mov	r0, r3
 8003950:	f000 f9b0 	bl	8003cb4 <RCCEx_PLL3_Config>
 8003954:	4603      	mov	r3, r0
 8003956:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003958:	e003      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
      break;
 800395e:	e000      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8003960:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003962:	7dfb      	ldrb	r3, [r7, #23]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10a      	bne.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003968:	4b41      	ldr	r3, [pc, #260]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003976:	493e      	ldr	r1, [pc, #248]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003978:	4313      	orrs	r3, r2
 800397a:	654b      	str	r3, [r1, #84]	; 0x54
 800397c:	e001      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800397e:	7dfb      	ldrb	r3, [r7, #23]
 8003980:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d029      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8003996:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800399a:	d007      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800399c:	e00f      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800399e:	4b34      	ldr	r3, [pc, #208]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80039a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a2:	4a33      	ldr	r2, [pc, #204]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80039a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80039aa:	e00b      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	3304      	adds	r3, #4
 80039b0:	2102      	movs	r1, #2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 f8cc 	bl	8003b50 <RCCEx_PLL2_Config>
 80039b8:	4603      	mov	r3, r0
 80039ba:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80039bc:	e002      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	75fb      	strb	r3, [r7, #23]
      break;
 80039c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d109      	bne.n	80039de <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80039ca:	4b29      	ldr	r3, [pc, #164]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80039cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039d6:	4926      	ldr	r1, [pc, #152]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	64cb      	str	r3, [r1, #76]	; 0x4c
 80039dc:	e001      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039de:	7dfb      	ldrb	r3, [r7, #23]
 80039e0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00a      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3324      	adds	r3, #36	; 0x24
 80039f2:	2102      	movs	r1, #2
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 f95d 	bl	8003cb4 <RCCEx_PLL3_Config>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d033      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a18:	d017      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003a1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a1e:	d811      	bhi.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a24:	d013      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003a26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a2a:	d80b      	bhi.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d010      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003a30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a34:	d106      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a36:	4b0e      	ldr	r3, [pc, #56]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3a:	4a0d      	ldr	r2, [pc, #52]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003a3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a40:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003a42:	e007      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	75fb      	strb	r3, [r7, #23]
      break;
 8003a48:	e004      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003a4a:	bf00      	nop
 8003a4c:	e002      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003a4e:	bf00      	nop
 8003a50:	e000      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003a52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a54:	7dfb      	ldrb	r3, [r7, #23]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10c      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a5a:	4b05      	ldr	r3, [pc, #20]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a66:	4902      	ldr	r1, [pc, #8]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	654b      	str	r3, [r1, #84]	; 0x54
 8003a6c:	e004      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8003a6e:	bf00      	nop
 8003a70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a74:	7dfb      	ldrb	r3, [r7, #23]
 8003a76:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d008      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a84:	4b31      	ldr	r3, [pc, #196]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a90:	492e      	ldr	r1, [pc, #184]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d009      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003aa2:	4b2a      	ldr	r3, [pc, #168]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003ab0:	4926      	ldr	r1, [pc, #152]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ac2:	4b22      	ldr	r3, [pc, #136]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ace:	491f      	ldr	r1, [pc, #124]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00d      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ae0:	4b1a      	ldr	r3, [pc, #104]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	4a19      	ldr	r2, [pc, #100]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ae6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003aea:	6113      	str	r3, [r2, #16]
 8003aec:	4b17      	ldr	r3, [pc, #92]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003aee:	691a      	ldr	r2, [r3, #16]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003af6:	4915      	ldr	r1, [pc, #84]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	da08      	bge.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003b04:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b08:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b10:	490e      	ldr	r1, [pc, #56]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003b22:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b26:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b30:	4906      	ldr	r1, [pc, #24]	; (8003b4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8003b36:	7dbb      	ldrb	r3, [r7, #22]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	e000      	b.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	58024400 	.word	0x58024400

08003b50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003b5e:	4b53      	ldr	r3, [pc, #332]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b03      	cmp	r3, #3
 8003b68:	d101      	bne.n	8003b6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e099      	b.n	8003ca2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003b6e:	4b4f      	ldr	r3, [pc, #316]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a4e      	ldr	r2, [pc, #312]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003b74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b7a:	f7fd f82d 	bl	8000bd8 <HAL_GetTick>
 8003b7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003b80:	e008      	b.n	8003b94 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003b82:	f7fd f829 	bl	8000bd8 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e086      	b.n	8003ca2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003b94:	4b45      	ldr	r3, [pc, #276]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1f0      	bne.n	8003b82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003ba0:	4b42      	ldr	r3, [pc, #264]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	031b      	lsls	r3, r3, #12
 8003bae:	493f      	ldr	r1, [pc, #252]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	628b      	str	r3, [r1, #40]	; 0x28
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	025b      	lsls	r3, r3, #9
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	041b      	lsls	r3, r3, #16
 8003bd2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	061b      	lsls	r3, r3, #24
 8003be0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003be4:	4931      	ldr	r1, [pc, #196]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003bea:	4b30      	ldr	r3, [pc, #192]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	492d      	ldr	r1, [pc, #180]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003bfc:	4b2b      	ldr	r3, [pc, #172]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c00:	f023 0220 	bic.w	r2, r3, #32
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	4928      	ldr	r1, [pc, #160]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003c0e:	4b27      	ldr	r3, [pc, #156]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c12:	4a26      	ldr	r2, [pc, #152]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c14:	f023 0310 	bic.w	r3, r3, #16
 8003c18:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003c1a:	4b24      	ldr	r3, [pc, #144]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c1e:	4b24      	ldr	r3, [pc, #144]	; (8003cb0 <RCCEx_PLL2_Config+0x160>)
 8003c20:	4013      	ands	r3, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	69d2      	ldr	r2, [r2, #28]
 8003c26:	00d2      	lsls	r2, r2, #3
 8003c28:	4920      	ldr	r1, [pc, #128]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003c2e:	4b1f      	ldr	r3, [pc, #124]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c32:	4a1e      	ldr	r2, [pc, #120]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c34:	f043 0310 	orr.w	r3, r3, #16
 8003c38:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d106      	bne.n	8003c4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003c40:	4b1a      	ldr	r3, [pc, #104]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c44:	4a19      	ldr	r2, [pc, #100]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003c4a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003c4c:	e00f      	b.n	8003c6e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d106      	bne.n	8003c62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003c54:	4b15      	ldr	r3, [pc, #84]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c58:	4a14      	ldr	r2, [pc, #80]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003c60:	e005      	b.n	8003c6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003c62:	4b12      	ldr	r3, [pc, #72]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c66:	4a11      	ldr	r2, [pc, #68]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c6c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003c6e:	4b0f      	ldr	r3, [pc, #60]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a0e      	ldr	r2, [pc, #56]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c7a:	f7fc ffad 	bl	8000bd8 <HAL_GetTick>
 8003c7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c80:	e008      	b.n	8003c94 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003c82:	f7fc ffa9 	bl	8000bd8 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e006      	b.n	8003ca2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c94:	4b05      	ldr	r3, [pc, #20]	; (8003cac <RCCEx_PLL2_Config+0x15c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f0      	beq.n	8003c82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	58024400 	.word	0x58024400
 8003cb0:	ffff0007 	.word	0xffff0007

08003cb4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003cc2:	4b53      	ldr	r3, [pc, #332]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d101      	bne.n	8003cd2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e099      	b.n	8003e06 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003cd2:	4b4f      	ldr	r3, [pc, #316]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a4e      	ldr	r2, [pc, #312]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003cd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cde:	f7fc ff7b 	bl	8000bd8 <HAL_GetTick>
 8003ce2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ce4:	e008      	b.n	8003cf8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003ce6:	f7fc ff77 	bl	8000bd8 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e086      	b.n	8003e06 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003cf8:	4b45      	ldr	r3, [pc, #276]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1f0      	bne.n	8003ce6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003d04:	4b42      	ldr	r3, [pc, #264]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d08:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	051b      	lsls	r3, r3, #20
 8003d12:	493f      	ldr	r1, [pc, #252]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	628b      	str	r3, [r1, #40]	; 0x28
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	025b      	lsls	r3, r3, #9
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	041b      	lsls	r3, r3, #16
 8003d36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	3b01      	subs	r3, #1
 8003d42:	061b      	lsls	r3, r3, #24
 8003d44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003d48:	4931      	ldr	r1, [pc, #196]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003d4e:	4b30      	ldr	r3, [pc, #192]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	492d      	ldr	r1, [pc, #180]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003d60:	4b2b      	ldr	r3, [pc, #172]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	4928      	ldr	r1, [pc, #160]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003d72:	4b27      	ldr	r3, [pc, #156]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d76:	4a26      	ldr	r2, [pc, #152]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d7c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003d7e:	4b24      	ldr	r3, [pc, #144]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d82:	4b24      	ldr	r3, [pc, #144]	; (8003e14 <RCCEx_PLL3_Config+0x160>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	69d2      	ldr	r2, [r2, #28]
 8003d8a:	00d2      	lsls	r2, r2, #3
 8003d8c:	4920      	ldr	r1, [pc, #128]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003d92:	4b1f      	ldr	r3, [pc, #124]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d96:	4a1e      	ldr	r2, [pc, #120]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d9c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d106      	bne.n	8003db2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003da4:	4b1a      	ldr	r3, [pc, #104]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da8:	4a19      	ldr	r2, [pc, #100]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003daa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003dae:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003db0:	e00f      	b.n	8003dd2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d106      	bne.n	8003dc6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003db8:	4b15      	ldr	r3, [pc, #84]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbc:	4a14      	ldr	r2, [pc, #80]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dbe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003dc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003dc4:	e005      	b.n	8003dd2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003dc6:	4b12      	ldr	r3, [pc, #72]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dca:	4a11      	ldr	r2, [pc, #68]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dcc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dd0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003dd2:	4b0f      	ldr	r3, [pc, #60]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a0e      	ldr	r2, [pc, #56]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ddc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dde:	f7fc fefb 	bl	8000bd8 <HAL_GetTick>
 8003de2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003de4:	e008      	b.n	8003df8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003de6:	f7fc fef7 	bl	8000bd8 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e006      	b.n	8003e06 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003df8:	4b05      	ldr	r3, [pc, #20]	; (8003e10 <RCCEx_PLL3_Config+0x15c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f0      	beq.n	8003de6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	58024400 	.word	0x58024400
 8003e14:	ffff0007 	.word	0xffff0007

08003e18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e18:	b084      	sub	sp, #16
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b084      	sub	sp, #16
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
 8003e22:	f107 001c 	add.w	r0, r7, #28
 8003e26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d120      	bne.n	8003e72 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e34:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	4b2a      	ldr	r3, [pc, #168]	; (8003eec <USB_CoreInit+0xd4>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d105      	bne.n	8003e66 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 faac 	bl	80043c4 <USB_CoreReset>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	73fb      	strb	r3, [r7, #15]
 8003e70:	e01a      	b.n	8003ea8 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 faa0 	bl	80043c4 <USB_CoreReset>
 8003e84:	4603      	mov	r3, r0
 8003e86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d106      	bne.n	8003e9c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e92:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	639a      	str	r2, [r3, #56]	; 0x38
 8003e9a:	e005      	b.n	8003ea8 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d116      	bne.n	8003edc <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ebc:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <USB_CoreInit+0xd8>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f043 0206 	orr.w	r2, r3, #6
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f043 0220 	orr.w	r2, r3, #32
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003ee8:	b004      	add	sp, #16
 8003eea:	4770      	bx	lr
 8003eec:	ffbdffbf 	.word	0xffbdffbf
 8003ef0:	03ee0000 	.word	0x03ee0000

08003ef4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f023 0201 	bic.w	r2, r3, #1
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b084      	sub	sp, #16
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
 8003f1e:	460b      	mov	r3, r1
 8003f20:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003f32:	78fb      	ldrb	r3, [r7, #3]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d115      	bne.n	8003f64 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003f44:	2001      	movs	r0, #1
 8003f46:	f7fc fe53 	bl	8000bf0 <HAL_Delay>
      ms++;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f000 fa29 	bl	80043a8 <USB_GetMode>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d01e      	beq.n	8003f9a <USB_SetCurrentMode+0x84>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b31      	cmp	r3, #49	; 0x31
 8003f60:	d9f0      	bls.n	8003f44 <USB_SetCurrentMode+0x2e>
 8003f62:	e01a      	b.n	8003f9a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003f64:	78fb      	ldrb	r3, [r7, #3]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d115      	bne.n	8003f96 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003f76:	2001      	movs	r0, #1
 8003f78:	f7fc fe3a 	bl	8000bf0 <HAL_Delay>
      ms++;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	3301      	adds	r3, #1
 8003f80:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 fa10 	bl	80043a8 <USB_GetMode>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <USB_SetCurrentMode+0x84>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b31      	cmp	r3, #49	; 0x31
 8003f92:	d9f0      	bls.n	8003f76 <USB_SetCurrentMode+0x60>
 8003f94:	e001      	b.n	8003f9a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e005      	b.n	8003fa6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2b32      	cmp	r3, #50	; 0x32
 8003f9e:	d101      	bne.n	8003fa4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e000      	b.n	8003fa6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b086      	sub	sp, #24
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003fbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	613b      	str	r3, [r7, #16]
 8003fce:	e009      	b.n	8003fe4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	3340      	adds	r3, #64	; 0x40
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	4413      	add	r3, r2
 8003fda:	2200      	movs	r2, #0
 8003fdc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	2b0e      	cmp	r3, #14
 8003fe8:	d9f2      	bls.n	8003fd0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003fea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d11c      	bne.n	800402a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ffe:	f043 0302 	orr.w	r3, r3, #2
 8004002:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004008:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	e005      	b.n	8004036 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800402e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800403c:	461a      	mov	r2, r3
 800403e:	2300      	movs	r3, #0
 8004040:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004048:	4619      	mov	r1, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004050:	461a      	mov	r2, r3
 8004052:	680b      	ldr	r3, [r1, #0]
 8004054:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004058:	2b01      	cmp	r3, #1
 800405a:	d10c      	bne.n	8004076 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800405c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d104      	bne.n	800406c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004062:	2100      	movs	r1, #0
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f965 	bl	8004334 <USB_SetDevSpeed>
 800406a:	e008      	b.n	800407e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800406c:	2101      	movs	r1, #1
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f960 	bl	8004334 <USB_SetDevSpeed>
 8004074:	e003      	b.n	800407e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004076:	2103      	movs	r1, #3
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f95b 	bl	8004334 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800407e:	2110      	movs	r1, #16
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f8f3 	bl	800426c <USB_FlushTxFifo>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f91f 	bl	80042d4 <USB_FlushRxFifo>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040a6:	461a      	mov	r2, r3
 80040a8:	2300      	movs	r3, #0
 80040aa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040b2:	461a      	mov	r2, r3
 80040b4:	2300      	movs	r3, #0
 80040b6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040be:	461a      	mov	r2, r3
 80040c0:	2300      	movs	r3, #0
 80040c2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	e043      	b.n	8004152 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	015a      	lsls	r2, r3, #5
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	4413      	add	r3, r2
 80040d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80040dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80040e0:	d118      	bne.n	8004114 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10a      	bne.n	80040fe <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	015a      	lsls	r2, r3, #5
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040f4:	461a      	mov	r2, r3
 80040f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	e013      	b.n	8004126 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4413      	add	r3, r2
 8004106:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800410a:	461a      	mov	r2, r3
 800410c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	e008      	b.n	8004126 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4413      	add	r3, r2
 800411c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004120:	461a      	mov	r2, r3
 8004122:	2300      	movs	r3, #0
 8004124:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	4413      	add	r3, r2
 800412e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004132:	461a      	mov	r2, r3
 8004134:	2300      	movs	r3, #0
 8004136:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	015a      	lsls	r2, r3, #5
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4413      	add	r3, r2
 8004140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004144:	461a      	mov	r2, r3
 8004146:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800414a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	3301      	adds	r3, #1
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	429a      	cmp	r2, r3
 8004158:	d3b7      	bcc.n	80040ca <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800415a:	2300      	movs	r3, #0
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	e043      	b.n	80041e8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4413      	add	r3, r2
 8004168:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004172:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004176:	d118      	bne.n	80041aa <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10a      	bne.n	8004194 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4413      	add	r3, r2
 8004186:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800418a:	461a      	mov	r2, r3
 800418c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004190:	6013      	str	r3, [r2, #0]
 8004192:	e013      	b.n	80041bc <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	015a      	lsls	r2, r3, #5
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4413      	add	r3, r2
 800419c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041a0:	461a      	mov	r2, r3
 80041a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80041a6:	6013      	str	r3, [r2, #0]
 80041a8:	e008      	b.n	80041bc <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041b6:	461a      	mov	r2, r3
 80041b8:	2300      	movs	r3, #0
 80041ba:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	015a      	lsls	r2, r3, #5
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4413      	add	r3, r2
 80041c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041c8:	461a      	mov	r2, r3
 80041ca:	2300      	movs	r3, #0
 80041cc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	015a      	lsls	r2, r3, #5
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4413      	add	r3, r2
 80041d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041da:	461a      	mov	r2, r3
 80041dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80041e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	3301      	adds	r3, #1
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d3b7      	bcc.n	8004160 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004202:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004210:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	f043 0210 	orr.w	r2, r3, #16
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699a      	ldr	r2, [r3, #24]
 8004228:	4b0e      	ldr	r3, [pc, #56]	; (8004264 <USB_DevInit+0x2b4>)
 800422a:	4313      	orrs	r3, r2
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004230:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004232:	2b00      	cmp	r3, #0
 8004234:	d005      	beq.n	8004242 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	f043 0208 	orr.w	r2, r3, #8
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004244:	2b01      	cmp	r3, #1
 8004246:	d105      	bne.n	8004254 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699a      	ldr	r2, [r3, #24]
 800424c:	4b06      	ldr	r3, [pc, #24]	; (8004268 <USB_DevInit+0x2b8>)
 800424e:	4313      	orrs	r3, r2
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004254:	7dfb      	ldrb	r3, [r7, #23]
}
 8004256:	4618      	mov	r0, r3
 8004258:	3718      	adds	r7, #24
 800425a:	46bd      	mov	sp, r7
 800425c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004260:	b004      	add	sp, #16
 8004262:	4770      	bx	lr
 8004264:	803c3800 	.word	0x803c3800
 8004268:	40000004 	.word	0x40000004

0800426c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	3301      	adds	r3, #1
 800427e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4a13      	ldr	r2, [pc, #76]	; (80042d0 <USB_FlushTxFifo+0x64>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d901      	bls.n	800428c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e01b      	b.n	80042c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	daf2      	bge.n	800427a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004294:	2300      	movs	r3, #0
 8004296:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	019b      	lsls	r3, r3, #6
 800429c:	f043 0220 	orr.w	r2, r3, #32
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3301      	adds	r3, #1
 80042a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	4a08      	ldr	r2, [pc, #32]	; (80042d0 <USB_FlushTxFifo+0x64>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d901      	bls.n	80042b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e006      	b.n	80042c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b20      	cmp	r3, #32
 80042c0:	d0f0      	beq.n	80042a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	00030d40 	.word	0x00030d40

080042d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	3301      	adds	r3, #1
 80042e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4a11      	ldr	r2, [pc, #68]	; (8004330 <USB_FlushRxFifo+0x5c>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d901      	bls.n	80042f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e018      	b.n	8004324 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	daf2      	bge.n	80042e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2210      	movs	r2, #16
 8004302:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3301      	adds	r3, #1
 8004308:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	4a08      	ldr	r2, [pc, #32]	; (8004330 <USB_FlushRxFifo+0x5c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d901      	bls.n	8004316 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e006      	b.n	8004324 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b10      	cmp	r3, #16
 8004320:	d0f0      	beq.n	8004304 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr
 8004330:	00030d40 	.word	0x00030d40

08004334 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	78fb      	ldrb	r3, [r7, #3]
 800434e:	68f9      	ldr	r1, [r7, #12]
 8004350:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004354:	4313      	orrs	r3, r2
 8004356:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3714      	adds	r7, #20
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr

08004366 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004366:	b480      	push	{r7}
 8004368:	b085      	sub	sp, #20
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004380:	f023 0303 	bic.w	r3, r3, #3
 8004384:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004394:	f043 0302 	orr.w	r3, r3, #2
 8004398:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	f003 0301 	and.w	r3, r3, #1
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	3301      	adds	r3, #1
 80043d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	4a13      	ldr	r2, [pc, #76]	; (8004428 <USB_CoreReset+0x64>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d901      	bls.n	80043e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e01b      	b.n	800441a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	daf2      	bge.n	80043d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	f043 0201 	orr.w	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3301      	adds	r3, #1
 80043fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4a09      	ldr	r2, [pc, #36]	; (8004428 <USB_CoreReset+0x64>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d901      	bls.n	800440c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e006      	b.n	800441a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b01      	cmp	r3, #1
 8004416:	d0f0      	beq.n	80043fa <USB_CoreReset+0x36>

  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	00030d40 	.word	0x00030d40

0800442c <__libc_init_array>:
 800442c:	b570      	push	{r4, r5, r6, lr}
 800442e:	4d0d      	ldr	r5, [pc, #52]	; (8004464 <__libc_init_array+0x38>)
 8004430:	4c0d      	ldr	r4, [pc, #52]	; (8004468 <__libc_init_array+0x3c>)
 8004432:	1b64      	subs	r4, r4, r5
 8004434:	10a4      	asrs	r4, r4, #2
 8004436:	2600      	movs	r6, #0
 8004438:	42a6      	cmp	r6, r4
 800443a:	d109      	bne.n	8004450 <__libc_init_array+0x24>
 800443c:	4d0b      	ldr	r5, [pc, #44]	; (800446c <__libc_init_array+0x40>)
 800443e:	4c0c      	ldr	r4, [pc, #48]	; (8004470 <__libc_init_array+0x44>)
 8004440:	f000 f820 	bl	8004484 <_init>
 8004444:	1b64      	subs	r4, r4, r5
 8004446:	10a4      	asrs	r4, r4, #2
 8004448:	2600      	movs	r6, #0
 800444a:	42a6      	cmp	r6, r4
 800444c:	d105      	bne.n	800445a <__libc_init_array+0x2e>
 800444e:	bd70      	pop	{r4, r5, r6, pc}
 8004450:	f855 3b04 	ldr.w	r3, [r5], #4
 8004454:	4798      	blx	r3
 8004456:	3601      	adds	r6, #1
 8004458:	e7ee      	b.n	8004438 <__libc_init_array+0xc>
 800445a:	f855 3b04 	ldr.w	r3, [r5], #4
 800445e:	4798      	blx	r3
 8004460:	3601      	adds	r6, #1
 8004462:	e7f2      	b.n	800444a <__libc_init_array+0x1e>
 8004464:	080044ac 	.word	0x080044ac
 8004468:	080044ac 	.word	0x080044ac
 800446c:	080044ac 	.word	0x080044ac
 8004470:	080044b0 	.word	0x080044b0

08004474 <memset>:
 8004474:	4402      	add	r2, r0
 8004476:	4603      	mov	r3, r0
 8004478:	4293      	cmp	r3, r2
 800447a:	d100      	bne.n	800447e <memset+0xa>
 800447c:	4770      	bx	lr
 800447e:	f803 1b01 	strb.w	r1, [r3], #1
 8004482:	e7f9      	b.n	8004478 <memset+0x4>

08004484 <_init>:
 8004484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004486:	bf00      	nop
 8004488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800448a:	bc08      	pop	{r3}
 800448c:	469e      	mov	lr, r3
 800448e:	4770      	bx	lr

08004490 <_fini>:
 8004490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004492:	bf00      	nop
 8004494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004496:	bc08      	pop	{r3}
 8004498:	469e      	mov	lr, r3
 800449a:	4770      	bx	lr
