# compile vhdl design source files
vhdl xil_defaultlib  "../../../../ch5/listing_5_6.vhdl"

# Do not sort compile order
nosort
