7E192741	Concurrent error correction in iterative circuits by recomputing with partitioning and voting	concurrent error correction in iterative circuits by recomputing with partitioning and voting	1993	1993	10.1109/VTEST.1993.313328	vlsi test symposium	vts		4300CAC5	17521
7FA63797	Testing and diagnosing embedded content addressable memories	testing and diagnosing embedded content addressable memories	2002	2002	10.1109/VTS.2002.1011169	vlsi test symposium	vts		4300CAC5	19375
7E134BB6	Real-time on-board bus testing	real time on board bus testing	1995	1995	10.1109/VTEST.1995.512629	vlsi test symposium	vts		4300CAC5	19318
764EDB54	A multi-parameter functional side-channel analysis method for hardware trust verification	a multi parameter functional side channel analysis method for hardware trust verification	2013	2013/04	10.1109/VTS.2013.6548923	vlsi test symposium	vts		4300CAC5	17614
7D01CEF6	Transformed pseudo-random patterns for BIST	transformed pseudo random patterns for bist	1995	1995	10.1109/VTEST.1995.512668	vlsi test symposium	vts		4300CAC5	18029
0AEA863C	Current Trends and Future Directions in Test and DFT	current trends and future directions in test and dft	1997	1997/04/27		vlsi test symposium	vts		4300CAC5	19555
721083F4	SIFAR: static test compaction for synchronous sequential circuits based on single fault restoration	sifar static test compaction for synchronous sequential circuits based on single fault restoration	2000	2000	10.1109/VTEST.2000.843847	vlsi test symposium	vts		4300CAC5	17253
79BCC2A6	An effective solution for building memory BIST infrastructure based on fault periodicity	an effective solution for building memory bist infrastructure based on fault periodicity	2013	2013/04	10.1109/VTS.2013.6548893	vlsi test symposium	vts		4300CAC5	17616
7FB9E306	Detection and location of faults and defects using digital signal processing	detection and location of faults and defects using digital signal processing	1995	1995		vlsi test symposium	vts		4300CAC5	18436
7E229E15	Compact Delay Test Generation with a Realistic Low Cost Fault Coverage Metric	compact delay test generation with a realistic low cost fault coverage metric	2009	2009/05	10.1109/VTS.2009.55	vlsi test symposium	vts		4300CAC5	17066
5D917491	Test compaction by test cube merging for four-way bridging faults	test compaction by test cube merging for four way bridging faults	2015	2015/04		vlsi test symposium	vts		4300CAC5	19502
79DB47F8	Write-through method for embedded memory with compression Scan-based testing	write through method for embedded memory with compression scan based testing	2012	2012/04	10.1109/VTS.2012.6231096	vlsi test symposium	vts		4300CAC5	17579
7D36EC6E	High-level test generation using physically-induced faults	high level test generation using physically induced faults	1995	1995	10.1109/VTEST.1995.512612	vlsi test symposium	vts		4300CAC5	17439
0AE629AC	Validation and Test Problems for Cross Talk Noise	validation and test problems for cross talk noise	1998			vlsi test symposium	vts		4300CAC5	19555
0710F425	Cellular Automata for Sequent ial Test Pattern Generation	cellular automata for sequent ial test pattern generation	1997			vlsi test symposium	vts		4300CAC5	19555
0578CBE3	Test and System Level Integration	test and system level integration	1997	1997/04/27		vlsi test symposium	vts		4300CAC5	17627
7D72EF70	On the check base selection problem for fast adders	on the check base selection problem for fast adders	1993	1993	10.1109/VTEST.1993.313307	vlsi test symposium	vts		4300CAC5	18424
7FB044A1	Reducing time to volume and time to market: Is silicon debug and diagnosis the answer?	reducing time to volume and time to market is silicon debug and diagnosis the answer	2002	2002	10.1109/VTS.2002.1011178	vlsi test symposium	vts		4300CAC5	19555
7B36F006	Structural Software-Based Self-Test of Network-on-Chip	structural software based self test of network on chip	2014	2014/04	10.1109/VTS.2014.6818754	vlsi test symposium	vts		4300CAC5	17639
7A80C7D9	Dual-frequency incoherent subsampling driven test response acquisition of spectrally sparse wideband signals with enhanced time resolution	dual frequency incoherent subsampling driven test response acquisition of spectrally sparse wideband signals with enhanced time resolution	2012	2012/04	10.1109/VTS.2012.6231093	vlsi test symposium	vts		4300CAC5	19555
7DE5D57D	Implicit test pattern generation constrained to cellular automata embedding	implicit test pattern generation constrained to cellular automata embedding	1997	1997		vlsi test symposium	vts		4300CAC5	19293
774072B2	Special session 4B: Panel low-power test and noise-aware test: Foes or friends?	special session 4b panel low power test and noise aware test foes or friends	2010	2010/04	10.1109/VTS.2010.5469594	vlsi test symposium	vts		4300CAC5	19555
7D831377	Design and performance of CMOS TSPC cells for high speed pseudo random testing	design and performance of cmos tspc cells for high speed pseudo random testing	1996	1996		vlsi test symposium	vts		4300CAC5	19275
7DCB27D8	A Time Domain Method to Measure Oscillator Phase Noise	a time domain method to measure oscillator phase noise	2009	2009/05	10.1109/VTS.2009.54	vlsi test symposium	vts		4300CAC5	19489
5DA5A912	Building yield into systems-on chips for nanometer technologies	building yield into systems on chips for nanometer technologies	2003	2003	10.1109/VTEST.2003.1197624	vlsi test symposium	vts		4300CAC5	19555
5A780A4B	Fault coverage of a long random test sequence estimated from a short simulation	fault coverage of a long random test sequence estimated from a short simulation	1997	1997		vlsi test symposium	vts		4300CAC5	17450
7DA96482	Testing and design for testability of BiCMOS logic circuits	testing and design for testability of bicmos logic circuits	1992	1992	10.1109/VTEST.1992.232755	vlsi test symposium	vts		4300CAC5	19146
71E84A3C	Undetectable fault removal of sequential circuits based on unreachable states	undetectable fault removal of sequential circuits based on unreachable states	1998	1998	10.1109/VTEST.1998.670866	vlsi test symposium	vts		4300CAC5	17345
809A42E0	Degrading fault model for WSI interconnection lines	degrading fault model for wsi interconnection lines	1993	1993	10.1109/VTEST.1993.313326	vlsi test symposium	vts		4300CAC5	19318
8020503F	Scan-path with directly duplicated and inverted duplicated registers	scan path with directly duplicated and inverted duplicated registers	2002	2002	10.1109/VTS.2002.1011110	vlsi test symposium	vts		4300CAC5	19404
78CBD316	An on-chip NBTI monitor for estimating analog circuit degradation	an on chip nbti monitor for estimating analog circuit degradation	2012	2012/04	10.1109/VTS.2012.6231082	vlsi test symposium	vts		4300CAC5	17611
7D2875F3	Selection of tests for outlier detection	selection of tests for outlier detection	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
7DCA59DA	Efficient fault collapsing via generalized dominance relations	efficient fault collapsing via generalized dominance relations	2006	2006	10.1109/VTS.2006.31	vlsi test symposium	vts		4300CAC5	19353
7D1C07AF	BSM2: next generation boundary-scan master	bsm2 next generation boundary scan master	2000	2000	10.1109/VTEST.2000.843828	vlsi test symposium	vts		4300CAC5	19003
81118BA1	A method of test generation for path delay faults in balanced sequential circuits	a method of test generation for path delay faults in balanced sequential circuits	2002	2002	10.1109/VTS.2002.1011160	vlsi test symposium	vts		4300CAC5	19164
723ABBEC	Implication and evaluation techniques for proving fault equivalence	implication and evaluation techniques for proving fault equivalence	1999	1999	10.1109/VTEST.1999.766666	vlsi test symposium	vts		4300CAC5	18557
7DF8B4E2	Fast Accurate Tests for Multi-Carrier Transceiver Specifications: EVM and Noise	fast accurate tests for multi carrier transceiver specifications evm and noise	2008	2008/04	10.1109/VTS.2008.24	vlsi test symposium	vts		4300CAC5	19157
76156512	Chip-level modeling and analysis of electrical masking of soft errors	chip level modeling and analysis of electrical masking of soft errors	2013	2013/04	10.1109/VTS.2013.6548935	vlsi test symposium	vts		4300CAC5	17542
59A0342B	RF/Analog Test of Circuits and Systems	rf analog test of circuits and systems	2000	2000/04/30		vlsi test symposium	vts		4300CAC5	17366
7EF42D99	A new digital test approach for analog-to-digital converter testing	a new digital test approach for analog to digital converter testing	1996	1996		vlsi test symposium	vts		4300CAC5	18857
7F35B734	Test-Pattern Ordering for Wafer-Level Test-During-Burn-In	test pattern ordering for wafer level test during burn in	2008	2008/04	10.1109/VTS.2008.28	vlsi test symposium	vts		4300CAC5	19326
7F09C2BB	A design-for-test technique for switched-capacitor filters	a design for test technique for switched capacitor filters	1994	1994	10.1109/VTEST.1994.292336	vlsi test symposium	vts		4300CAC5	18383
80EA1104	Testable sequential circuit design: a partition and resynthesis approach	testable sequential circuit design a partition and resynthesis approach	2001	2001	10.1109/VTS.2001.923419	vlsi test symposium	vts		4300CAC5	19370
7CE22A04	Active defense against counterfeiting attacks through robust antifuse-based on-chip locks	active defense against counterfeiting attacks through robust antifuse based on chip locks	2014	2014/04	10.1109/VTS.2014.6818793	vlsi test symposium	vts		4300CAC5	17438
7DF74AE6	Flash memory disturbances: modeling and test	flash memory disturbances modeling and test	2001	2001	10.1109/VTS.2001.923442	vlsi test symposium	vts		4300CAC5	17819
05DC10DB	BIST: Advantages or Limitations?	bist advantages or limitations	1996			vlsi test symposium	vts		4300CAC5	19555
7C657BB4	Special session 4C: Hot topic 3D-IC design and test	special session 4c hot topic 3d ic design and test	2013	2013/04	10.1109/VTS.2013.6548900	vlsi test symposium	vts		4300CAC5	19555
7DE47008	Improving diagnostic resolution of delay faults using path delay fault model	improving diagnostic resolution of delay faults using path delay fault model	2003	2003	10.1109/VTEST.2003.1197673	vlsi test symposium	vts		4300CAC5	19052
7A191970	A Bayesian-based process parameter estimation using IDDQ current signature	a bayesian based process parameter estimation using iddq current signature	2012	2012/04	10.1109/VTS.2012.6231085	vlsi test symposium	vts		4300CAC5	17586
80EF33E3	A fault model for switch-level simulation of gate-to-drain shorts	a fault model for switch level simulation of gate to drain shorts	1996	1996		vlsi test symposium	vts		4300CAC5	19361
5B9EA881	Abstraction-based relation mining for functional test generation	abstraction based relation mining for functional test generation	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
5C6AB766	Test consideration for nanometer scale CMOS circuits	test consideration for nanometer scale cmos circuits	2003	2003	10.1109/MDT.2006.52	vlsi test symposium	vts		4300CAC5	17346
66D0DBA0	A methodology for transforming memory tests for in-system testing of direct mapped cache tags	a methodology for transforming memory tests for in system testing of direct mapped cache tags	1998	1998	10.1109/VTEST.1998.670897	vlsi test symposium	vts		4300CAC5	17136
813C84C7	Experimental results for slow-speed testing	experimental results for slow speed testing	2002	2002	10.1109/VTS.2002.1011108	vlsi test symposium	vts		4300CAC5	18673
7DC9DB48	Current measurement for dynamic I dd test	current measurement for dynamic i dd test	2001	2001	10.1109/VTS.2001.923427	vlsi test symposium	vts		4300CAC5	19458
7B71F9D5	Detecting NBTI induced failures in SRAM core-cells	detecting nbti induced failures in sram core cells	2010	2010/04	10.1109/VTS.2010.5469612	vlsi test symposium	vts		4300CAC5	17605
7D6FCD73	Physical design for testability for bridges in CMOS circuits	physical design for testability for bridges in cmos circuits	1993	1993	10.1109/VTEST.1993.313361	vlsi test symposium	vts		4300CAC5	19261
79237530	Panel 4A: Apprentice - VTS edition: Season 3	panel 4a apprentice vts edition season 3	2010	2010/04	10.1109/VTS.2010.5469597	vlsi test symposium	vts		4300CAC5	19555
8031E9EC	Identification of critical primitive path delay faults without any path enumeration	identification of critical primitive path delay faults without any path enumeration	2010	2010/04	10.1109/VTS.2010.5469629	vlsi test symposium	vts		4300CAC5	17559
800C2852	How Many Test Patterns are Useless?	how many test patterns are useless	2008	2008/04	10.1109/VTS.2008.27	vlsi test symposium	vts		4300CAC5	18890
7F96315F	Calibration and Testing Time Reduction Techniques for a Digitally-Calibrated Pipelined ADC	calibration and testing time reduction techniques for a digitally calibrated pipelined adc	2009	2009/05	10.1109/VTS.2009.48	vlsi test symposium	vts		4300CAC5	19112
81590853	Fault equivalence identification using redundancy information and static and dynamic extraction	fault equivalence identification using redundancy information and static and dynamic extraction	2001	2001	10.1109/VTS.2001.923428	vlsi test symposium	vts		4300CAC5	18820
7C40683D	Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits	specification back propagation and its application to dc fault simulation for analog mixed signal circuits	1999	1999	10.1109/VTEST.1999.766669	vlsi test symposium	vts		4300CAC5	17066
7F45CE40	Modeling location based wafer die yield variation in estimating 3D stacked IC yield from wafer to wafer stacking	modeling location based wafer die yield variation in estimating 3d stacked ic yield from wafer to wafer stacking	2014	2014/04	10.1109/VTS.2014.6818765	vlsi test symposium	vts		4300CAC5	19555
5FA83EFA	On minimizing the number of test points needed to achieve complete robust path delay fault testability	on minimizing the number of test points needed to achieve complete robust path delay fault testability	1996	1996		vlsi test symposium	vts		4300CAC5	17372
7F88B002	Diagnosis of scan path failures	diagnosis of scan path failures	1995	1995		vlsi test symposium	vts		4300CAC5	17126
7EFD549E	Hardware resource minimization for histogram-based ADC BIST	hardware resource minimization for histogram based adc bist	2000	2000	10.1109/VTEST.2000.843852	vlsi test symposium	vts		4300CAC5	17889
801A5CD1	BIST-aided scan test - a new method for test cost reduction	bist aided scan test a new method for test cost reduction	2003	2003	10.1109/VTEST.2003.1197675	vlsi test symposium	vts		4300CAC5	18167
5A442FF0	Speeding-Up IDDQ Measurements	speeding up iddq measurements	2002	2002/04/28		vlsi test symposium	vts		4300CAC5	17632
7F5DABBD	Switch-level modeling of feedback faults using global oscillation control	switch level modeling of feedback faults using global oscillation control	1997	1997		vlsi test symposium	vts		4300CAC5	19387
806EB146	A Statistical Approach to Characterizing and Testing Functionalized Nanowires	a statistical approach to characterizing and testing functionalized nanowires	2008	2008/04	10.1109/VTS.2008.19	vlsi test symposium	vts		4300CAC5	19489
5E49BB89	Safety computations in integrated circuits	safety computations in integrated circuits	1996	1996		vlsi test symposium	vts		4300CAC5	17602
8056CB98	Understanding Power Supply Droop during At-Speed Scan Testing	understanding power supply droop during at speed scan testing	2009	2009/05	10.1109/VTS.2009.46	vlsi test symposium	vts		4300CAC5	19001
803DF920	Diagnosis of Scan Clock Failures	diagnosis of scan clock failures	2008	2008/04	10.1109/VTS.2008.59	vlsi test symposium	vts		4300CAC5	17507
7E4188FB	Statistical sensitivity simulation for integrating design and testing of MOSFET integrated circuits	statistical sensitivity simulation for integrating design and testing of mosfet integrated circuits	1991	1991	10.1109/VTEST.1991.208141	vlsi test symposium	vts		4300CAC5	19224
7B7B70E1	Test generation for subtractive specification errors	test generation for subtractive specification errors	2012	2012/04	10.1109/VTS.2012.6231063	vlsi test symposium	vts		4300CAC5	19555
780650B6	On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding	on chip testing of blind and open sleeve tsvs for 3d ic before bonding	2010	2010/04	10.1109/VTS.2010.5469559	vlsi test symposium	vts		4300CAC5	16668
72BAB567	A structural approach for space compaction for concurrent checking and BIST	a structural approach for space compaction for concurrent checking and bist	1998	1998	10.1109/VTEST.1998.670890	vlsi test symposium	vts		4300CAC5	16887
75E6E7FC	VTS 2011 Best Paper Award	vts 2011 best paper award	2012	2012/04	10.1109/VTS.2012.6231109	vlsi test symposium	vts		4300CAC5	19555
7EBDB83A	The buck stops with wafer test: Dream or reality?	the buck stops with wafer test dream or reality	2011	2011/05	10.1109/VTS.2011.5783763	vlsi test symposium	vts		4300CAC5	19555
77FF1741	Delay test resource allocation and scheduling for multiple frequency domains	delay test resource allocation and scheduling for multiple frequency domains	2012	2012/04	10.1109/VTS.2012.6231089	vlsi test symposium	vts		4300CAC5	19555
7FEA61D6	Synthesis of combinational circuits with special fault-handling capabilities	synthesis of combinational circuits with special fault handling capabilities	1995	1995	10.1109/VTEST.1995.512674	vlsi test symposium	vts		4300CAC5	19237
78A9638B	An oscillation-based test structure for timing information extraction	an oscillation based test structure for timing information extraction	2012	2012/04	10.1109/VTS.2012.6231083	vlsi test symposium	vts		4300CAC5	17598
7E81A9CA	Inconsistent Fail due to Limited Tester Timing Accuracy	inconsistent fail due to limited tester timing accuracy	2008	2008/04	10.1109/VTS.2008.23	vlsi test symposium	vts		4300CAC5	19354
7E7554FD	On-line delay testing of digital circuits	on line delay testing of digital circuits	1994	1994	10.1109/VTEST.1994.292318	vlsi test symposium	vts		4300CAC5	17584
5B99B90C	Rapid online fault recovery for cyber-physical digital microfluidic biochips	rapid online fault recovery for cyber physical digital microfluidic biochips	2015	2015/04	10.1109/VTS.2015.7116246	vlsi test symposium	vts		4300CAC5	19555
806DA46C	Silicon evaluation of faster than at-speed transition delay tests	silicon evaluation of faster than at speed transition delay tests	2012	2012/04	10.1109/VTS.2012.6231084	vlsi test symposium	vts		4300CAC5	19555
586AB67B	At-Product-Test Dedicated Adaptive supply-resonance suppression	at product test dedicated adaptive supply resonance suppression	2015	2015/04		vlsi test symposium	vts		4300CAC5	19427
7E97F33D	Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression	frequency directed run length fdr codes with application to system on a chip test data compression	2001	2001	10.1109/VTS.2001.923416	vlsi test symposium	vts		4300CAC5	17198
7DF17EAD	An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing	an experimental study comparing the relative effectiveness of functional scan iddq and delay fault testing	1997	1997	10.1109/VTEST.1997.600334	vlsi test symposium	vts		4300CAC5	17083
5AAD92CE	Embedded Tutorial: Test Consideration for Nanometer Scale CMOS Circuits	embedded tutorial test consideration for nanometer scale cmos circuits	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	19555
59471F24	Test preparation for high coverage of physical defects in CMOS digital ICs	test preparation for high coverage of physical defects in cmos digital ics	1995	1995	10.1109/VTEST.1995.512657	vlsi test symposium	vts		4300CAC5	19204
7D2D1B4A	On comparison of NCR effectiveness with a reduced I/sub DDQ/ vector set	on comparison of ncr effectiveness with a reduced i sub ddq vector set	2004	2004	10.1109/VTEST.2004.1299227	vlsi test symposium	vts		4300CAC5	19408
76EBBF45	VDDmin test optimization for overscreening minimization through adaptive scan chain masking	vddmin test optimization for overscreening minimization through adaptive scan chain masking	2010	2010/04	10.1109/VTS.2010.5469544	vlsi test symposium	vts		4300CAC5	19555
7BCFA290	Innovative practices session 10C: Delay test	innovative practices session 10c delay test	2013	2013/04	10.1109/VTS.2013.6548938	vlsi test symposium	vts		4300CAC5	19555
8115ACB9	Speeding up behavioral test pattern generation using an algorithmic improvement	speeding up behavioral test pattern generation using an algorithmic improvement	1994	1994	10.1109/VTEST.1994.292308	vlsi test symposium	vts		4300CAC5	19394
5A3ED426	Challenges in future technologies	challenges in future technologies	1996	1996		vlsi test symposium	vts		4300CAC5	19555
7F58117D	Useless memory allocation in system-on-a-chip test: problems and solutions	useless memory allocation in system on a chip test problems and solutions	2002	2002	10.1109/VTS.2002.1011175	vlsi test symposium	vts		4300CAC5	19373
5BE129FD	Time redundancy based soft-error tolerance to rescue nanometer technologies	time redundancy based soft error tolerance to rescue nanometer technologies	1999	1999	10.1109/VTEST.1999.766651	vlsi test symposium	vts		4300CAC5	16423
818C2D97	Cost modeling and analysis for interposer-based three-dimensional IC	cost modeling and analysis for interposer based three dimensional ic	2011	2011	10.1109/VTS.2012.6231088	vlsi test symposium	vts		4300CAC5	17592
7ED42467	The MCM's thermal testing	the mcm s thermal testing	1996	1996	10.1109/VTEST.1996.510867	vlsi test symposium	vts		4300CAC5	19003
04E0E01D	Quantitative Analysis of VLV Testing	quantitative analysis of vlv testing	1996			vlsi test symposium	vts		4300CAC5	17449
7734B377	Reliability enhancement using in-field monitoring and recovery for RF circuits	reliability enhancement using in field monitoring and recovery for rf circuits	2014	2014/04	10.1109/VTS.2014.6818774	vlsi test symposium	vts		4300CAC5	17628
7D10F893	Timed test generation for crosstalk switch failures in domino CMOS	timed test generation for crosstalk switch failures in domino cmos	2002	2002	10.1109/VTS.2002.1011168	vlsi test symposium	vts		4300CAC5	17398
7D520802	Estimating Power Supply Noise and its impact on path delay	estimating power supply noise and its impact on path delay	2012	2012/04	10.1109/VTS.2012.6231066	vlsi test symposium	vts		4300CAC5	17563
5F09CEB4	On the effects of test compaction on defect coverage	on the effects of test compaction on defect coverage	1996	1996	10.1109/VTEST.1996.510889	vlsi test symposium	vts		4300CAC5	16045
7E8D0B51	A reconfigurable shared scan-in architecture	a reconfigurable shared scan in architecture	2003	2003	10.1109/VTEST.2003.1197627	vlsi test symposium	vts		4300CAC5	18172
7D1F39AE	Contactless characterization of microwave integrated circuits by device internal indirect electro-optic probing	contactless characterization of microwave integrated circuits by device internal indirect electro optic probing	1993	1993	10.1109/VTEST.1993.313296	vlsi test symposium	vts		4300CAC5	18398
7E59C8EB	Testable design and testing of micro-electro-fluidic arrays	testable design and testing of micro electro fluidic arrays	2003	2003	10.1109/VTEST.2003.1197681	vlsi test symposium	vts		4300CAC5	18271
815996C4	Boundary-scan: beyond production test	boundary scan beyond production test	1994	1994	10.1109/VTEST.1994.292280	vlsi test symposium	vts		4300CAC5	18861
7EAE0A2C	Energy-efficient logic BIST based on state correlation analysis	energy efficient logic bist based on state correlation analysis	2003	2003	10.1109/VTEST.2003.1197662	vlsi test symposium	vts		4300CAC5	19270
7E0AEF3C	Test generation techniques for sequential circuits	test generation techniques for sequential circuits	1991	1991	10.1109/VTEST.1991.208162	vlsi test symposium	vts		4300CAC5	17034
5C441211	Enabling unauthorized RF transmission below noise floor with no detectable impact on primary communication performance	enabling unauthorized rf transmission below noise floor with no detectable impact on primary communication performance	2015	2015/04	10.1109/VTS.2015.7116257	vlsi test symposium	vts		4300CAC5	19483
70B264BD	Hardware results demonstrating defect detection using power supply signal measurements	hardware results demonstrating defect detection using power supply signal measurements	2005	2005	10.1109/VTS.2005.47	vlsi test symposium	vts		4300CAC5	18711
75F14ED6	Innovative practices session 6C: Latest practices in test compression	innovative practices session 6c latest practices in test compression	2013	2013/04	10.1109/VTS.2013.6548914	vlsi test symposium	vts		4300CAC5	19555
7DBF14B4	A dual-mode built-in self-test technique for capacitive MEMS devices	a dual mode built in self test technique for capacitive mems devices	2004	2004	10.1109/VTEST.2004.1299238	vlsi test symposium	vts		4300CAC5	18973
7DC699A4	Path delay fault simulation on large industrial designs	path delay fault simulation on large industrial designs	2006	2006	10.1109/VTS.2006.55	vlsi test symposium	vts		4300CAC5	19354
7D9EA8D1	P1450.1: STIL for the simulation environment	p1450 1 stil for the simulation environment	2000	2000	10.1109/VTEST.2000.843869	vlsi test symposium	vts		4300CAC5	19555
7CF1A319	An Industrial Case Study of Sticky Path-Delay Faults	an industrial case study of sticky path delay faults	2008	2008/04	10.1109/VTS.2008.44	vlsi test symposium	vts		4300CAC5	19483
800BD4A3	A Synthesis Method to Alleviate Over-Testing of Delay Faults Based on RTL Don't Care Path Identification	a synthesis method to alleviate over testing of delay faults based on rtl don t care path identification	2009	2009/05	10.1109/VTS.2009.27	vlsi test symposium	vts		4300CAC5	19313
7DD0C407	Special session 8A: E.J. McCluskey Doctoral Thesis Award semi-final	special session 8a e j mccluskey doctoral thesis award semi final	2014	2014/04	10.1109/VTS.2014.6818779	vlsi test symposium	vts		4300CAC5	19555
7DDC753D	On improving the accuracy of multiple defect diagnosis	on improving the accuracy of multiple defect diagnosis	2001	2001	10.1109/VTS.2001.923415	vlsi test symposium	vts		4300CAC5	18538
7D086654	Invariance-based on-line test for RTL controller-datapath circuits	invariance based on line test for rtl controller datapath circuits	2000	2000	10.1109/VTEST.2000.843879	vlsi test symposium	vts		4300CAC5	19037
7E078A67	Signature analysis and aliasing for sequential circuits	signature analysis and aliasing for sequential circuits	1995	1995		vlsi test symposium	vts		4300CAC5	19494
7F1F3670	Burn-in failures and local region yield: an integrated field-reliability model	burn in failures and local region yield an integrated field reliability model	2001	2001	10.1109/VTS.2001.923457	vlsi test symposium	vts		4300CAC5	18707
7D3AFCB3	SS-KTC: A High-Testability Low-Overhead Scan Architecture with Multi-level Security Integration	ss ktc a high testability low overhead scan architecture with multi level security integration	2009	2009/05	10.1109/VTS.2009.20	vlsi test symposium	vts		4300CAC5	19185
7D6D6603	Critical hazard free test generation for asynchronous circuits	critical hazard free test generation for asynchronous circuits	1997	1997	10.1109/VTEST.1997.600270	vlsi test symposium	vts		4300CAC5	19343
7F524DBE	Ultra low cost analog BIST using spectral analysis	ultra low cost analog bist using spectral analysis	2003	2003	10.1109/VTEST.2003.1197636	vlsi test symposium	vts		4300CAC5	18749
7D997F39	Performance Comparison of VLV, ULV, and ECR Tests	performance comparison of vlv ulv and ecr tests	2002	2002/04/28		vlsi test symposium	vts		4300CAC5	19270
7D24AD29	Three-pattern tests for delay faults	three pattern tests for delay faults	1994	1994	10.1109/VTEST.1994.292274	vlsi test symposium	vts		4300CAC5	18310
803B6F09	Standard and ROM-based synthesis of FSMs with control flow checking capabilities	standard and rom based synthesis of fsms with control flow checking capabilities	1996	1996		vlsi test symposium	vts		4300CAC5	19395
8058C631	Design and optimization of multi-level TAM architectures for hierarchical SOCs	design and optimization of multi level tam architectures for hierarchical socs	2003	2003	10.1109/VTEST.2003.1197667	vlsi test symposium	vts		4300CAC5	18900
5F6623C5	Panel: When will the cost of dependability end innovation in computer design?	panel when will the cost of dependability end innovation in computer design	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
08A43018	March LR: A Memory Test for Realistic Linked Faults	march lr a memory test for realistic linked faults	1996			vlsi test symposium	vts		4300CAC5	16835
80922EF5	Pseudoduplication of floating-point addition. A method of compiler generated checking of permanent hardware faults	pseudoduplication of floating point addition a method of compiler generated checking of permanent hardware faults	1991	1991	10.1109/VTEST.1991.208152	vlsi test symposium	vts		4300CAC5	18450
5B3FB370	Deterministic test vector decompression in software using linear operations [SOC testing]	deterministic test vector decompression in software using linear operations soc testing	2003	2003	10.1109/VTEST.2003.1197655	vlsi test symposium	vts		4300CAC5	19555
7D8A254A	A successful DFT tester: what will it look like? is revolution in test approaches required?	a successful dft tester what will it look like is revolution in test approaches required	2002	2002	10.1109/VTS.2002.1011116	vlsi test symposium	vts		4300CAC5	19555
7765C7CC	Accurate and efficient method of jitter and noise separation and its application to ADC testing	accurate and efficient method of jitter and noise separation and its application to adc testing	2014	2014/04	10.1109/VTS.2014.6818743	vlsi test symposium	vts		4300CAC5	17340
8060F606	Defect oriented fault diagnosis for semiconductor memories using charge analysis: theory and experiments	defect oriented fault diagnosis for semiconductor memories using charge analysis theory and experiments	2001	2001	10.1109/VTS.2001.923451	vlsi test symposium	vts		4300CAC5	18868
805B28FE	Controlling DPPM through Volume Diagnosis	controlling dppm through volume diagnosis	2009	2009/05	10.1109/VTS.2009.49	vlsi test symposium	vts		4300CAC5	19305
58F26FA4	A call to action: Securing IEEE 1687 and the need for an IEEE test Security Standard	a call to action securing ieee 1687 and the need for an ieee test security standard	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7F1F38B6	Test data compression and test time reduction of longest-path-per-gate tests based on Illinois scan architecture	test data compression and test time reduction of longest path per gate tests based on illinois scan architecture	2003	2003	10.1109/VTEST.2003.1197628	vlsi test symposium	vts		4300CAC5	19191
7EAB2892	Partial reset and scan for flip-flops based on states requirement for test generation	partial reset and scan for flip flops based on states requirement for test generation	1998	1998	10.1109/VTEST.1998.670888	vlsi test symposium	vts		4300CAC5	19347
7FCFD245	Fault detection and fault localization using I/sub DDQ/-testing in parallel testable FAST-SRAMs	fault detection and fault localization using i sub ddq testing in parallel testable fast srams	1994	1994	10.1109/VTEST.1994.292285	vlsi test symposium	vts		4300CAC5	18692
063A7BBA	Power Dissipation During Testing: Should We Worry About it?	power dissipation during testing should we worry about it	1997			vlsi test symposium	vts		4300CAC5	17501
7FD8081E	A design-for-testability expert system for silicon compilers	a design for testability expert system for silicon compilers	1991	1991	10.1109/VTEST.1991.208125	vlsi test symposium	vts		4300CAC5	18795
58AF0FC1	DEFUSE: a deterministic functional self-test methodology for processors	defuse a deterministic functional self test methodology for processors	2000	2000	10.1109/VTEST.2000.843853	vlsi test symposium	vts		4300CAC5	15817
7F6BC630	Efficient trace data compression using statically selected dictionary	efficient trace data compression using statically selected dictionary	2011	2011/05	10.1109/VTS.2011.5783748	vlsi test symposium	vts		4300CAC5	19274
7B5544D7	Functional block extraction for hardware security detection using time-integrated and time-resolved emission measurements	functional block extraction for hardware security detection using time integrated and time resolved emission measurements	2014	2014/04	10.1109/VTS.2014.6818792	vlsi test symposium	vts		4300CAC5	17614
6F407DE2	Meeting the test challenges of the 1 Gbps parallel RapidIO/spl reg/ interface with new automatic test equipment capabilities	meeting the test challenges of the 1 gbps parallel rapidio spl reg interface with new automatic test equipment capabilities	2005	2005	10.1109/VTS.2005.55	vlsi test symposium	vts		4300CAC5	19555
06670A69	Invited Keynote: Building Yield into Systems-on-Chips for Nanometer Technologies	invited keynote building yield into systems on chips for nanometer technologies	2003			vlsi test symposium	vts		4300CAC5	19555
7F8B1D84	Process variability-aware proactive reconfiguration technique for mitigating aging effects in nano scale SRAM lifetime	process variability aware proactive reconfiguration technique for mitigating aging effects in nano scale sram lifetime	2012	2012/04	10.1109/VTS.2012.6231060	vlsi test symposium	vts		4300CAC5	17414
7FC598AD	Experimental results for IDDQ and VLV testing	experimental results for iddq and vlv testing	1998	1998	10.1109/VTEST.1998.670858	vlsi test symposium	vts		4300CAC5	16620
7D3CD8FA	March iC-: an improved version of March C- for ADOFs detection	march ic an improved version of march c for adofs detection	2004	2004	10.1109/VTEST.2004.1299236	vlsi test symposium	vts		4300CAC5	18509
80734672	On diagnosis of faults in a scan-chain	on diagnosis of faults in a scan chain	1993	1993	10.1109/VTEST.1993.313363	vlsi test symposium	vts		4300CAC5	17765
7D98FDA6	A low cost 100 MHz analog test bus	a low cost 100 mhz analog test bus	1995	1995		vlsi test symposium	vts		4300CAC5	18885
7E23B253	Open problems in wireless test and why you should care	open problems in wireless test and why you should care	2002	2002	10.1109/VTS.2002.1011132	vlsi test symposium	vts		4300CAC5	19555
001737E0	Volume Manufacturing - ICs and Boards: DFT to the Rescue?	volume manufacturing ics and boards dft to the rescue	1996			vlsi test symposium	vts		4300CAC5	19555
7F64566D	Dynamic supply current testing of analog circuits using wavelet transform	dynamic supply current testing of analog circuits using wavelet transform	2002	2002	10.1109/VTS.2002.1011158	vlsi test symposium	vts		4300CAC5	17131
092F06A6	Board-Level BIST	board level bist	1996			vlsi test symposium	vts		4300CAC5	19555
7E582E4B	Automating the verification of memory tests	automating the verification of memory tests	1994	1994	10.1109/VTEST.1994.292295	vlsi test symposium	vts		4300CAC5	18581
7FE037DF	Layered approach to designing system test interfaces	layered approach to designing system test interfaces	2003	2003		vlsi test symposium	vts		4300CAC5	19270
77960C91	Low power compression architecture	low power compression architecture	2010	2010/04	10.1109/VTS.2010.5469581	vlsi test symposium	vts		4300CAC5	17640
0BBF46CB	Test data compression and decompression for system-on-a-chip using Golomb codes	test data compression and decompression for system on a chip using golomb codes	2000			vlsi test symposium	vts		4300CAC5	16966
80417440	Worst-case analysis for pseudorandom testing	worst case analysis for pseudorandom testing	1993	1993	10.1109/VTEST.1993.313325	vlsi test symposium	vts		4300CAC5	17632
7F051E3E	Static test compaction for delay fault test sets consisting of broadside and skewed-load tests	static test compaction for delay fault test sets consisting of broadside and skewed load tests	2011	2011/05	10.1109/VTS.2011.5783760	vlsi test symposium	vts		4300CAC5	19289
7E05FF61	Mixed PLB and interconnect BIST for FPGAs without fault-free assumptions	mixed plb and interconnect bist for fpgas without fault free assumptions	2006	2006	10.1109/VTS.2006.47	vlsi test symposium	vts		4300CAC5	19266
7CEAAED3	A multi-configuration strategy for an application dependent testing of FPGAs	a multi configuration strategy for an application dependent testing of fpgas	2004	2004	10.1109/VTEST.2004.1299239	vlsi test symposium	vts		4300CAC5	19075
7E327E7F	Generating deterministic unordered test patterns with counters	generating deterministic unordered test patterns with counters	1996	1996		vlsi test symposium	vts		4300CAC5	18929
61DEB608	On removing redundant faults in synchronous sequential circuits	on removing redundant faults in synchronous sequential circuits	1998	1998	10.1109/VTEST.1998.670865	vlsi test symposium	vts		4300CAC5	19461
7EA34505	Dynamic Compaction for High Quality Delay Test	dynamic compaction for high quality delay test	2008	2008/04	10.1109/VTS.2008.54	vlsi test symposium	vts		4300CAC5	19140
7E7D2C1F	Bridging DFM Analysis and Volume Diagnostics for Yield Learning - A Case Study	bridging dfm analysis and volume diagnostics for yield learning a case study	2009	2009/05	10.1109/VTS.2009.37	vlsi test symposium	vts		4300CAC5	19110
7E629E6B	The impact of NoC reuse on the testing of core-based systems	the impact of noc reuse on the testing of core based systems	2003	2003	10.1109/VTEST.2003.1197643	vlsi test symposium	vts		4300CAC5	17986
776CFCD7	Easing the verification bottleneck using high level synthesis	easing the verification bottleneck using high level synthesis	2010	2010/04	10.1109/VTS.2010.5469565	vlsi test symposium	vts		4300CAC5	17543
7F8625A2	Non-RF to RF Test Correlation Using Learning Machines: A Case Study	non rf to rf test correlation using learning machines a case study	2007	2007/05	10.1109/VTS.2007.41	vlsi test symposium	vts		4300CAC5	18695
7E042F67	Dynamic diagnosis of sequential circuits based on stuck-at faults	dynamic diagnosis of sequential circuits based on stuck at faults	1996	1996	10.1109/VTEST.1996.510858	vlsi test symposium	vts		4300CAC5	18696
7DE4DF51	Compact test sets for industrial circuits	compact test sets for industrial circuits	1995	1995	10.1109/VTEST.1995.512661	vlsi test symposium	vts		4300CAC5	19251
7F6E36DD	Testing of VLSI CMOS System/390 processor at card and system level	testing of vlsi cmos system 390 processor at card and system level	1991	1991	10.1109/VTEST.1991.208169	vlsi test symposium	vts		4300CAC5	19224
80305DF4	Boosting the accuracy of analog test coverage computation through statistical tolerance analysis	boosting the accuracy of analog test coverage computation through statistical tolerance analysis	2002	2002	10.1109/VTS.2002.1011141	vlsi test symposium	vts		4300CAC5	19373
802D77A7	Algorithm Level Fault Tolerance: A Technique to Cope with Long Duration Transient Faults in Matrix Multiplication Algorithms	algorithm level fault tolerance a technique to cope with long duration transient faults in matrix multiplication algorithms	2008	2008/04	10.1109/VTS.2008.29	vlsi test symposium	vts		4300CAC5	19236
80037605	Decompression of test data using variable-length seed LFSRs	decompression of test data using variable length seed lfsrs	1995	1995		vlsi test symposium	vts		4300CAC5	17318
7F9F4CF3	Evaluation of effectiveness of median of absolute deviations outlier rejection-based I/sub DDQ/ testing for burn-in reduction	evaluation of effectiveness of median of absolute deviations outlier rejection based i sub ddq testing for burn in reduction	2002	2002	10.1109/VTS.2002.1011115	vlsi test symposium	vts		4300CAC5	18889
8003F9E4	Design of phase shifters for BIST applications	design of phase shifters for bist applications	1998	1998	10.1109/VTEST.1998.670871	vlsi test symposium	vts		4300CAC5	16383
7EE64A28	A circuit level fault model for resistive opens and bridges	a circuit level fault model for resistive opens and bridges	2003	2003	10.1109/VTEST.2003.1197678	vlsi test symposium	vts		4300CAC5	18547
06F97483	Built-in self-test of logic blocks in fpgas	built in self test of logic blocks in fpgas	1996			vlsi test symposium	vts		4300CAC5	16381
7C6AD9C3	Allocation of RAM built-in self-repair circuits for SOC dies of 3D ICs	allocation of ram built in self repair circuits for soc dies of 3d ics	2013	2013/04		vlsi test symposium	vts		4300CAC5	17622
7F994CF7	Reducing Scan Shift Power at RTL	reducing scan shift power at rtl	2008	2008/04	10.1109/VTS.2008.36	vlsi test symposium	vts		4300CAC5	19233
5BD10DD6	Low power/energy BIST scheme for datapaths	low power energy bist scheme for datapaths	2000	2000	10.1109/VTEST.2000.843822	vlsi test symposium	vts		4300CAC5	16530
7FBF8754	Delay testing and failure analysis of ECL logic with embedded memories	delay testing and failure analysis of ecl logic with embedded memories	1991	1991	10.1109/VTEST.1991.208167	vlsi test symposium	vts		4300CAC5	17565
80A5896C	Characterization of a pseudo-random testing technique for analog and mixed-signal built-in-self-test	characterization of a pseudo random testing technique for analog and mixed signal built in self test	2000	2000	10.1109/VTEST.2000.843851	vlsi test symposium	vts		4300CAC5	16910
7F3D8730	On the effectiveness of simultaneous self-test techniques	on the effectiveness of simultaneous self test techniques	1992	1992	10.1109/VTEST.1992.232726	vlsi test symposium	vts		4300CAC5	19224
785C47E5	Testing of flow-based microfluidic biochips	testing of flow based microfluidic biochips	2013	2013/04	10.1109/VTS.2013.6548906	vlsi test symposium	vts		4300CAC5	17529
805E481F	Hybrid BIST based on weighted pseudo-random testing: a new test resource partitioning scheme	hybrid bist based on weighted pseudo random testing a new test resource partitioning scheme	2001	2001	10.1109/VTS.2001.923409	vlsi test symposium	vts		4300CAC5	18284
63061F15	On testing of non-isolated embedded legacy cores and their surround logic	on testing of non isolated embedded legacy cores and their surround logic	1999	1999	10.1109/VTEST.1999.766645	vlsi test symposium	vts		4300CAC5	19400
8092E798	Weighted random robust path delay testing of synthesized multilevel circuits	weighted random robust path delay testing of synthesized multilevel circuits	1994	1994	10.1109/VTEST.1994.292298	vlsi test symposium	vts		4300CAC5	18103
7F596E07	Bounded Adjacent Fill for Low Capture Power Scan Testing	bounded adjacent fill for low capture power scan testing	2008	2008/04	10.1109/VTS.2008.47	vlsi test symposium	vts		4300CAC5	17154
7DDB52AE	Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults	fault nodes in implication graph for equivalence dominance collapsing and identifying untestable and independent faults	2008	2008/04	10.1109/VTS.2008.20	vlsi test symposium	vts		4300CAC5	19447
803B4788	Practical signal processing at mixed signal test venues - Trend removal, noise reduction, wideband signal capturing -	practical signal processing at mixed signal test venues trend removal noise reduction wideband signal capturing	2011	2011/05	10.1109/VTS.2011.5783741	vlsi test symposium	vts		4300CAC5	19555
803CBF23	A new tool for random testability evaluation using simulation and formal proof	a new tool for random testability evaluation using simulation and formal proof	1992	1992	10.1109/VTEST.1992.232773	vlsi test symposium	vts		4300CAC5	19131
7A1691EB	Special session 12B: Embedded tutorial test and fault tolerance of networks-on-chip	special session 12b embedded tutorial test and fault tolerance of networks on chip	2010	2010/04	10.1109/VTS.2010.5469530	vlsi test symposium	vts		4300CAC5	17578
7021B560	Modular TSC checkers for Bose-Lin and Bose codes	modular tsc checkers for bose lin and bose codes	1999	1999	10.1109/VTEST.1999.766689	vlsi test symposium	vts		4300CAC5	19363
7FCDD1B9	Defect-aware SOC test scheduling	defect aware soc test scheduling	2004	2004	10.1109/VTEST.2004.1299265	vlsi test symposium	vts		4300CAC5	18570
595AF788	Innovative practices session 7C: Mixed signal test and debug	innovative practices session 7c mixed signal test and debug	2015	2015/04	10.1109/VTS.2015.7116282	vlsi test symposium	vts		4300CAC5	19555
7E1EC7F1	Designing self-exercising analogue checkers	designing self exercising analogue checkers	1994	1994	10.1109/VTEST.1994.292304	vlsi test symposium	vts		4300CAC5	18470
6FAE49AD	Partial scan using multi-hop state reachability analysis	partial scan using multi hop state reachability analysis	1999	1999	10.1109/VTEST.1999.766655	vlsi test symposium	vts		4300CAC5	17543
804B5765	Compact testing with intermediate signature analysis	compact testing with intermediate signature analysis	1991	1991	10.1109/VTEST.1991.208131	vlsi test symposium	vts		4300CAC5	19324
5CE58DE0	Diagnosis of the failing component in RF receivers through adaptive full-path measurements	diagnosis of the failing component in rf receivers through adaptive full path measurements	2005	2005	10.1109/VTS.2005.42	vlsi test symposium	vts		4300CAC5	17207
804F2F46	Compact test generation for bridging faults under I/sub DDQ/ testing	compact test generation for bridging faults under i sub ddq testing	1995	1995		vlsi test symposium	vts		4300CAC5	19028
5E3C9AA2	Improving diagnosis resolution of a fault detection test set	improving diagnosis resolution of a fault detection test set	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
8019646F	An efficient test data reduction technique through dynamic pattern mixing across multiple fault models	an efficient test data reduction technique through dynamic pattern mixing across multiple fault models	2011	2011/05	10.1109/VTS.2011.5783735	vlsi test symposium	vts		4300CAC5	19240
7ED34181	Test-Pattern Grading and Pattern Selection for Small-Delay Defects	test pattern grading and pattern selection for small delay defects	2008	2008/04	10.1109/VTS.2008.32	vlsi test symposium	vts		4300CAC5	18432
8102AB3F	Low-cost on-line test for digital filters	low cost on line test for digital filters	1999	1999	10.1109/VTEST.1999.766702	vlsi test symposium	vts		4300CAC5	18731
5CFBE112	Analysis and design of optimal combinational compactors [logic test]	analysis and design of optimal combinational compactors logic test	2003	2003	10.1109/VTEST.2003.1197639	vlsi test symposium	vts		4300CAC5	17363
7ED8F72A	A new test pattern generation method for delay fault testing	a new test pattern generation method for delay fault testing	1996	1996		vlsi test symposium	vts		4300CAC5	17567
7F12BCF6	On the design of at-speed testable VLSI circuits	on the design of at speed testable vlsi circuits	1995	1995		vlsi test symposium	vts		4300CAC5	19404
7E08923B	Sigma-delta modulation based wafer-level testing for TFT-LCD source driver ICs	sigma delta modulation based wafer level testing for tft lcd source driver ics	2011	2011/05	10.1109/VTS.2011.5783740	vlsi test symposium	vts		4300CAC5	19345
80C7E0E1	An optimized delay testing technique for LSSD-based VLSI logic circuits	an optimized delay testing technique for lssd based vlsi logic circuits	1991	1991	10.1109/VTEST.1991.208165	vlsi test symposium	vts		4300CAC5	17580
7DB7A6D2	Reducing embedded SRAM test time under redundancy constraints	reducing embedded sram test time under redundancy constraints	2004	2004	10.1109/VTEST.2004.1299249	vlsi test symposium	vts		4300CAC5	19266
74009D65	RT-level TPG exploiting high-level synthesis information	rt level tpg exploiting high level synthesis information	1999	1999	10.1109/VTEST.1999.766685	vlsi test symposium	vts		4300CAC5	16781
7F32F442	On the complexity of terminal stuck-at fault detection tests for monotone Boolean functions	on the complexity of terminal stuck at fault detection tests for monotone boolean functions	1994	1994	10.1109/VTEST.1994.292316	vlsi test symposium	vts		4300CAC5	19224
5D436BB2	Best Methods for At-Speed Testing?	best methods for at speed testing	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19555
7F279053	A built-in self-test technique for load inductance and lossless current sensing of DC-DC converters	a built in self test technique for load inductance and lossless current sensing of dc dc converters	2014	2014/04	10.1109/VTS.2014.6818750	vlsi test symposium	vts		4300CAC5	19555
805704F6	Signal integrity problems in deep submicron arising from interconnects between cores	signal integrity problems in deep submicron arising from interconnects between cores	1998	1998	10.1109/VTEST.1998.670845	vlsi test symposium	vts		4300CAC5	17293
7FA9E4E1	Prediction of compression bound and optimization of compression architecture for linear decompression-based schemes	prediction of compression bound and optimization of compression architecture for linear decompression based schemes	2011	2011/05	10.1109/VTS.2011.5783737	vlsi test symposium	vts		4300CAC5	19351
816D35C9	The dynamic rollback problem in concurrent event-driven fault simulation	the dynamic rollback problem in concurrent event driven fault simulation	1997	1997		vlsi test symposium	vts		4300CAC5	19071
7ED781C6	Combinational circuit ATPG using binary decision diagrams	combinational circuit atpg using binary decision diagrams	1993	1993	10.1109/VTEST.1993.313354	vlsi test symposium	vts		4300CAC5	18864
7D9F41C2	Exploiting Unused Spare Columns to Improve Memory ECC	exploiting unused spare columns to improve memory ecc	2009	2009/05	10.1109/VTS.2009.52	vlsi test symposium	vts		4300CAC5	19007
7F630A2D	Built-in parametric test for controlled impedance I/Os	built in parametric test for controlled impedance i os	1997	1997		vlsi test symposium	vts		4300CAC5	17379
03DB23EE	An approach to dynamic power consumption testing of cmos ics	an approach to dynamic power consumption testing of cmos ics	1995			vlsi test symposium	vts		4300CAC5	17188
815CFD9F	A self-driven test structure for pseudorandom testing of non-scan sequential circuits	a self driven test structure for pseudorandom testing of non scan sequential circuits	1996	1996		vlsi test symposium	vts		4300CAC5	19245
72EE7E5B	On a software-based self-test methodology and its application	on a software based self test methodology and its application	2005	2005	10.1109/VTS.2005.59	vlsi test symposium	vts		4300CAC5	18589
70F53B5B	Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm	implications of voltage and dimension scaling on cmos testing the multidimensional testing paradigm	1998	1998	10.1109/VTEST.1998.670844	vlsi test symposium	vts		4300CAC5	17092
7E484886	Hybrid BIST for system-on-a-chip using an embedded FPGA core	hybrid bist for system on a chip using an embedded fpga core	2004	2004	10.1109/VTEST.2004.1299264	vlsi test symposium	vts		4300CAC5	19176
80CE8FA8	CLP-based multifrequency test generation for analog circuits	clp based multifrequency test generation for analog circuits	1997	1997		vlsi test symposium	vts		4300CAC5	18912
595FF786	Measurement of phase and frequency variations in radio-frequency signals	measurement of phase and frequency variations in radio frequency signals	2003	2003		vlsi test symposium	vts		4300CAC5	17465
8163A6AA	Test and characterization of high-speed circuits	test and characterization of high speed circuits	2011	2011/05	10.1109/VTS.2011.5783745	vlsi test symposium	vts		4300CAC5	19555
7BC9389E	Power supply noise control in pseudo functional test	power supply noise control in pseudo functional test	2013	2013/04	10.1109/VTS.2013.6548881	vlsi test symposium	vts		4300CAC5	17605
810FAFF0	Random pattern testability of memory control logic	random pattern testability of memory control logic	1997	1997		vlsi test symposium	vts		4300CAC5	19525
811EADE9	Test generation and design-for-testability for flow-based mVLSI microfluidic biochips	test generation and design for testability for flow based mvlsi microfluidic biochips	2014	2014/04	10.1109/VTS.2014.6818760	vlsi test symposium	vts		4300CAC5	19555
7E0C88E6	Test embedding with discrete logarithms	test embedding with discrete logarithms	1994	1994	10.1109/VTEST.1994.292331	vlsi test symposium	vts		4300CAC5	16949
783A53F9	Special session 8B: New topic MOS/MTJ-hybrid circuit with nonvolatile logic-in-memory architecture and its impact	special session 8b new topic mos mtj hybrid circuit with nonvolatile logic in memory architecture and its impact	2010	2010/04	10.1109/VTS.2010.5469560	vlsi test symposium	vts		4300CAC5	19555
77A447F7	Forming multi-cycle tests for delay faults by concatenating broadside tests	forming multi cycle tests for delay faults by concatenating broadside tests	2010	2010/04	10.1109/VTS.2010.5469616	vlsi test symposium	vts		4300CAC5	17375
7F2A1B5A	Robust test generation for precise crosstalk-induced path delay faults	robust test generation for precise crosstalk induced path delay faults	2006	2006	10.1109/VTS.2006.60	vlsi test symposium	vts		4300CAC5	19228
7E530F3C	Optimization of analog IC test structures	optimization of analog ic test structures	1996	1996		vlsi test symposium	vts		4300CAC5	19170
7E037947	A self-test methodology for IP cores in bus-based programmable SoCs	a self test methodology for ip cores in bus based programmable socs	2001	2001	10.1109/VTS.2001.923439	vlsi test symposium	vts		4300CAC5	18025
7D7803D9	A novel hybrid method for SDD pattern grading and selection	a novel hybrid method for sdd pattern grading and selection	2010	2010/04	10.1109/VTS.2010.5469619	vlsi test symposium	vts		4300CAC5	17240
6E8DAC1A	Reducing test application time for built-in-self-test test pattern generators	reducing test application time for built in self test test pattern generators	2000	2000	10.1109/VTEST.2000.843867	vlsi test symposium	vts		4300CAC5	16702
6AB324D8	Distributed generation of weighted random patterns	distributed generation of weighted random patterns	1998	1998	10.1109/VTEST.1998.670872	vlsi test symposium	vts		4300CAC5	17575
58F193F9	Efficient UBIST for RAMs	efficient ubist for rams	1994	1994	10.1109/VTEST.1994.292319	vlsi test symposium	vts		4300CAC5	17403
0AC454FA	High End and Low End Applications for Defective Chips: Enhanced Availability and Acceptability	high end and low end applications for defective chips enhanced availability and acceptability	2000			vlsi test symposium	vts		4300CAC5	19555
7D78084D	Stuck-Open Fault Leakage and Testing in Nanometer Technologies	stuck open fault leakage and testing in nanometer technologies	2009	2009/05	10.1109/VTS.2009.33	vlsi test symposium	vts		4300CAC5	19414
5DA61974	Efficient seed utilization for reseeding based compression [logic testing]	efficient seed utilization for reseeding based compression logic testing	2003	2003	10.1109/VTEST.2003.1197656	vlsi test symposium	vts		4300CAC5	19555
7D72B0AF	Horizontal-FPN fault coverage improvement in production test of CMOS imagers	horizontal fpn fault coverage improvement in production test of cmos imagers	2015	2015/04		vlsi test symposium	vts		4300CAC5	19468
5DFD666A	Threshold voltage mismatch (Delta;VT) fault modeling	threshold voltage mismatch delta vt fault modeling	2003	2003		vlsi test symposium	vts		4300CAC5	19555
5DCAAA4E	Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking	power aware test scheduling in network on chip using variable rate on chip clocking	2005	2005	10.1109/VTS.2005.66	vlsi test symposium	vts		4300CAC5	18594
58FD3299	Innovative practices session 3C: Advances in silicon debug & diagnosis	innovative practices session 3c advances in silicon debug diagnosis	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7ED84B18	Effective concurrent test for a parallel-input multiplier using modulo 3	effective concurrent test for a parallel input multiplier using modulo 3	1992	1992	10.1109/VTEST.1992.232766	vlsi test symposium	vts		4300CAC5	19240
7F0DFC51	Test response compaction using arithmetic functions	test response compaction using arithmetic functions	1996	1996		vlsi test symposium	vts		4300CAC5	18111
7556141D	Low-capture-power at-speed testing using partial launch-on-capture test scheme	low capture power at speed testing using partial launch on capture test scheme	2010	2010/04	10.1109/VTS.2010.5469590	vlsi test symposium	vts		4300CAC5	17547
7D78BDAC	Reducing test time and area overhead of an embedded memory array built-in repair analyzer with optimal repair rate	reducing test time and area overhead of an embedded memory array built in repair analyzer with optimal repair rate	2010	2010/04	10.1109/VTS.2010.5469625	vlsi test symposium	vts		4300CAC5	17579
7E3B7E1A	Enhanced fault modeling for DRAM test and analysis	enhanced fault modeling for dram test and analysis	1991	1991	10.1109/VTEST.1991.208150	vlsi test symposium	vts		4300CAC5	17792
7ECAC527	SoCs with MEMS? Can we include MEMS in the SoCs design and test flow?	socs with mems can we include mems in the socs design and test flow	2002	2002	10.1109/VTS.2002.1011179	vlsi test symposium	vts		4300CAC5	17474
5B66B5B3	PPB: Partially-working processors binning for maximizing wafer utilization	ppb partially working processors binning for maximizing wafer utilization	2015	2015/04	10.1109/VTS.2015.7116253	vlsi test symposium	vts		4300CAC5	19427
80705D53	On clustering of undetectable transition faults in standard-scan circuits	on clustering of undetectable transition faults in standard scan circuits	2011	2011/05	10.1109/VTS.2011.5783772	vlsi test symposium	vts		4300CAC5	19494
7FC31F23	A Low-Cost RF MIMO Test Method Using a Single Measurement Set-up	a low cost rf mimo test method using a single measurement set up	2007	2007/05	10.1109/VTS.2007.6	vlsi test symposium	vts		4300CAC5	18624
7CF1DC6F	Practical solutions for the application of the oscillation-based-test: start-up and on-chip evaluation	practical solutions for the application of the oscillation based test start up and on chip evaluation	2002	2002	10.1109/VTS.2002.1011176	vlsi test symposium	vts		4300CAC5	19322
5B09B884	Current signatures [VLSI circuit testing]	current signatures vlsi circuit testing	1996	1996	10.1109/VTEST.1996.510844	vlsi test symposium	vts		4300CAC5	16059
7D621AC9	Synthesizing designs with low-cardinality minimum feedback vertex set for partial scan application	synthesizing designs with low cardinality minimum feedback vertex set for partial scan application	1994	1994	10.1109/VTEST.1994.292342	vlsi test symposium	vts		4300CAC5	18883
7F7321C3	RTL Test Point Insertion to Reduce Delay Test Volume	rtl test point insertion to reduce delay test volume	2007	2007/05	10.1109/VTS.2007.55	vlsi test symposium	vts		4300CAC5	19358
7F2FF48C	A novel built-in current sensor for I/sub DDQ/ testing of deep submicron CMOS ICs	a novel built in current sensor for i sub ddq testing of deep submicron cmos ics	1996	1996		vlsi test symposium	vts		4300CAC5	18678
7ED7C1F7	Full fault dictionary storage based on labeled tree encoding	full fault dictionary storage based on labeled tree encoding	1996	1996	10.1109/VTEST.1996.510854	vlsi test symposium	vts		4300CAC5	17508
79A0BA5D	Finding best voltage and frequency to shorten power-constrained test time	finding best voltage and frequency to shorten power constrained test time	2013	2013/04	10.1109/VTS.2013.6548882	vlsi test symposium	vts		4300CAC5	17569
032D7140	IP and Automation to Support IEEE P1500	ip and automation to support ieee p1500	2001			vlsi test symposium	vts		4300CAC5	19555
7FD74F83	Multi-cycle sensitizable transition delay faults	multi cycle sensitizable transition delay faults	2006	2006	10.1109/VTS.2006.49	vlsi test symposium	vts		4300CAC5	19050
755FA522	Post-DfT-insertion retiming for delay recovery on inter-die paths in 3D ICs	post dft insertion retiming for delay recovery on inter die paths in 3d ics	2013	2013/04	10.1109/VTS.2013.6548939	vlsi test symposium	vts		4300CAC5	19555
7EDE47B0	Redundancy removal and simplification of combinational circuits	redundancy removal and simplification of combinational circuits	1992	1992	10.1109/VTEST.1992.232764	vlsi test symposium	vts		4300CAC5	18687
809C4AB4	The ATPG Conflict-Driven Scheme for High Transition Fault Coverage and Low Test Cost	the atpg conflict driven scheme for high transition fault coverage and low test cost	2009	2009/05	10.1109/VTS.2009.15	vlsi test symposium	vts		4300CAC5	19219
7EEC50E3	An approach to the built-in self-test of field programmable analog arrays	an approach to the built in self test of field programmable analog arrays	2004	2004	10.1109/VTEST.2004.1299268	vlsi test symposium	vts		4300CAC5	18585
7B39866B	New topic session 2B: Co-design and reliability of power electronic modules  Current status and future challenges	new topic session 2b co design and reliability of power electronic modules current status and future challenges	2014	2014/04	10.1109/VTS.2014.6818748	vlsi test symposium	vts		4300CAC5	19555
7D502456	Restrict Encoding for Mixed-Mode BIST	restrict encoding for mixed mode bist	2009	2009/05	10.1109/VTS.2009.43	vlsi test symposium	vts		4300CAC5	19337
6B38CB72	Fault models and tests for two-port memories	fault models and tests for two port memories	1998	1998	10.1109/VTEST.1998.670898	vlsi test symposium	vts		4300CAC5	15814
7D1D3912	BIST pretest of ICs: risks and benefits	bist pretest of ics risks and benefits	2006	2006	10.1109/VTS.2006.23	vlsi test symposium	vts		4300CAC5	19458
70E4BBEE	Enhanced BIST-based diagnosis of FPGAs via boundary scan access	enhanced bist based diagnosis of fpgas via boundary scan access	1999	1999	10.1109/VTEST.1999.766697	vlsi test symposium	vts		4300CAC5	16530
7FAC9AA1	Test synthesis for DC test and maximal diagnosis of switched-capacitor circuits	test synthesis for dc test and maximal diagnosis of switched capacitor circuits	1997	1997		vlsi test symposium	vts		4300CAC5	19131
768DF441	Innovative practices session 1C: Post-silicon validation	innovative practices session 1c post silicon validation	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
7E1C526D	System-level testing of RF transmitter specifications using optimized periodic bitstreams	system level testing of rf transmitter specifications using optimized periodic bitstreams	2004	2004	10.1109/VTEST.2004.1299248	vlsi test symposium	vts		4300CAC5	18779
6DA2D375	Analyzing the need for ATPG targeting GOS defects	analyzing the need for atpg targeting gos defects	1999	1999	10.1109/VTEST.1999.766698	vlsi test symposium	vts		4300CAC5	19427
7D49678E	Output Hazard-Free Transition Delay Fault Test Generation	output hazard free transition delay fault test generation	2009	2009/05	10.1109/VTS.2009.40	vlsi test symposium	vts		4300CAC5	19262
80BF25EF	Segment delay faults: a new fault model	segment delay faults a new fault model	1996	1996	10.1109/VTEST.1996.510832	vlsi test symposium	vts		4300CAC5	17472
7D30B93F	Using Clock-Vdd to Test and Diagnose the Power-Switch in Power-Gating Circuit	using clock vdd to test and diagnose the power switch in power gating circuit	2007	2007/05	10.1109/VTS.2007.85	vlsi test symposium	vts		4300CAC5	18992
768B474D	RSAK: Random stream attack for phase change memory in video applications	rsak random stream attack for phase change memory in video applications	2013	2013/04	10.1109/VTS.2013.6548937	vlsi test symposium	vts		4300CAC5	19555
77E19591	Alternative safe test of hysteretic power converters	alternative safe test of hysteretic power converters	2014	2014/04	10.1109/VTS.2014.6818751	vlsi test symposium	vts		4300CAC5	17610
7DD89A4D	Exploiting X-correlation in output compression via superset X-canceling	exploiting x correlation in output compression via superset x canceling	2012	2012/04	10.1109/VTS.2012.6231100	vlsi test symposium	vts		4300CAC5	19483
7DDFA8EE	Built-in current self-testing scheme (BICST) for CMOS logic circuits	built in current self testing scheme bicst for cmos logic circuits	1992	1992	10.1109/VTEST.1992.232770	vlsi test symposium	vts		4300CAC5	19555
713BA207	When digital becomes analog - Interfaces in high speed test	when digital becomes analog interfaces in high speed test	2004	2004	10.1109/VTEST.2004.1299212	vlsi test symposium	vts		4300CAC5	17524
7E03D254	Automated Debug of Speed Path Failures Using Functional Tests	automated debug of speed path failures using functional tests	2009	2009/05	10.1109/VTS.2009.53	vlsi test symposium	vts		4300CAC5	18764
777F986E	Special session 12A: Panel adaptive analog test: Feasibility and opportunities ahead	special session 12a panel adaptive analog test feasibility and opportunities ahead	2010	2010/04	10.1109/VTS.2010.5469533	vlsi test symposium	vts		4300CAC5	19555
7F62D793	Test pattern generation system for delay faults using a high speed simulation processor 'SP'	test pattern generation system for delay faults using a high speed simulation processor sp	1992	1992	10.1109/VTEST.1992.232717	vlsi test symposium	vts		4300CAC5	19427
7D8BD1B6	Efficient and product-representative timing model validation	efficient and product representative timing model validation	2011	2011/05	10.1109/VTS.2011.5783761	vlsi test symposium	vts		4300CAC5	19483
7E326618	An efficient method to screen resistive opens under presence of process variation	an efficient method to screen resistive opens under presence of process variation	2011	2011/05	10.1109/VTS.2011.5783771	vlsi test symposium	vts		4300CAC5	19505
5A227D85	A new framework for automatic generation, insertion and verification of memory built-in self test units	a new framework for automatic generation insertion and verification of memory built in self test units	1999	1999	10.1109/VTEST.1999.766694	vlsi test symposium	vts		4300CAC5	19229
7934218B	At-speed interconnect testing and test-path optimization for 2.5D ICs	at speed interconnect testing and test path optimization for 2 5d ics	2014	2014/04	10.1109/VTS.2014.6818770	vlsi test symposium	vts		4300CAC5	17488
80944349	Partner SRLs for improved shift register diagnostics	partner srls for improved shift register diagnostics	1992	1992	10.1109/VTEST.1992.232749	vlsi test symposium	vts		4300CAC5	15880
80606817	Consistently dominant fault model for tristate buffer nets	consistently dominant fault model for tristate buffer nets	1996	1996	10.1109/VTEST.1996.510885	vlsi test symposium	vts		4300CAC5	19363
7DC53E10	Issues of integrating the IEEE Std 1149.1 into a gate array	issues of integrating the ieee std 1149 1 into a gate array	1991	1991	10.1109/VTEST.1991.208139	vlsi test symposium	vts		4300CAC5	19555
717CCAB3	New techniques for deterministic test pattern generation	new techniques for deterministic test pattern generation	1998	1998		vlsi test symposium	vts		4300CAC5	17888
80CF496F	On the use of fault dominance in n-detection test generation	on the use of fault dominance in n detection test generation	2001	2001	10.1109/VTS.2001.923462	vlsi test symposium	vts		4300CAC5	19014
7DCC1495	Efficient diagnosis of single/double bridging faults with Delta Iddq probabilistic signatures and Viterbi algorithm	efficient diagnosis of single double bridging faults with delta iddq probabilistic signatures and viterbi algorithm	2000	2000	10.1109/VTEST.2000.843875	vlsi test symposium	vts		4300CAC5	19522
5A033490	Techniques to encode and compress fault dictionaries	techniques to encode and compress fault dictionaries	1999	1999	10.1109/VTEST.1999.766665	vlsi test symposium	vts		4300CAC5	16605
79304321	High level synthesis of a Front End filter and DSP engine for analog to digital conversion  a case study	high level synthesis of a front end filter and dsp engine for analog to digital conversion a case study	2010	2010/04	10.1109/VTS.2010.5469564	vlsi test symposium	vts		4300CAC5	19555
7E74E2FA	Improving the theory of truth table verification of iterative logic arrays	improving the theory of truth table verification of iterative logic arrays	1992	1992	10.1109/VTEST.1992.232776	vlsi test symposium	vts		4300CAC5	17585
811CAAEF	Instruction-based self-testing of processor cores	instruction based self testing of processor cores	2002	2002	10.1109/VTS.2002.1011142	vlsi test symposium	vts		4300CAC5	18285
7F473015	Partial reset for synchronous sequential circuits using almost independent reset signals	partial reset for synchronous sequential circuits using almost independent reset signals	2001	2001	10.1109/VTS.2001.923422	vlsi test symposium	vts		4300CAC5	19306
776C43EE	The roadblocks to broad adoption of high level synthesis	the roadblocks to broad adoption of high level synthesis	2010	2010/04	10.1109/VTS.2010.5469567	vlsi test symposium	vts		4300CAC5	19555
739DD5C9	Hierarchical test generation for analog circuits using incremental test development	hierarchical test generation for analog circuits using incremental test development	1999	1999	10.1109/VTEST.1999.766679	vlsi test symposium	vts		4300CAC5	18877
05C7D08E	Hardware-Software Co-Design for Test: It's the Last Straw	hardware software co design for test it s the last straw	1996			vlsi test symposium	vts		4300CAC5	19555
68CA0575	No Fault Found: The root cause	no fault found the root cause	2015	2015/04	10.1109/VTS.2015.7116284	vlsi test symposium	vts		4300CAC5	19224
714EE87C	On low-capture-power test generation for scan testing	on low capture power test generation for scan testing	2005	2005	10.1109/VTS.2005.60	vlsi test symposium	vts		4300CAC5	17720
6F44C71A	TAO-BIST: a framework for testability analysis and optimization of RTL circuits for BIST	tao bist a framework for testability analysis and optimization of rtl circuits for bist	1999	1999	10.1109/VTEST.1999.766695	vlsi test symposium	vts		4300CAC5	17373
7E0EFED1	Where We Might Stumble with Embedded-System Test	where we might stumble with embedded system test	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19555
7615D3E3	Detection, diagnosis, and repair of faults in memristor-based memories	detection diagnosis and repair of faults in memristor based memories	2014	2014/04	10.1109/VTS.2014.6818762	vlsi test symposium	vts		4300CAC5	17626
7DE96D1B	A built-in self-test method for write-only content addressable memories	a built in self test method for write only content addressable memories	2005	2005	10.1109/VTS.2005.7	vlsi test symposium	vts		4300CAC5	17408
7BAE38C4	Reusing NoC-infrastructure for test data compression	reusing noc infrastructure for test data compression	2010	2010/04	10.1109/VTS.2010.5469570	vlsi test symposium	vts		4300CAC5	17423
71FF3617	Synthesis of low power CED circuits based on parity codes	synthesis of low power ced circuits based on parity codes	2005	2005	10.1109/VTS.2005.80	vlsi test symposium	vts		4300CAC5	19199
8106FE76	Virtual scan chains: a means for reducing scan length in cores	virtual scan chains a means for reducing scan length in cores	2000	2000	10.1109/VTEST.2000.843829	vlsi test symposium	vts		4300CAC5	17233
7DEFA273	Power-aware test generation with guaranteed launch safety for at-speed scan testing	power aware test generation with guaranteed launch safety for at speed scan testing	2011	2011/05	10.1109/VTS.2011.5783778	vlsi test symposium	vts		4300CAC5	19274
7E6D5217	Fault characterization of standard cell libraries using inductive contamination analysis (ICA)	fault characterization of standard cell libraries using inductive contamination analysis ica	1996	1996	10.1109/VTEST.1996.510886	vlsi test symposium	vts		4300CAC5	19080
802D3981	Microscale and Nanoscale Thermal Characterization of Integrated Circuit Chips	microscale and nanoscale thermal characterization of integrated circuit chips	2009	2009/05	10.1109/VTS.2009.73	vlsi test symposium	vts		4300CAC5	19555
7D90AB0A	Multiple weighted cellular automata	multiple weighted cellular automata	1994	1994	10.1109/VTEST.1994.292330	vlsi test symposium	vts		4300CAC5	18692
0086FEB2	A general technique for testing FPGAs	a general technique for testing fpgas	1996			vlsi test symposium	vts		4300CAC5	16633
815461DD	Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method	extraction of peak to peak and rms sinusoidal jitter using an analytic signal method	2000	2000	10.1109/VTEST.2000.843870	vlsi test symposium	vts		4300CAC5	17841
7F7C1A61	Verification of transient response of linear analog circuits	verification of transient response of linear analog circuits	1995	1995	10.1109/VTEST.1995.512615	vlsi test symposium	vts		4300CAC5	18560
8037176A	Test point insertion based on path tracing	test point insertion based on path tracing	1996	1996	10.1109/VTEST.1996.510828	vlsi test symposium	vts		4300CAC5	17653
7AC8D54B	Special session 12C: Town-hall meeting young professionals in test	special session 12c town hall meeting young professionals in test	2013	2013/04	10.1109/VTS.2013.6548946	vlsi test symposium	vts		4300CAC5	19555
7F0BFCEA	Synthesis for arithmetic built-in self-test	synthesis for arithmetic built in self test	2000	2000	10.1109/VTEST.2000.843841	vlsi test symposium	vts		4300CAC5	19121
5CFB0D4C	Salvaging test windows in BIST diagnostics	salvaging test windows in bist diagnostics	1997	1997	10.1109/VTEST.1997.600321	vlsi test symposium	vts		4300CAC5	17061
8049515B	LFSROM an algorithm for automatic design synthesis of hardware test pattern generator	lfsrom an algorithm for automatic design synthesis of hardware test pattern generator	1993	1993	10.1109/VTEST.1993.313322	vlsi test symposium	vts		4300CAC5	19330
7F58EF72	ELF-Murphy data on defects and tests sets	elf murphy data on defects and tests sets	2004	2004		vlsi test symposium	vts		4300CAC5	18320
7E8EBB60	Security-aware SoC test access mechanisms	security aware soc test access mechanisms	2011	2011/05	10.1109/VTS.2011.5783765	vlsi test symposium	vts		4300CAC5	19166
7D5D6B31	Test Data Compression Using Dictionaries with Fixed-Length Indices	test data compression using dictionaries with fixed length indices	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	18049
7E9790CD	Power-safe test application using an effective gating approach considering current limits	power safe test application using an effective gating approach considering current limits	2011	2011/05	10.1109/VTS.2011.5783777	vlsi test symposium	vts		4300CAC5	19402
70FF7D3C	Stuck-at tuple-detection: a fault model based on stuck-at faults for improved defect coverage	stuck at tuple detection a fault model based on stuck at faults for improved defect coverage	1998	1998	10.1109/VTEST.1998.670882	vlsi test symposium	vts		4300CAC5	18072
74B039E3	Efficient path selection for delay testing based on partial path evaluation	efficient path selection for delay testing based on partial path evaluation	1998	1998	10.1109/VTEST.1998.670867	vlsi test symposium	vts		4300CAC5	18423
7D01FEDB	On compacting test sets by addition and removal of test vectors	on compacting test sets by addition and removal of test vectors	1994	1994	10.1109/VTEST.1994.292312	vlsi test symposium	vts		4300CAC5	17707
7D618C0F	Using arithmetic transform for verification of datapath circuits via error modeling	using arithmetic transform for verification of datapath circuits via error modeling	2000	2000	10.1109/VTEST.2000.843855	vlsi test symposium	vts		4300CAC5	18684
58ACA8EF	Delay fault testing of designs with embedded IP cores	delay fault testing of designs with embedded ip cores	1999	1999	10.1109/VTEST.1999.766660	vlsi test symposium	vts		4300CAC5	17394
59041559	Signature oriented model pruning to facilitate multi-threaded processors debugging	signature oriented model pruning to facilitate multi threaded processors debugging	2015	2015/04		vlsi test symposium	vts		4300CAC5	19468
01A57BE1	Testing Core-Based Designs Using Partial Isolation Rings	testing core based designs using partial isolation rings	1997			vlsi test symposium	vts		4300CAC5	17434
79C849A1	Innovative practices session 1C: Existing/emerging low power techniques	innovative practices session 1c existing emerging low power techniques	2014	2014/04	10.1109/VTS.2014.6818744	vlsi test symposium	vts		4300CAC5	19555
7FD285F0	Multimode Illinois Scan Architecture for Test Application Time and Test Data Volume Reduction	multimode illinois scan architecture for test application time and test data volume reduction	2007	2007/05	10.1109/VTS.2007.39	vlsi test symposium	vts		4300CAC5	17432
7EBA9697	A statistical fault coverage metric for realistic path delay faults	a statistical fault coverage metric for realistic path delay faults	2004	2004	10.1109/VTEST.2004.1299223	vlsi test symposium	vts		4300CAC5	18924
782B765F	A SMT-based diagnostic test generation method for combinational circuits	a smt based diagnostic test generation method for combinational circuits	2012	2012/04	10.1109/VTS.2012.6231105	vlsi test symposium	vts		4300CAC5	17609
7D6DFB7B	Recent advances in logic synthesis with testability	recent advances in logic synthesis with testability	1992	1992	10.1109/VTEST.1992.232761	vlsi test symposium	vts		4300CAC5	19338
7EF78176	Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs	reconfiguration technique for reducing test time and test data volume in illinois scan architecture based designs	2002	2002	10.1109/VTS.2002.1011104	vlsi test symposium	vts		4300CAC5	17868
737033BB	Ground bounce considerations in DC parametric test generation using boundary scan	ground bounce considerations in dc parametric test generation using boundary scan	1998	1998	10.1109/VTEST.1998.670853	vlsi test symposium	vts		4300CAC5	18950
7F63CE39	Sensing temperature in CMOS circuits for thermal testing	sensing temperature in cmos circuits for thermal testing	2004	2004	10.1109/VTEST.2004.1299241	vlsi test symposium	vts		4300CAC5	19100
5C3CFF36	Innovative practices session 1C: New technologies, new challenges - 1 [3 presentations]	innovative practices session 1c new technologies new challenges 1 3 presentations	2015	2015/04	10.1109/VTS.2015.7116251	vlsi test symposium	vts		4300CAC5	19555
7F3F2E2C	Partial scan testing with single clock control	partial scan testing with single clock control	1993	1993	10.1109/VTEST.1993.313365	vlsi test symposium	vts		4300CAC5	19555
80782CC8	Design, analysis, and test of low-power and reliable flexible electronics	design analysis and test of low power and reliable flexible electronics	2010	2010/04	10.1109/VTS.2010.5469610	vlsi test symposium	vts		4300CAC5	19555
7A12FCBF	Quality versus cost analysis for 3D Stacked ICs	quality versus cost analysis for 3d stacked ics	2014	2014/04	10.1109/VTS.2014.6818763	vlsi test symposium	vts		4300CAC5	17561
7F871C95	Recent progress in synthesis for testability	recent progress in synthesis for testability	1991	1991	10.1109/VTEST.1991.208127	vlsi test symposium	vts		4300CAC5	19499
7E729B44	CMOS bridging fault modeling	cmos bridging fault modeling	1994	1994	10.1109/VTEST.1994.292283	vlsi test symposium	vts		4300CAC5	18625
816DAD33	A diagnosis testbench of analog IP cores against on-chip environmental disturbances	a diagnosis testbench of analog ip cores against on chip environmental disturbances	2011	2011/05	10.1109/VTS.2011.5783757	vlsi test symposium	vts		4300CAC5	19483
7DD790EA	Simulation of non-classical faults on the gate level-fault modeling	simulation of non classical faults on the gate level fault modeling	1993	1993	10.1109/VTEST.1993.313377	vlsi test symposium	vts		4300CAC5	18355
71B5BE84	An approach to modeling and testing memories and its application to CAMs	an approach to modeling and testing memories and its application to cams	1998	1998	10.1109/VTEST.1998.670899	vlsi test symposium	vts		4300CAC5	18774
76414BA0	Innovative practices session 3C: Industrial practices of test cost reduction techniques: Impact and design tradeoffs	innovative practices session 3c industrial practices of test cost reduction techniques impact and design tradeoffs	2010	2010/04	10.1109/VTS.2010.5469600	vlsi test symposium	vts		4300CAC5	19555
7D993BCA	Circuit-level classification and testability analysis for CMOS faults	circuit level classification and testability analysis for cmos faults	1991	1991	10.1109/VTEST.1991.208157	vlsi test symposium	vts		4300CAC5	19019
7DF398A0	A new technique for totally self-checking CMOS circuit design for stuck-on and stuck-off faults	a new technique for totally self checking cmos circuit design for stuck on and stuck off faults	1992	1992	10.1109/VTEST.1992.232741	vlsi test symposium	vts		4300CAC5	19555
7D29DA2F	Improving the efficiency of error identification via signature analysis	improving the efficiency of error identification via signature analysis	1995	1995		vlsi test symposium	vts		4300CAC5	17866
778D466E	Identification of critical variables using an FPGA-based fault injection framework	identification of critical variables using an fpga based fault injection framework	2013	2013/04	10.1109/VTS.2013.6548936	vlsi test symposium	vts		4300CAC5	19555
7DBA0DDD	SDRAM Delay Fault Modeling and Performance Testing	sdram delay fault modeling and performance testing	2007	2007/05	10.1109/VTS.2007.56	vlsi test symposium	vts		4300CAC5	19489
7EBA1A08	Gate-Oxide Early Life Failure Prediction	gate oxide early life failure prediction	2008	2008/04	10.1109/VTS.2008.55	vlsi test symposium	vts		4300CAC5	19168
7582EFAB	A novel hybrid delay testing scheme with low test power, volume, and time	a novel hybrid delay testing scheme with low test power volume and time	2010	2010/04	10.1109/VTS.2010.5469547	vlsi test symposium	vts		4300CAC5	19555
7D23FBB5	Full Open Defects in Nanometric CMOS	full open defects in nanometric cmos	2008	2008/04	10.1109/VTS.2008.31	vlsi test symposium	vts		4300CAC5	19159
7EB71F56	Recursive Path Selection for Delay Fault Testing	recursive path selection for delay fault testing	2009	2009/05	10.1109/VTS.2009.50	vlsi test symposium	vts		4300CAC5	17560
7E2B86DF	Assessing SRAM test coverage for sub-micron CMOS technologies	assessing sram test coverage for sub micron cmos technologies	1997	1997	10.1109/VTEST.1997.599437	vlsi test symposium	vts		4300CAC5	18496
7E29954B	Controllable self-checking checkers for conditional concurrent checking	controllable self checking checkers for conditional concurrent checking	1994	1994	10.1109/VTEST.1994.292321	vlsi test symposium	vts		4300CAC5	17533
7E3F618B	Design for diagnosable multiple-output digital systems	design for diagnosable multiple output digital systems	1991	1991	10.1109/VTEST.1991.208159	vlsi test symposium	vts		4300CAC5	18890
7EA43BF1	On n-detection test sets and variable n-detection test sets for transition faults	on n detection test sets and variable n detection test sets for transition faults	1999	1999	10.1109/VTEST.1999.766662	vlsi test symposium	vts		4300CAC5	17772
7EA64769	A structured design for test methodology	a structured design for test methodology	1993	1993	10.1109/VTEST.1993.313372	vlsi test symposium	vts		4300CAC5	19003
80E9A37C	An optimized testable architecture for finite state machines	an optimized testable architecture for finite state machines	1995	1995	10.1109/VTEST.1995.512632	vlsi test symposium	vts		4300CAC5	19221
78AC6DE6	Smart selection of indirect parameters for DC-based alternate RF IC testing	smart selection of indirect parameters for dc based alternate rf ic testing	2012	2012/04	10.1109/VTS.2012.6231074	vlsi test symposium	vts		4300CAC5	17520
0554D70E	11.3 Mixed Signal DFT at GHz Frequencies	11 3 mixed signal dft at ghz frequencies	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19444
7DF877F9	A test generation method using a compacted test table and a test generation method using a compacted test plan table for RTL data path circuits	a test generation method using a compacted test table and a test generation method using a compacted test plan table for rtl data path circuits	2002	2002	10.1109/VTS.2002.1011161	vlsi test symposium	vts		4300CAC5	18980
80936989	Disturb neighborhood pattern sensitive fault	disturb neighborhood pattern sensitive fault	1997	1997	10.1109/VTEST.1997.599439	vlsi test symposium	vts		4300CAC5	18994
7F223920	Checksum-based concurrent error detection in linear analog systems with second and higher order stages	checksum based concurrent error detection in linear analog systems with second and higher order stages	1992	1992	10.1109/VTEST.1992.232767	vlsi test symposium	vts		4300CAC5	18786
722EE0A6	High speed serializing/de-serializing design-for-test method for evaluating a 1 GHz microprocessor	high speed serializing de serializing design for test method for evaluating a 1 ghz microprocessor	1998	1998	10.1109/VTEST.1998.670873	vlsi test symposium	vts		4300CAC5	17016
7E9988E2	Test waveform shaping in mixed signal test bus by pre-equalization	test waveform shaping in mixed signal test bus by pre equalization	2001	2001	10.1109/VTS.2001.923448	vlsi test symposium	vts		4300CAC5	19370
7EC39F8D	Exponent monitoring for low-cost concurrent error detection in FPU control logic	exponent monitoring for low cost concurrent error detection in fpu control logic	2011	2011/05	10.1109/VTS.2011.5783727	vlsi test symposium	vts		4300CAC5	19427
8124C794	EXTEST: a method to extend test sequences of synchronous sequential circuits to increase the fault coverage	extest a method to extend test sequences of synchronous sequential circuits to increase the fault coverage	1997	1997	10.1109/VTEST.1997.600297	vlsi test symposium	vts		4300CAC5	19517
8057E961	Discrete test generation by continuous methods	discrete test generation by continuous methods	1994	1994	10.1109/VTEST.1994.292327	vlsi test symposium	vts		4300CAC5	19037
7E49EFE3	Designing a fast and adaptive error correction scheme for increasing the lifetime of phase change memories	designing a fast and adaptive error correction scheme for increasing the lifetime of phase change memories	2011	2011/05	10.1109/VTS.2011.5783773	vlsi test symposium	vts		4300CAC5	19384
7DBA21C0	Optimum redundancy design for new-generation EPROMs based on yield analysis of previous generation	optimum redundancy design for new generation eproms based on yield analysis of previous generation	1992	1992	10.1109/VTEST.1992.232746	vlsi test symposium	vts		4300CAC5	19003
035A7901	Adapt-ing scan architectures for low power operation	adapt ing scan architectures for low power operation	2000			vlsi test symposium	vts		4300CAC5	17452
7E285F43	An on-chip short-time interval measurement technique for testing high-speed communication links	an on chip short time interval measurement technique for testing high speed communication links	2001	2001	10.1109/VTS.2001.923466	vlsi test symposium	vts		4300CAC5	18662
779F70B0	Development and empirical verification of an accuracy model for the power down leakage tests	development and empirical verification of an accuracy model for the power down leakage tests	2014	2014/04	10.1109/VTS.2014.6818786	vlsi test symposium	vts		4300CAC5	19555
7C5C250A	Special session 6C: New topic mixed-signal test impact to SoC commercialization	special session 6c new topic mixed signal test impact to soc commercialization	2010	2010/04	10.1109/VTS.2010.5469574	vlsi test symposium	vts		4300CAC5	17531
7EF2A634	Design of reduced testing for VLSI circuits based on linear code theory	design of reduced testing for vlsi circuits based on linear code theory	1992	1992	10.1109/VTEST.1992.232737	vlsi test symposium	vts		4300CAC5	19278
7C1470D4	Concurrent autonomous self-test for uncore components in system-on-chips	concurrent autonomous self test for uncore components in system on chips	2010	2010/04	10.1109/VTS.2010.5469571	vlsi test symposium	vts		4300CAC5	19252
5F5A7E01	Analog and Mixed Signal BIST: Too Much, Too Little, Too Late?	analog and mixed signal bist too much too little too late	2002	2002/04/28		vlsi test symposium	vts		4300CAC5	19555
7992A7F2	Low-cost high-speed pseudo-random bit sequence characterization using nonuniform periodic sampling in the presence of noise	low cost high speed pseudo random bit sequence characterization using nonuniform periodic sampling in the presence of noise	2012	2012/04	10.1109/VTS.2012.6231094	vlsi test symposium	vts		4300CAC5	17605
5E674DAA	On-chip electro-thermal stimulus generation for a MEMS-based magnetic field sensor	on chip electro thermal stimulus generation for a mems based magnetic field sensor	2005	2005	10.1109/VTS.2005.62	vlsi test symposium	vts		4300CAC5	17223
7FA3EA0A	LFSR based deterministic hardware for at-speed BIST	lfsr based deterministic hardware for at speed bist	1993	1993	10.1109/VTEST.1993.313323	vlsi test symposium	vts		4300CAC5	18805
7FC01CA1	X-IDDQ: a novel defect detection technique using IDDQ data	x iddq a novel defect detection technique using iddq data	2006	2006	10.1109/VTS.2006.90	vlsi test symposium	vts		4300CAC5	19323
7A9E4B66	A method for phase noise extraction from data communication	a method for phase noise extraction from data communication	2014	2014/04	10.1109/VTS.2014.6818742	vlsi test symposium	vts		4300CAC5	19555
7F5B7721	A linear code-preserving signature analyzer COPMISR	a linear code preserving signature analyzer copmisr	1997	1997		vlsi test symposium	vts		4300CAC5	19489
7F2D1F9E	A scheme for on-chip timing characterization	a scheme for on chip timing characterization	2006	2006	10.1109/VTS.2006.11	vlsi test symposium	vts		4300CAC5	18870
7EF39B22	A new approach for testing artificial neural networks	a new approach for testing artificial neural networks	1997	1997	10.1109/VTEST.1997.600282	vlsi test symposium	vts		4300CAC5	19458
813CB617	Understanding customer returns from a test perspective	understanding customer returns from a test perspective	2011	2011/05	10.1109/VTS.2011.5783746	vlsi test symposium	vts		4300CAC5	17242
810A4E29	Segmented addressable scan architecture	segmented addressable scan architecture	2005	2005	10.1109/VTS.2005.74	vlsi test symposium	vts		4300CAC5	17206
7D4A3519	Structural tests of slave clock gating in low-power flip-flop	structural tests of slave clock gating in low power flip flop	2011	2011/05	10.1109/VTS.2011.5783730	vlsi test symposium	vts		4300CAC5	19427
09C54471	Reducing test application time for built-in self-test patterns	reducing test application time for built in self test patterns	2000			vlsi test symposium	vts		4300CAC5	17545
7A3EF0A7	An ADC/DAC loopback testing methodology by DAC output offsetting and scaling	an adc dac loopback testing methodology by dac output offsetting and scaling	2010	2010/04	10.1109/VTS.2010.5469548	vlsi test symposium	vts		4300CAC5	17278
81447B8B	Improvement of SRAM-based failure analysis using calibrated Iddq testing	improvement of sram based failure analysis using calibrated iddq testing	1996	1996	10.1109/VTEST.1996.510847	vlsi test symposium	vts		4300CAC5	18938
80450A21	Bridges in sequential CMOS circuits: current-voltage signature	bridges in sequential cmos circuits current voltage signature	1997	1997	10.1109/VTEST.1997.599443	vlsi test symposium	vts		4300CAC5	19280
5DAEE99C	Monitoring power dissipation for fault detection	monitoring power dissipation for fault detection	1996	1996		vlsi test symposium	vts		4300CAC5	17058
7F24DE27	An investigation of circuit partitioning for parallel test generation	an investigation of circuit partitioning for parallel test generation	1992	1992	10.1109/VTEST.1992.232735	vlsi test symposium	vts		4300CAC5	19394
80161AFC	Testing SoC interconnects for signal integrity using boundary scan	testing soc interconnects for signal integrity using boundary scan	2003	2003	10.1109/VTEST.2003.1197647	vlsi test symposium	vts		4300CAC5	18669
0062F243	Systems On Silicon: Design and Test Challenges	systems on silicon design and test challenges	1997			vlsi test symposium	vts		4300CAC5	19555
7D4C2923	Development of test programs in a virtual test environment	development of test programs in a virtual test environment	1996	1996		vlsi test symposium	vts		4300CAC5	17072
7CA5D7D8	A multi-faceted approach to FPGA-based Trojan circuit detection	a multi faceted approach to fpga based trojan circuit detection	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
7EE3436F	Test data compression for system-on-a-chip using Golomb codes	test data compression for system on a chip using golomb codes	2000	2000		vlsi test symposium	vts		4300CAC5	17081
78D32EEC	Innovative practices session 11C: Resilience	innovative practices session 11c resilience	2013	2013/04	10.1109/VTS.2013.6548943	vlsi test symposium	vts		4300CAC5	19555
7D7D879A	A multilayered ceramic (MLC) interface design for 125+MHz performance wafer probing (of SRAMs)	a multilayered ceramic mlc interface design for 125 mhz performance wafer probing of srams	1991	1991	10.1109/VTEST.1991.208145	vlsi test symposium	vts		4300CAC5	19555
7D841919	At-speed testing of delay faults for Motorola's MPC7400, a PowerPC/sup TM/ microprocessor	at speed testing of delay faults for motorola s mpc7400 a powerpc sup tm microprocessor	2000	2000	10.1109/VTEST.2000.843819	vlsi test symposium	vts		4300CAC5	18830
7EC52F7E	Low Coverage Analysis using dynamic un-testability debug in ATPG	low coverage analysis using dynamic un testability debug in atpg	2011	2011/05	10.1109/VTS.2011.5783736	vlsi test symposium	vts		4300CAC5	19489
76C9682C	Low-power test planning for arbitrary at-speed delay-test clock schemes	low power test planning for arbitrary at speed delay test clock schemes	2010	2010/04	10.1109/VTS.2010.5469607	vlsi test symposium	vts		4300CAC5	17637
7E3A2EDE	Test and diagnosis of word-oriented multiport memories	test and diagnosis of word oriented multiport memories	2003	2003	10.1109/VTEST.2003.1197658	vlsi test symposium	vts		4300CAC5	19189
7D5E9892	On optimizing BIST-architecture by using OBDD-based approaches and genetic algorithms	on optimizing bist architecture by using obdd based approaches and genetic algorithms	1997	1997	10.1109/VTEST.1997.600327	vlsi test symposium	vts		4300CAC5	18878
7F1EE581	On test data volume reduction for multiple scan chain designs	on test data volume reduction for multiple scan chain designs	2002	2002	10.1109/VTS.2002.1011119	vlsi test symposium	vts		4300CAC5	18018
7FE47956	Impact of behavioral modifications for testability	impact of behavioral modifications for testability	1994	1994	10.1109/VTEST.1994.292278	vlsi test symposium	vts		4300CAC5	18751
7E8B25E7	A successful DFT tester: what will it look like? Is DFT tester a logical next step in ATE evolution?	a successful dft tester what will it look like is dft tester a logical next step in ate evolution	2002	2002	10.1109/VTS.2002.1011123	vlsi test symposium	vts		4300CAC5	19555
7DB525B4	Advanced synchronous scan test methodology for multi clock domain ASICs	advanced synchronous scan test methodology for multi clock domain asics	1999	1999	10.1109/VTEST.1999.766653	vlsi test symposium	vts		4300CAC5	16728
5BA24EDF	System on silicon, Where are we?	system on silicon where are we	1996	1996	10.1109/VTEST.1996.510826	vlsi test symposium	vts		4300CAC5	19555
72FFE292	Multiple design error diagnosis and correction in digital VLSI circuits	multiple design error diagnosis and correction in digital vlsi circuits	1999	1999	10.1109/VTEST.1999.766647	vlsi test symposium	vts		4300CAC5	18838
7F1119AE	Input and output encoding techniques for on-line error detection in combinational logic circuits	input and output encoding techniques for on line error detection in combinational logic circuits	1993	1993	10.1109/VTEST.1993.313309	vlsi test symposium	vts		4300CAC5	18934
7C08FC1B	Board-level fault diagnosis using Bayesian inference	board level fault diagnosis using bayesian inference	2010	2010/04	10.1109/VTS.2010.5469569	vlsi test symposium	vts		4300CAC5	17376
7666F7F3	Impact of multiple input switching on delay test under process variation	impact of multiple input switching on delay test under process variation	2010	2010/04	10.1109/VTS.2010.5469606	vlsi test symposium	vts		4300CAC5	17579
7E703FC1	Switch-level modeling of transistor-level stuck-at faults	switch level modeling of transistor level stuck at faults	1995	1995	10.1109/VTEST.1995.512639	vlsi test symposium	vts		4300CAC5	18641
814A6DE1	A flexible path selection procedure for path delay fault testing	a flexible path selection procedure for path delay fault testing	1999	1999	10.1109/VTEST.1999.766659	vlsi test symposium	vts		4300CAC5	19051
81748EF6	An Electrical Model for the Fault Simulation of Small Delay Faults Caused by Crosstalk Aggravated Resistive Short Defects	an electrical model for the fault simulation of small delay faults caused by crosstalk aggravated resistive short defects	2009	2009/05	10.1109/VTS.2009.57	vlsi test symposium	vts		4300CAC5	19471
7C14B643	Investigation of gate oxide short in FinFETs and the test methods for FinFET SRAMs	investigation of gate oxide short in finfets and the test methods for finfet srams	2013	2013/04	10.1109/VTS.2013.6548929	vlsi test symposium	vts		4300CAC5	17590
7DBDF360	Cluster-based test architecture design for system-on-chip	cluster based test architecture design for system on chip	2002	2002	10.1109/VTS.2002.1011147	vlsi test symposium	vts		4300CAC5	18082
810FD973	TSV aware timing analysis and diagnosis in paths with multiple TSVs	tsv aware timing analysis and diagnosis in paths with multiple tsvs	2014	2014/04	10.1109/VTS.2014.6818772	vlsi test symposium	vts		4300CAC5	17530
7E549CB9	Parametric and catastrophic fault coverage of analog circuits in oscillation-test methodology	parametric and catastrophic fault coverage of analog circuits in oscillation test methodology	1997	1997	10.1109/VTEST.1997.600246	vlsi test symposium	vts		4300CAC5	18622
7DD5692A	Probabilistic Compensation for Digital Filters Using Pervasive Noise-Induced Operator Errors	probabilistic compensation for digital filters using pervasive noise induced operator errors	2007	2007/05	10.1109/VTS.2007.50	vlsi test symposium	vts		4300CAC5	19473
7FEFE224	Retiming, resynthesis, and partitioning for the pseudo-exhaustive testing of sequential circuits	retiming resynthesis and partitioning for the pseudo exhaustive testing of sequential circuits	1995	1995		vlsi test symposium	vts		4300CAC5	19248
80CCCFFA	Socillator test: a delay test scheme for embedded ICs in the boundary-scan environment	socillator test a delay test scheme for embedded ics in the boundary scan environment	2001	2001	10.1109/VTS.2001.923433	vlsi test symposium	vts		4300CAC5	19483
5F832394	Correlating defect level to final test fault coverage for modular structured designs /spl lsqb/microcontroller family/spl rsqb/	correlating defect level to final test fault coverage for modular structured designs spl lsqb microcontroller family spl rsqb	1994	1994		vlsi test symposium	vts		4300CAC5	19555
5FCFAAFF	Nonlinear analog DC fault simulation by one-step relaxation	nonlinear analog dc fault simulation by one step relaxation	1998	1998	10.1109/VTEST.1998.670859	vlsi test symposium	vts		4300CAC5	16957
6D452692	Reducing pattern delay variations for screening frequency dependent defects	reducing pattern delay variations for screening frequency dependent defects	2005	2005	10.1109/VTS.2005.70	vlsi test symposium	vts		4300CAC5	16949
816CC7B8	Testable design for BiCMOS stuck-open fault detection	testable design for bicmos stuck open fault detection	1993	1993	10.1109/VTEST.1993.313362	vlsi test symposium	vts		4300CAC5	19194
7F6E2AE5	Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies	statistical post processing at wafersort an alternative to burn in and a manufacturable solution to test limit setting for sub micron technologies	2002	2002	10.1109/VTS.2002.1011113	vlsi test symposium	vts		4300CAC5	18452
7DA04BCD	An on-chip transfer function characterization system for analog built-in testing	an on chip transfer function characterization system for analog built in testing	2004	2004	10.1109/VTEST.2004.1299252	vlsi test symposium	vts		4300CAC5	19055
7C6C9C03	3D self testing with Spidergon STNoC	3d self testing with spidergon stnoc	2010	2010/04	10.1109/VTS.2010.5469540	vlsi test symposium	vts		4300CAC5	19555
7B0716DD	IP Session 1C: Highways to Zero-Defects: Industrial Approaches	ip session 1c highways to zero defects industrial approaches	2008	2008/04	10.1109/VTS.2008.65	vlsi test symposium	vts		4300CAC5	19555
7D7AD1A2	Efficient RTL Coverage Metric for Functional Test Selection	efficient rtl coverage metric for functional test selection	2007	2007/05	10.1109/VTS.2007.30	vlsi test symposium	vts		4300CAC5	18991
7CF03C28	Low-cost diagnosis of defects in MCM substrate interconnections	low cost diagnosis of defects in mcm substrate interconnections	1996	1996	10.1109/VTEST.1996.510866	vlsi test symposium	vts		4300CAC5	19224
7EC1A1AB	An organization of the test bus for analog and mixed-signal systems	an organization of the test bus for analog and mixed signal systems	1994	1994	10.1109/VTEST.1994.292305	vlsi test symposium	vts		4300CAC5	18806
7E7DF1BE	Diagnostic simulation of stuck-at faults in combinational circuits	diagnostic simulation of stuck at faults in combinational circuits	1994	1994	10.1109/VTEST.1994.292323	vlsi test symposium	vts		4300CAC5	19318
7DF75B18	Flash memory built-in self-diagnosis with test mode control	flash memory built in self diagnosis with test mode control	2005	2005	10.1109/VTS.2005.45	vlsi test symposium	vts		4300CAC5	17118
7F67741F	CCSTG: an efficient test pattern generator for sequential circuits	ccstg an efficient test pattern generator for sequential circuits	1993	1993	10.1109/VTEST.1993.313304	vlsi test symposium	vts		4300CAC5	19483
7D1ACA25	ECC design of a custom DRAM storage unit	ecc design of a custom dram storage unit	1993	1993	10.1109/VTEST.1993.313329	vlsi test symposium	vts		4300CAC5	18681
810AAAF6	A novel test methodology for MEMS magnetic micromotors	a novel test methodology for mems magnetic micromotors	1999	1999	10.1109/VTEST.1999.766677	vlsi test symposium	vts		4300CAC5	17457
7F8C388A	Sampling techniques of non-equally probable faults in VLSI systems	sampling techniques of non equally probable faults in vlsi systems	1998	1998	10.1109/VTEST.1998.670881	vlsi test symposium	vts		4300CAC5	17428
7E6D0DAA	Designing reconfigurable multiple scan chains for systems-on-chip	designing reconfigurable multiple scan chains for systems on chip	2004	2004	10.1109/VTEST.2004.1299266	vlsi test symposium	vts		4300CAC5	19190
7CEFAFC6	BIST technique by equally spaced test vector sequences	bist technique by equally spaced test vector sequences	2004	2004	10.1109/VTEST.2004.1299245	vlsi test symposium	vts		4300CAC5	19269
7D0531E4	Zero cost testing of check bits in RAMs with on-chip ECC	zero cost testing of check bits in rams with on chip ecc	1992	1992	10.1109/VTEST.1992.232768	vlsi test symposium	vts		4300CAC5	19107
7E919D9F	A software system architecture for testing multiple part number wafers	a software system architecture for testing multiple part number wafers	1991	1991	10.1109/VTEST.1991.208147	vlsi test symposium	vts		4300CAC5	19555
7D324097	On-line testing of switched-capacitor filters	on line testing of switched capacitor filters	1992	1992	10.1109/VTEST.1992.232732	vlsi test symposium	vts		4300CAC5	17899
8077BD54	DfT Reuse for Low-Cost Radiation Testing of SoCs: A Case Study	dft reuse for low cost radiation testing of socs a case study	2009	2009/05	10.1109/VTS.2009.26	vlsi test symposium	vts		4300CAC5	19435
7DB42E7D	A methodology for testing high-performance circuits at arbitrarily low test frequency	a methodology for testing high performance circuits at arbitrarily low test frequency	2001	2001	10.1109/VTS.2001.923420	vlsi test symposium	vts		4300CAC5	16791
80093E23	Diagnostic test pattern generation for sequential circuits	diagnostic test pattern generation for sequential circuits	1997	1997	10.1109/VTEST.1997.600264	vlsi test symposium	vts		4300CAC5	18351
7F60AAB7	Automatic Test Pattern Generation for Interconnect Open Defects	automatic test pattern generation for interconnect open defects	2008	2008/04	10.1109/VTS.2008.30	vlsi test symposium	vts		4300CAC5	18931
7694D40A	5B: emerging technologies - reliable and fault-tolerant wireless sensor networks	5b emerging technologies reliable and fault tolerant wireless sensor networks	2005	2005	10.1109/VTS.2005.16	vlsi test symposium	vts		4300CAC5	17601
8039DB89	Effective and Efficient Test Pattern Generation for Small Delay Defect	effective and efficient test pattern generation for small delay defect	2009	2009/05	10.1109/VTS.2009.28	vlsi test symposium	vts		4300CAC5	19107
7FF65C06	Test pattern generation for current testable faults in static CMOS circuits	test pattern generation for current testable faults in static cmos circuits	1991	1991	10.1109/VTEST.1991.208174	vlsi test symposium	vts		4300CAC5	19250
7F01FC00	Generation of high quality tests for functional sensitizable paths	generation of high quality tests for functional sensitizable paths	1995	1995	10.1109/VTEST.1995.512663	vlsi test symposium	vts		4300CAC5	18549
79AF8A32	Special session 8B: Embedded tutorial challenges in SSD	special session 8b embedded tutorial challenges in ssd	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
76894425	3D-IC interconnect test, diagnosis, and repair	3d ic interconnect test diagnosis and repair	2013	2013/04		vlsi test symposium	vts		4300CAC5	17481
7B6F8F71	Fault tolerant nanoarray circuits: Automatic design and verification	fault tolerant nanoarray circuits automatic design and verification	2014	2014/04		vlsi test symposium	vts		4300CAC5	19555
7F013688	Feature extraction based built-in alternate test of RF components using a noise reference	feature extraction based built in alternate test of rf components using a noise reference	2004	2004	10.1109/VTEST.2004.1299254	vlsi test symposium	vts		4300CAC5	18183
7EED767C	Interconnect testing for networks on chips	interconnect testing for networks on chips	2006	2006	10.1109/VTS.2006.41	vlsi test symposium	vts		4300CAC5	19002
7BA56EAF	Small-delay defects detection under process variation using Inter-Path Correlation	small delay defects detection under process variation using inter path correlation	2012	2012/04	10.1109/VTS.2012.6231091	vlsi test symposium	vts		4300CAC5	19555
7C20CE04	Special session 11B: Hot topic on-chip clocking  Industrial trends	special session 11b hot topic on chip clocking industrial trends	2013	2013/04	10.1109/VTS.2013.6548942	vlsi test symposium	vts		4300CAC5	19555
7F2AF701	An industrial experience in the built-in self test of embedded RAMs	an industrial experience in the built in self test of embedded rams	1994	1994	10.1109/VTEST.1994.292296	vlsi test symposium	vts		4300CAC5	18900
5D2AD2C5	Test vector omission with minimal sets of simulated faults	test vector omission with minimal sets of simulated faults	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
80733ACB	A new high level testability measure: description and evaluation	a new high level testability measure description and evaluation	1994	1994	10.1109/VTEST.1994.292279	vlsi test symposium	vts		4300CAC5	19094
7FE044ED	Detectability conditions for interconnection open defects	detectability conditions for interconnection open defects	2000	2000	10.1109/VTEST.2000.843859	vlsi test symposium	vts		4300CAC5	18886
708F1C12	Closed-form simulation and robustness models for SEU-tolerant design	closed form simulation and robustness models for seu tolerant design	2005	2005	10.1109/VTS.2005.35	vlsi test symposium	vts		4300CAC5	17064
5BEF1827	Scalability study of PSANDE: Power supply analysis for noise and delay estimation	scalability study of psande power supply analysis for noise and delay estimation	2015	2015/04		vlsi test symposium	vts		4300CAC5	19505
090C6E10	Will 0.1um Digital Circuits Require Mixed-Signal Testing	will 0 1um digital circuits require mixed signal testing	1997			vlsi test symposium	vts		4300CAC5	19555
7979B964	Cost modeling and analysis for interposer-based three-dimensional IC	cost modeling and analysis for interposer based three dimensional ic	2012	2012/04	10.1109/VTS.2012.6231088	vlsi test symposium	vts		4300CAC5	17626
6956E0ED	Towards an understanding of no trouble found devices	towards an understanding of no trouble found devices	2005	2005	10.1109/VTS.2005.86	vlsi test symposium	vts		4300CAC5	18679
7F025C44	Bit serial pattern generation and response compaction using arithmetic functions	bit serial pattern generation and response compaction using arithmetic functions	1998	1998	10.1109/VTEST.1998.670852	vlsi test symposium	vts		4300CAC5	16883
7D346440	A neural inverse function for automatic test pattern generation using strictly digital neural networks	a neural inverse function for automatic test pattern generation using strictly digital neural networks	1993	1993	10.1109/VTEST.1993.313318	vlsi test symposium	vts		4300CAC5	19318
7FACC4B5	Design SRAMs for burn-in	design srams for burn in	1993	1993	10.1109/VTEST.1993.313330	vlsi test symposium	vts		4300CAC5	19555
757BA0D8	Experiences in side channel and testing based Hardware Trojan detection	experiences in side channel and testing based hardware trojan detection	2013	2013/04	10.1109/VTS.2013.6548924	vlsi test symposium	vts		4300CAC5	19555
80A6E689	On new current signatures and adaptive test technique combination	on new current signatures and adaptive test technique combination	2004	2004		vlsi test symposium	vts		4300CAC5	19256
7FD95293	Experimental fault analysis of 1 Mb SRAM chips	experimental fault analysis of 1 mb sram chips	1997	1997		vlsi test symposium	vts		4300CAC5	18359
631044CD	Low cost scheme for on-line clock skew compensation	low cost scheme for on line clock skew compensation	2005	2005		vlsi test symposium	vts		4300CAC5	16893
808DB5B1	Testing for Transistor Aging	testing for transistor aging	2009	2009/05	10.1109/VTS.2009.56	vlsi test symposium	vts		4300CAC5	18721
76CEC9B6	Novel estimation method of EVM with channel correction for linear impairments in multi-standard RF transceivers	novel estimation method of evm with channel correction for linear impairments in multi standard rf transceivers	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
7D7BD109	A totally self-checking checker for a parallel unordered coding scheme	a totally self checking checker for a parallel unordered coding scheme	1992	1992	10.1109/VTEST.1992.232743	vlsi test symposium	vts		4300CAC5	19489
6FB1D71B	Validation vector grade (VVG): a new coverage metric for validation and test	validation vector grade vvg a new coverage metric for validation and test	1999	1999	10.1109/VTEST.1999.766663	vlsi test symposium	vts		4300CAC5	17949
75D30CA3	CSER: BISER-based concurrent soft-error resilience	cser biser based concurrent soft error resilience	2010	2010/04	10.1109/VTS.2010.5469588	vlsi test symposium	vts		4300CAC5	19555
7D784DCB	Efficient transparency extraction and utilization in hierarchical test	efficient transparency extraction and utilization in hierarchical test	2001	2001	10.1109/VTS.2001.923446	vlsi test symposium	vts		4300CAC5	19250
7D44C8E2	Transition test generation using replicate-and-reduce transform for scan-based designs	transition test generation using replicate and reduce transform for scan based designs	2003	2003	10.1109/VTEST.2003.1197629	vlsi test symposium	vts		4300CAC5	19373
79C64EAA	Innovative practices session 5C: Post-silicon debug	innovative practices session 5c post silicon debug	2010	2010/04	10.1109/VTS.2010.5469587	vlsi test symposium	vts		4300CAC5	19555
78AAE615	Test Compaction for Mixed-Signal Circuits Using Pass-Fail Test Data	test compaction for mixed signal circuits using pass fail test data	2008	2008/04	10.1109/VTS.2008.35	vlsi test symposium	vts		4300CAC5	17416
7F6AF69F	Detection of inter-port faults in multi-port static RAMs	detection of inter port faults in multi port static rams	2000	2000	10.1109/VTEST.2000.843858	vlsi test symposium	vts		4300CAC5	18700
7872DC17	Procedures for Identifying Undetectable and Redundant Faults In Synchronous Sequential Circuits	procedures for identifying undetectable and redundant faults in synchronous sequential circuits	1999	1999/04/26		vlsi test symposium	vts		4300CAC5	19444
7EF1F372	Test hardware design challenges in RF testing	test hardware design challenges in rf testing	2002	2002	10.1109/VTS.2002.1011130	vlsi test symposium	vts		4300CAC5	19555
72BD2DA3	Timing analysis of combinational circuits including capacitive coupling and statistical process variation	timing analysis of combinational circuits including capacitive coupling and statistical process variation	2000	2000	10.1109/VTEST.2000.843826	vlsi test symposium	vts		4300CAC5	15858
76C95354	Special session 4B: Elevator talks	special session 4b elevator talks	2013	2013/04	10.1109/VTS.2014.6818757	vlsi test symposium	vts		4300CAC5	19555
7D5C58E6	Built-in self-test design for large embedded PLAs	built in self test design for large embedded plas	1992	1992	10.1109/VTEST.1992.232727	vlsi test symposium	vts		4300CAC5	19505
7E7768D2	A Metric for Assessing the Error Tolerance of Tile Sets for Punctured DNA Self-Assemblies	a metric for assessing the error tolerance of tile sets for punctured dna self assemblies	2008	2008/04	10.1109/VTS.2008.12	vlsi test symposium	vts		4300CAC5	19387
7F388822	Workload-driven selective hardening of control state elements in modern microprocessors	workload driven selective hardening of control state elements in modern microprocessors	2010	2010/04	10.1109/VTS.2010.5469589	vlsi test symposium	vts		4300CAC5	17482
8137ACE2	P1500-CTL: Towards a Standard Core Test Language	p1500 ctl towards a standard core test language	1999	1999	10.1109/VTEST.1999.766708	vlsi test symposium	vts		4300CAC5	16559
00ECAFC9	Adaptive Techniques for Improving De-lay Fault Diagnosis	adaptive techniques for improving de lay fault diagnosis	1999			vlsi test symposium	vts		4300CAC5	17207
77E40BC9	Detection of gate-oxide defects with timing tests at reduced power supply	detection of gate oxide defects with timing tests at reduced power supply	2012	2012/04	10.1109/VTS.2012.6231090	vlsi test symposium	vts		4300CAC5	19555
7DE4CBF0	Layout analysis to extract open nets caused by systematic failure mechanisms	layout analysis to extract open nets caused by systematic failure mechanisms	2002	2002	10.1109/VTS.2002.1011166	vlsi test symposium	vts		4300CAC5	18930
7DE7ABC1	An analysis of fault partitioning algorithms for fault partitioned ATPG	an analysis of fault partitioning algorithms for fault partitioned atpg	1996	1996	10.1109/VTEST.1996.510862	vlsi test symposium	vts		4300CAC5	19476
7C1A9ADA	Overview of flexible electronics from ITRI's viewpoint	overview of flexible electronics from itri s viewpoint	2010	2010/04	10.1109/VTS.2010.5469608	vlsi test symposium	vts		4300CAC5	17234
816C237A	Soft delay error effects in CMOS combinational circuits	soft delay error effects in cmos combinational circuits	2004	2004	10.1109/VTEST.2004.1299260	vlsi test symposium	vts		4300CAC5	18819
776057F3	Fault simulation with test switching for static test compaction	fault simulation with test switching for static test compaction	2014	2014/04	10.1109/VTS.2014.6818738	vlsi test symposium	vts		4300CAC5	19555
7E82609A	Approximating infinite dynamic behavior for DRAM cell defects	approximating infinite dynamic behavior for dram cell defects	2002	2002	10.1109/VTS.2002.1011171	vlsi test symposium	vts		4300CAC5	17990
7EBEA3D8	Programmable extended SEC-DED codes for memory errors	programmable extended sec ded codes for memory errors	2011	2011/05	10.1109/VTS.2011.5783774	vlsi test symposium	vts		4300CAC5	19352
7E7010CC	LS-TDF: Low-Switching Transition Delay Fault Pattern Generation	ls tdf low switching transition delay fault pattern generation	2008	2008/04	10.1109/VTS.2008.48	vlsi test symposium	vts		4300CAC5	19360
596EA61A	A CMOS RF RMS detector for built-in testing of wireless transceivers	a cmos rf rms detector for built in testing of wireless transceivers	2005	2005	10.1109/VTS.2005.8	vlsi test symposium	vts		4300CAC5	18301
79A1EE2A	SMV methodology enhancements for high speed I/O links of SoCs	smv methodology enhancements for high speed i o links of socs	2014	2014/04	10.1109/VTS.2014.6818767	vlsi test symposium	vts		4300CAC5	19555
752F7375	A Memory Failure Pattern Analyzer for memory diagnosis and repair	a memory failure pattern analyzer for memory diagnosis and repair	2012	2012/04	10.1109/VTS.2012.6231059	vlsi test symposium	vts		4300CAC5	19555
7519E59B	Accelerated online error detection in many-core microprocessor architectures	accelerated online error detection in many core microprocessor architectures	2014	2014/04	10.1109/VTS.2014.6818755	vlsi test symposium	vts		4300CAC5	19555
5FAA3CB2	A multi-layered methodology for defect-tolerance of datapath modules in processors	a multi layered methodology for defect tolerance of datapath modules in processors	2015	2015/04		vlsi test symposium	vts		4300CAC5	19489
591BFC94	On estimating bounds of the quiescent current for I/sub DDQ/ testing	on estimating bounds of the quiescent current for i sub ddq testing	1996	1996		vlsi test symposium	vts		4300CAC5	17036
7E888C29	DSP-based statistical self test of on-chip converters	dsp based statistical self test of on chip converters	2003	2003	10.1109/VTEST.2003.1197637	vlsi test symposium	vts		4300CAC5	19170
6DF3F263	A new totally error propagating compactor for arbitrary cores with digital interfaces	a new totally error propagating compactor for arbitrary cores with digital interfaces	1999	1999	10.1109/VTEST.1999.766646	vlsi test symposium	vts		4300CAC5	19084
7995EC6B	At-speed scan test with low switching activity	at speed scan test with low switching activity	2010	2010/04	10.1109/VTS.2010.5469580	vlsi test symposium	vts		4300CAC5	19071
7F29EAC3	Aliasing-free error detection (ALFRED)	aliasing free error detection alfred	1993	1993	10.1109/VTEST.1993.313356	vlsi test symposium	vts		4300CAC5	19086
7E1CC94D	Transition maximization techniques for enhancing the two-pattern fault coverage of pseudorandom test pattern generators	transition maximization techniques for enhancing the two pattern fault coverage of pseudorandom test pattern generators	1998	1998	10.1109/VTEST.1998.670905	vlsi test symposium	vts		4300CAC5	19421
7EC0A61C	A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC	a bist technique for a frequency response and intermodulation distortion test of a sigma delta adc	1994	1994	10.1109/VTEST.1994.292333	vlsi test symposium	vts		4300CAC5	17812
5A934CF8	Challenges in Nanometric Technology Scaling: Trends and Projections	challenges in nanometric technology scaling trends and projections	2002	2002/04/28		vlsi test symposium	vts		4300CAC5	19555
7CFF6A38	An effective defect-oriented BIST architecture for high-speed phase-locked loops	an effective defect oriented bist architecture for high speed phase locked loops	2000	2000	10.1109/VTEST.2000.843850	vlsi test symposium	vts		4300CAC5	18934
81698667	Thermal testing: fault location strategies	thermal testing fault location strategies	2000	2000	10.1109/VTEST.2000.843844	vlsi test symposium	vts		4300CAC5	19200
5C836359	Special session 12B: Panel: IOT - Reliable? Secure? Or death by a billion cuts?	special session 12b panel iot reliable secure or death by a billion cuts	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7FD6A50B	A BIST scheme for FPGA interconnect delay faults	a bist scheme for fpga interconnect delay faults	2005	2005	10.1109/VTS.2005.5	vlsi test symposium	vts		4300CAC5	17321
7FC29471	Testing of a low-V MIN data-aware dynamic-supply 8T SRAM	testing of a low v min data aware dynamic supply 8t sram	2013	2013/04	10.1109/VTS.2013.6548895	vlsi test symposium	vts		4300CAC5	19555
7ED598E5	Built-in current sensor for IDDQ testing in deep submicron CMOS	built in current sensor for iddq testing in deep submicron cmos	1999	1999	10.1109/VTEST.1999.766657	vlsi test symposium	vts		4300CAC5	19391
808E7217	Fault detection and diagnosis of interconnects of random access memories	fault detection and diagnosis of interconnects of random access memories	1998	1998	10.1109/VTEST.1998.670847	vlsi test symposium	vts		4300CAC5	17607
00A3105C	On Broad-Side Delay Testing	on broad side delay testing	1994			vlsi test symposium	vts		4300CAC5	16943
5BB097FC	An embedded autonomous scan-based results analyzer (EARA) for SoC cores	an embedded autonomous scan based results analyzer eara for soc cores	2003	2003		vlsi test symposium	vts		4300CAC5	19318
8108E5C8	A UML Based System Level Failure Rate Assessment Technique for SoC Designs	a uml based system level failure rate assessment technique for soc designs	2007	2007/05		vlsi test symposium	vts		4300CAC5	18937
7E0B27FD	Testability of floating gate defects in sequential circuits	testability of floating gate defects in sequential circuits	1995	1995	10.1109/VTEST.1995.512638	vlsi test symposium	vts		4300CAC5	18726
7A04FBA4	On multiple bridging faults	on multiple bridging faults	2010	2010/04	10.1109/VTS.2010.5469573	vlsi test symposium	vts		4300CAC5	17571
7D101901	PEAKASO: peak-temperature aware scan-vector optimization	peakaso peak temperature aware scan vector optimization	2006	2006	10.1109/VTS.2006.56	vlsi test symposium	vts		4300CAC5	19265
7E3D246C	New test methodology for resistive open defect detection in memory address decoders	new test methodology for resistive open defect detection in memory address decoders	2004	2004	10.1109/VTEST.2004.1299235	vlsi test symposium	vts		4300CAC5	18616
7E4E84B5	The left edge algorithm and the tree growing technique in block-test scheduling under power constraints	the left edge algorithm and the tree growing technique in block test scheduling under power constraints	2000	2000	10.1109/VTEST.2000.843873	vlsi test symposium	vts		4300CAC5	18691
04277CDF	Fault Dictionary Compaction Based on Labeled Tree Encoding	fault dictionary compaction based on labeled tree encoding	1996			vlsi test symposium	vts		4300CAC5	17509
80CA6F63	A General Failure Candidate Ranking Framework for Silicon Debug	a general failure candidate ranking framework for silicon debug	2008	2008/04	10.1109/VTS.2008.60	vlsi test symposium	vts		4300CAC5	19294
67453FB6	On the comparison of I DDQ and I DDQ testing	on the comparison of i ddq and i ddq testing	1999	1999	10.1109/VTEST.1999.766658	vlsi test symposium	vts		4300CAC5	17334
72F5ECB9	A new method for diagnosing multiple stuck-at faults using multiple and single fault simulations	a new method for diagnosing multiple stuck at faults using multiple and single fault simulations	1999	1999	10.1109/VTEST.1999.766648	vlsi test symposium	vts		4300CAC5	19104
813A8FA6	Expanding Trace Buffer Observation Window for In-System Silicon Debug through Selective Capture	expanding trace buffer observation window for in system silicon debug through selective capture	2008	2008/04	10.1109/VTS.2008.41	vlsi test symposium	vts		4300CAC5	18641
7E497C92	Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS	behavioral level noise modeling and jitter simulation of phase locked loops with faults using vhdl ams	1997	1997		vlsi test symposium	vts		4300CAC5	19359
77654001	17.2 A Design for Testability Study on a High Performance Automatic Gain Control Circuit	17 2 a design for testability study on a high performance automatic gain control circuit	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19511
7E5267FA	Transition Fault Testability in Bit Parallel Multipliers over GF(2^{m})	transition fault testability in bit parallel multipliers over gf 2 m	2007	2007/05	10.1109/VTS.2007.83	vlsi test symposium	vts		4300CAC5	19333
5AB8C483	Innovative practices session 2C: New technologies, new challenges - 2	innovative practices session 2c new technologies new challenges 2	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
8012BF21	Error Tolerance in DNA Self-Assembly by (2k-1) x (2k-1) Snake Tile Sets	error tolerance in dna self assembly by 2k 1 x 2k 1 snake tile sets	2007	2007/05	10.1109/VTS.2007.32	vlsi test symposium	vts		4300CAC5	19330
7B80810B	Testing retention flip-flops in power-gated designs	testing retention flip flops in power gated designs	2013	2013/04	10.1109/VTS.2013.6548880	vlsi test symposium	vts		4300CAC5	19555
0BE0BA1F	Useless Memory Al-location: Problems and Solutions	useless memory al location problems and solutions	2002			vlsi test symposium	vts		4300CAC5	17622
7D95C57C	Low-cost diagnostic pattern generation and evaluation procedures for noise-related failures	low cost diagnostic pattern generation and evaluation procedures for noise related failures	2011	2011/05	10.1109/VTS.2011.5783739	vlsi test symposium	vts		4300CAC5	19357
800F0F2B	On shrinking wide compressors	on shrinking wide compressors	1995	1995		vlsi test symposium	vts		4300CAC5	19163
7F25E92F	An analytical method for estimating SET propagation	an analytical method for estimating set propagation	2011	2011/05	10.1109/VTS.2011.5783783	vlsi test symposium	vts		4300CAC5	19454
7F853193	Delay Test Quality Evaluation Using Bounded Gate Delays	delay test quality evaluation using bounded gate delays	2007	2007/05	10.1109/VTS.2007.24	vlsi test symposium	vts		4300CAC5	19310
802564BD	An Efficient March-Based Three-Phase Fault Location and Full Diagnosis Algorithm for Realistic Two-Operation Dynamic Faults in Random Access Memories	an efficient march based three phase fault location and full diagnosis algorithm for realistic two operation dynamic faults in random access memories	2008	2008/04	10.1109/VTS.2008.33	vlsi test symposium	vts		4300CAC5	19476
7677D074	Innovative practices session 7C: Self-calibration & trimming	innovative practices session 7c self calibration trimming	2013	2013/04	10.1109/VTS.2013.6548919	vlsi test symposium	vts		4300CAC5	19555
7F240633	Upper bounding fault coverage by structural analysis and signal monitoring	upper bounding fault coverage by structural analysis and signal monitoring	2006	2006	10.1109/VTS.2006.89	vlsi test symposium	vts		4300CAC5	19155
7F0BC30D	Asynchronous multiple scan chains	asynchronous multiple scan chains	1995	1995	10.1109/VTEST.1995.512648	vlsi test symposium	vts		4300CAC5	18663
7F22CE33	An experimental evaluation of the differential BICS for I/sub DDQ/ testing	an experimental evaluation of the differential bics for i sub ddq testing	1995	1995		vlsi test symposium	vts		4300CAC5	19370
00AD49B7	Built-in self-test for programmable logic blocks in FPGAs	built in self test for programmable logic blocks in fpgas	1996			vlsi test symposium	vts		4300CAC5	17559
7FC24079	Novel Approach to Clock Fault Testing for High Performance Microprocessors	novel approach to clock fault testing for high performance microprocessors	2007	2007/05	10.1109/VTS.2007.42	vlsi test symposium	vts		4300CAC5	19327
804C200E	Scalable Compact Test Pattern Generation for Path Delay Faults Based on Functions	scalable compact test pattern generation for path delay faults based on functions	2009	2009/05	10.1109/VTS.2009.22	vlsi test symposium	vts		4300CAC5	19511
7F92AA03	Scan wheel-a technique for interfacing a high speed scan-path with a slow speed tester	scan wheel a technique for interfacing a high speed scan path with a slow speed tester	2001	2001	10.1109/VTS.2001.923424	vlsi test symposium	vts		4300CAC5	19145
7F4B4396	Efficient Array Characterization in the UltraSPARC T2	efficient array characterization in the ultrasparc t2	2009	2009/05	10.1109/VTS.2009.58	vlsi test symposium	vts		4300CAC5	19003
80FD004F	Functional test of field programmable analog arrays	functional test of field programmable analog arrays	2006	2006	10.1109/VTS.2006.37	vlsi test symposium	vts		4300CAC5	18798
6ECA1490	Adaptive techniques for improving delay fault diagnosis	adaptive techniques for improving delay fault diagnosis	1999	1999	10.1109/VTEST.1999.766661	vlsi test symposium	vts		4300CAC5	18655
7DE331CE	Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips	design and implementation of a time division multiplexing scan architecture using serializer and deserializer in gpu chips	2011	2011/05	10.1109/VTS.2011.5783724	vlsi test symposium	vts		4300CAC5	19389
738AC39A	Error detecting refreshment for embedded DRAMs	error detecting refreshment for embedded drams	1999	1999	10.1109/VTEST.1999.766693	vlsi test symposium	vts		4300CAC5	19154
8075BD69	Highly testable and compact single output comparator	highly testable and compact single output comparator	1997	1997		vlsi test symposium	vts		4300CAC5	18721
7DE2B3EB	Training-based forming process for RRAM yield improvement	training based forming process for rram yield improvement	2011	2011/05	10.1109/VTS.2011.5783775	vlsi test symposium	vts		4300CAC5	19498
7D4C8D39	Test power reduction through minimization of scan chain transitions	test power reduction through minimization of scan chain transitions	2002	2002	10.1109/VTS.2002.1011129	vlsi test symposium	vts		4300CAC5	18374
7F0040AE	SOC test compression scheme using sequential linear decompressors with retained free variables	soc test compression scheme using sequential linear decompressors with retained free variables	2013	2013/04	10.1109/VTS.2013.6548884	vlsi test symposium	vts		4300CAC5	19373
7D4FC057	Test generation for accurate prediction of analog specifications	test generation for accurate prediction of analog specifications	2000	2000	10.1109/VTEST.2000.843837	vlsi test symposium	vts		4300CAC5	17759
7F0E5BBF	High accelerated lifetime test methods and procedures for VLSI microcircuit interconnection line certification	high accelerated lifetime test methods and procedures for vlsi microcircuit interconnection line certification	1991	1991	10.1109/VTEST.1991.208144	vlsi test symposium	vts		4300CAC5	19427
5D21C4EA	BIST reseeding with very few seeds	bist reseeding with very few seeds	2003	2003	10.1109/VTEST.2003.1197635	vlsi test symposium	vts		4300CAC5	18731
80978252	Fault testing for reversible circuits	fault testing for reversible circuits	2003	2003		vlsi test symposium	vts		4300CAC5	18439
7F602655	A Built-In TFT Array Charge-Sensing Technique for System-on-Panel Displays	a built in tft array charge sensing technique for system on panel displays	2008	2008/04	10.1109/VTS.2008.22	vlsi test symposium	vts		4300CAC5	19152
7F1F19B2	Parallelization methods for circuit partitioning based parallel automatic test pattern generation	parallelization methods for circuit partitioning based parallel automatic test pattern generation	1993	1993	10.1109/VTEST.1993.313305	vlsi test symposium	vts		4300CAC5	18970
7E3AEE09	Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths	layout aware pattern generation for maximizing supply noise effects on critical paths	2009	2009/05	10.1109/VTS.2009.45	vlsi test symposium	vts		4300CAC5	18576
5CD11EC0	A current integrator for BIST of mixed-signal ICs	a current integrator for bist of mixed signal ics	1999	1999	10.1109/VTEST.1999.766681	vlsi test symposium	vts		4300CAC5	19555
80C2F49D	A partitioning method for achieving maximal test concurrency in pseudo-exhaustive testing	a partitioning method for achieving maximal test concurrency in pseudo exhaustive testing	1991	1991	10.1109/VTEST.1991.208129	vlsi test symposium	vts		4300CAC5	19297
782AD2BA	A hybrid ECC and redundancy technique for reducing refresh power of DRAMs	a hybrid ecc and redundancy technique for reducing refresh power of drams	2013	2013/04	10.1109/VTS.2013.6548927	vlsi test symposium	vts		4300CAC5	19555
7221844E	A test pattern generation methodology for low power consumption	a test pattern generation methodology for low power consumption	1998	1998	10.1109/VTEST.1998.670912	vlsi test symposium	vts		4300CAC5	15761
7CA6C9AC	A generic low power scan chain wrapper for designs using scan compression	a generic low power scan chain wrapper for designs using scan compression	2010	2010/04	10.1109/VTS.2010.5469593	vlsi test symposium	vts		4300CAC5	17482
66B09CE3	Efficient test generation for transient testing of analog circuits using partial numerical simulation	efficient test generation for transient testing of analog circuits using partial numerical simulation	1999	1999	10.1109/VTEST.1999.766668	vlsi test symposium	vts		4300CAC5	17059
81625827	A new functional fault model for system-level descriptions	a new functional fault model for system level descriptions	1994	1994	10.1109/VTEST.1994.292310	vlsi test symposium	vts		4300CAC5	18885
7FC7A1F9	On the fault coverage of interconnect diagnosis	on the fault coverage of interconnect diagnosis	1997	1997	10.1109/VTEST.1997.599450	vlsi test symposium	vts		4300CAC5	19476
7DF6819D	Non-robust tests for stuck-fault detection using signal waveform analysis: feasibility and advantages	non robust tests for stuck fault detection using signal waveform analysis feasibility and advantages	1996	1996	10.1109/VTEST.1996.510879	vlsi test symposium	vts		4300CAC5	18720
80AB95E8	Novel single and double output TSC Berger code checkers	novel single and double output tsc berger code checkers	1998	1998	10.1109/VTEST.1998.670889	vlsi test symposium	vts		4300CAC5	18889
7F6DFD40	The multi-configuration: A DFT technique for analog circuits	the multi configuration a dft technique for analog circuits	1996	1996		vlsi test symposium	vts		4300CAC5	18557
7F879374	Testing embedded cores using partial isolation rings	testing embedded cores using partial isolation rings	1997	1997		vlsi test symposium	vts		4300CAC5	17454
6C76CA83	Design for self-checking and self-timed datapath	design for self checking and self timed datapath	2003	2003		vlsi test symposium	vts		4300CAC5	17318
81627B65	Analysis of the die test optimization algorithm for negative binomial yield statistics	analysis of the die test optimization algorithm for negative binomial yield statistics	1992	1992	10.1109/VTEST.1992.232745	vlsi test symposium	vts		4300CAC5	19224
657E2CBA	PADded cache: a new fault-tolerance technique for cache memories	padded cache a new fault tolerance technique for cache memories	1999	1999	10.1109/VTEST.1999.766701	vlsi test symposium	vts		4300CAC5	16103
7F83FE7C	A modified clock scheme for a low power BIST test pattern generator	a modified clock scheme for a low power bist test pattern generator	2001	2001	10.1109/VTS.2001.923454	vlsi test symposium	vts		4300CAC5	17795
8050AB60	Self-adaptive power gating with test circuit for on-line characterization of energy inflection activity	self adaptive power gating with test circuit for on line characterization of energy inflection activity	2012	2012/04	10.1109/VTS.2012.6231077	vlsi test symposium	vts		4300CAC5	19555
6DF7AD35	Defect tolerance for gracefully-degradable microfluidics-based biochips	defect tolerance for gracefully degradable microfluidics based biochips	2005	2005	10.1109/VTS.2005.39	vlsi test symposium	vts		4300CAC5	17177
813FE785	Evaluating yield and testing impact of sub-wavelength lithography	evaluating yield and testing impact of sub wavelength lithography	2010	2010/04	10.1109/VTS.2010.5469576	vlsi test symposium	vts		4300CAC5	17631
80E1CCCC	Oscillation-test strategy for analog and mixed-signal integrated circuits	oscillation test strategy for analog and mixed signal integrated circuits	1996	1996	10.1109/VTEST.1996.510896	vlsi test symposium	vts		4300CAC5	16910
814D2978	A low-speed BIST framework for high-performance circuit testing	a low speed bist framework for high performance circuit testing	2000	2000	10.1109/VTEST.2000.843865	vlsi test symposium	vts		4300CAC5	19044
7C74B30B	On-the-fly variation tolerant mapping in crossbar nano-architectures	on the fly variation tolerant mapping in crossbar nano architectures	2010	2010/04	10.1109/VTS.2010.5469605	vlsi test symposium	vts		4300CAC5	17506
7F2A7CAF	Self-testing and self-checking combinational circuits with weakly independent outputs	self testing and self checking combinational circuits with weakly independent outputs	1992	1992		vlsi test symposium	vts		4300CAC5	17367
0B2A556E	Microprocessor Test and Validation: Any New Avenues?	microprocessor test and validation any new avenues	1997			vlsi test symposium	vts		4300CAC5	19555
7F4403AD	Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS	modeling and testing of sram for new failure mechanisms due to process variations in nanoscale cmos	2005	2005	10.1109/VTS.2005.58	vlsi test symposium	vts		4300CAC5	16906
803721CB	ATPG for scan chain latches and flip-flops	atpg for scan chain latches and flip flops	1997	1997	10.1109/VTEST.1997.600306	vlsi test symposium	vts		4300CAC5	19024
80DB5633	Bit-Error Rate Estimation for Bang-Bang Clock and Data Recovery Circuit in High-Speed Serial Links	bit error rate estimation for bang bang clock and data recovery circuit in high speed serial links	2008	2008/04	10.1109/VTS.2008.21	vlsi test symposium	vts		4300CAC5	19146
80897693	Un-Restored Destructive Write Faults Due to Resistive-Open Defects in the Write Driver of SRAMs	un restored destructive write faults due to resistive open defects in the write driver of srams	2007	2007/05	10.1109/VTS.2007.84	vlsi test symposium	vts		4300CAC5	19314
792E801A	Power noise and its impact on production test and validation of SoC devices	power noise and its impact on production test and validation of soc devices	2010	2010/04	10.1109/VTS.2010.5469550	vlsi test symposium	vts		4300CAC5	19555
80ABDF08	SHOrt voltage elevation (SHOVE) test for weak CMOS ICs	short voltage elevation shove test for weak cmos ics	1997	1997	10.1109/VTEST.1997.600331	vlsi test symposium	vts		4300CAC5	18038
7909FCD2	Towards a cost-effective hardware trojan detection methodology	towards a cost effective hardware trojan detection methodology	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
8161FBAC	Error Sequence Analysis	error sequence analysis	2008	2008/04	10.1109/VTS.2008.45	vlsi test symposium	vts		4300CAC5	19476
7EE5116C	ZAMBEZI: a parallel pattern parallel fault sequential circuit fault simulator	zambezi a parallel pattern parallel fault sequential circuit fault simulator	1996	1996		vlsi test symposium	vts		4300CAC5	18557
7CE05901	Power/ground supply voltage variation-aware delay test pattern generation	power ground supply voltage variation aware delay test pattern generation	2014	2014/04	10.1109/VTS.2014.6818783	vlsi test symposium	vts		4300CAC5	19555
81164BE0	Performance test case generation for microprocessors	performance test case generation for microprocessors	1998	1998	10.1109/VTEST.1998.670849	vlsi test symposium	vts		4300CAC5	16486
80054D8C	An approach for system tests design and its application	an approach for system tests design and its application	1995	1995	10.1109/VTEST.1995.512673	vlsi test symposium	vts		4300CAC5	19555
8050946C	Delay fault testing of iterative arithmetic arrays	delay fault testing of iterative arithmetic arrays	1992	1992	10.1109/VTEST.1992.232719	vlsi test symposium	vts		4300CAC5	19458
7ECDA8E9	Comparison between the dynamic behavior of maximum length and cyclic shift registers	comparison between the dynamic behavior of maximum length and cyclic shift registers	1991	1991	10.1109/VTEST.1991.208168	vlsi test symposium	vts		4300CAC5	19003
801C8900	Resistive opens in a class of CMOS latches: analysis and DFT	resistive opens in a class of cmos latches analysis and dft	2001	2001	10.1109/VTS.2001.923430	vlsi test symposium	vts		4300CAC5	19283
7EDC0B0D	Generalization of independent faults for transition faults	generalization of independent faults for transition faults	1992	1992	10.1109/VTEST.1992.232716	vlsi test symposium	vts		4300CAC5	19251
02A4205D	18.2 Fault Models and Tests for Two-Port Memories	18 2 fault models and tests for two port memories	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19555
815EB74E	A defect-tolerant design for mask ROMs	a defect tolerant design for mask roms	1992	1992	10.1109/VTEST.1992.232744	vlsi test symposium	vts		4300CAC5	19209
7E710FDE	Path-delay fault simulation for circuits with large numbers of paths for very large test sets	path delay fault simulation for circuits with large numbers of paths for very large test sets	2003	2003		vlsi test symposium	vts		4300CAC5	19353
7E60E94A	A partial scan methodology for testing self-timed circuits	a partial scan methodology for testing self timed circuits	1995	1995	10.1109/VTEST.1995.512650	vlsi test symposium	vts		4300CAC5	19115
06247F3A	Can Defect-Tolerant Chips Better Meet the Quality Challenge?	can defect tolerant chips better meet the quality challenge	1996			vlsi test symposium	vts		4300CAC5	19555
7D1B3A46	Low Cost RF Receiver Parameter Measurement with On-Chip Amplitude Detectors	low cost rf receiver parameter measurement with on chip amplitude detectors	2008	2008/04	10.1109/VTS.2008.56	vlsi test symposium	vts		4300CAC5	19179
7F633A10	QBIST: Quantum Built-in Self-Test for any Boolean Circuit	qbist quantum built in self test for any boolean circuit	2008	2008/04	10.1109/VTS.2008.49	vlsi test symposium	vts		4300CAC5	19422
810A9129	Aspects on integration of high-speed multiplexers and demultiplexers in VLSI test systems	aspects on integration of high speed multiplexers and demultiplexers in vlsi test systems	1991	1991	10.1109/VTEST.1991.208142	vlsi test symposium	vts		4300CAC5	19555
5C0FB60D	Panel: Analog/RF BIST: Are we there yet?	panel analog rf bist are we there yet	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7F3DA992	VISION: an efficient parallel pattern fault simulator for synchronous sequential circuits	vision an efficient parallel pattern fault simulator for synchronous sequential circuits	1995	1995	10.1109/VTEST.1995.512641	vlsi test symposium	vts		4300CAC5	19272
802AD1DE	An analysis of feedback bridging faults in MOS VLSI	an analysis of feedback bridging faults in mos vlsi	1991	1991	10.1109/VTEST.1991.208132	vlsi test symposium	vts		4300CAC5	18694
7F998875	Design of adaptive nanometer digital systems for effective control of soft error tolerance	design of adaptive nanometer digital systems for effective control of soft error tolerance	2005	2005	10.1109/VTS.2005.40	vlsi test symposium	vts		4300CAC5	18848
7D57AF94	A novel routing algorithm for MCM substrate verification using single-ended probe	a novel routing algorithm for mcm substrate verification using single ended probe	1998	1998	10.1109/VTEST.1998.670879	vlsi test symposium	vts		4300CAC5	19476
7EC4BF59	Evaluation of the oscillation-based test methodology for micro-electro-mechanical systems	evaluation of the oscillation based test methodology for micro electro mechanical systems	2002	2002	10.1109/VTS.2002.1011177	vlsi test symposium	vts		4300CAC5	18567
7D3F3CFA	Special session 4A: New topics parametric yield and reliability of 3D integrated circuits: New challenges and solutions	special session 4a new topics parametric yield and reliability of 3d integrated circuits new challenges and solutions	2011	2011/05	10.1109/VTS.2011.5783764	vlsi test symposium	vts		4300CAC5	19318
756C2B85	Reliable cache design with on-chip monitoring of NBTI degradation in SRAM cells using BIST	reliable cache design with on chip monitoring of nbti degradation in sram cells using bist	2010	2010/04	10.1109/VTS.2010.5469614	vlsi test symposium	vts		4300CAC5	17375
7B219C20	Trading off area, yield and performance via hybrid redundancy in multi-core architectures	trading off area yield and performance via hybrid redundancy in multi core architectures	2013	2013/04	10.1109/VTS.2013.6548909	vlsi test symposium	vts		4300CAC5	19555
7F6F3045	Analysis of redundant structures in combinational circuits	analysis of redundant structures in combinational circuits	1993	1993	10.1109/VTEST.1993.313313	vlsi test symposium	vts		4300CAC5	18876
81452906	Coverage metrics for functional tests	coverage metrics for functional tests	1994	1994	10.1109/VTEST.1994.292317	vlsi test symposium	vts		4300CAC5	19079
8015D6E6	Exploiting dominance and equivalence using fault tuples	exploiting dominance and equivalence using fault tuples	2002	2002	10.1109/VTS.2002.1011151	vlsi test symposium	vts		4300CAC5	19214
813B04D0	A power supply ramping and current measurement based technique for analog fault diagnosis	a power supply ramping and current measurement based technique for analog fault diagnosis	1994	1994	10.1109/VTEST.1994.292307	vlsi test symposium	vts		4300CAC5	18967
8141CB2D	Dynamic scan clock control for test time reduction maintaining peak power limit	dynamic scan clock control for test time reduction maintaining peak power limit	2011	2011/05	10.1109/VTS.2011.5783729	vlsi test symposium	vts		4300CAC5	19190
60365208	Hierarchical test access architecture for embedded cores in an integrated circuit	hierarchical test access architecture for embedded cores in an integrated circuit	1998	1998	10.1109/VTEST.1998.670842	vlsi test symposium	vts		4300CAC5	17321
7E9DC2AE	BIST for network-on-chip interconnect infrastructures	bist for network on chip interconnect infrastructures	2006	2006	10.1109/VTS.2006.22	vlsi test symposium	vts		4300CAC5	18389
7E91DFD1	Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits	genetic algorithm based test generation for current testing of bridging faults in cmos vlsi circuits	1996	1996	10.1109/VTEST.1996.510893	vlsi test symposium	vts		4300CAC5	19043
7E94F230	An efficient test relaxation technique for combinational & full-scan sequential circuits	an efficient test relaxation technique for combinational full scan sequential circuits	2002	2002	10.1109/VTS.2002.1011111	vlsi test symposium	vts		4300CAC5	18430
7FDDB35F	Silicon evaluation of logic proximity bridge patterns	silicon evaluation of logic proximity bridge patterns	2006	2006	10.1109/VTS.2006.82	vlsi test symposium	vts		4300CAC5	19247
7DCCC95B	STDF Memory Fail Datalog Standard	stdf memory fail datalog standard	2009	2009/05	10.1109/VTS.2009.29	vlsi test symposium	vts		4300CAC5	19555
592AC5DC	Low cost high frequency signal synthesis: Application to RF channel interference testing	low cost high frequency signal synthesis application to rf channel interference testing	2015	2015/04		vlsi test symposium	vts		4300CAC5	19483
7E2080C9	Testability alternatives exploration through functional testing	testability alternatives exploration through functional testing	2000	2000	10.1109/VTEST.2000.843874	vlsi test symposium	vts		4300CAC5	19154
79F0102C	Fault modeling and test algorithm creation strategy for FinFET-based memories	fault modeling and test algorithm creation strategy for finfet based memories	2014	2014/04	10.1109/VTS.2014.6818747	vlsi test symposium	vts		4300CAC5	17633
751E8D51	Low-cost multi-channel testing of periodic signals using monobit receivers and incoherent subsampling	low cost multi channel testing of periodic signals using monobit receivers and incoherent subsampling	2013	2013/04	10.1109/VTS.2013.6548934	vlsi test symposium	vts		4300CAC5	19555
7D9A7392	Testable Design of BiCMOS Circuits for Stuck-Open Fault Detection Using Single Patterns	testable design of bicmos circuits for stuck open fault detection using single patterns	1995			vlsi test symposium	vts		4300CAC5	19108
7D1FF317	Clustering based evaluation of I/sub DDQ/ measurements: applications in testing and classification of ICs	clustering based evaluation of i sub ddq measurements applications in testing and classification of ics	2000	2000	10.1109/VTEST.2000.843877	vlsi test symposium	vts		4300CAC5	19084
771D43A3	On-chip circuit for measuring multi-GHz clock signal waveforms	on chip circuit for measuring multi ghz clock signal waveforms	2013	2013/04	10.1109/VTS.2013.6548933	vlsi test symposium	vts		4300CAC5	19555
594B7180	Test data compression using dictionaries with fixed-length indices [SOC testing]	test data compression using dictionaries with fixed length indices soc testing	2003	2003	10.1109/VTEST.2003.1197654	vlsi test symposium	vts		4300CAC5	17531
7CFF364C	March LR: a test for realistic linked faults	march lr a test for realistic linked faults	1996	1996	10.1109/VTEST.1996.510868	vlsi test symposium	vts		4300CAC5	17545
7EB892FA	Single-Measurement Diagnostic Test Method for Parametric Faults of I/Q Modulating RF Transceivers	single measurement diagnostic test method for parametric faults of i q modulating rf transceivers	2008	2008/04	10.1109/VTS.2008.39	vlsi test symposium	vts		4300CAC5	19154
80E2FDE8	A sampling technique for diagnostic fault simulation	a sampling technique for diagnostic fault simulation	1996	1996	10.1109/VTEST.1996.510857	vlsi test symposium	vts		4300CAC5	19081
59526B6E	Weight-based codes and their application to concurrent error detection of multilevel circuits	weight based codes and their application to concurrent error detection of multilevel circuits	1999	1999	10.1109/VTEST.1999.766691	vlsi test symposium	vts		4300CAC5	18756
7D8A505D	Special session: Hot topic design and test of 3D and emerging memories	special session hot topic design and test of 3d and emerging memories	2011	2011/05	10.1109/VTS.2011.5783744	vlsi test symposium	vts		4300CAC5	19555
761A3EB7	On the investigation of built-in tuning of RF receivers using on-chip polyphase filters	on the investigation of built in tuning of rf receivers using on chip polyphase filters	2013	2013/04		vlsi test symposium	vts		4300CAC5	17547
80C43887	Revival of partial scan: Test cube analysis driven conversion of flip-flops	revival of partial scan test cube analysis driven conversion of flip flops	2011	2011/05	10.1109/VTS.2011.5783731	vlsi test symposium	vts		4300CAC5	19437
7DC19B72	Recent advances in BIST	recent advances in bist	1992	1992	10.1109/VTEST.1992.232758	vlsi test symposium	vts		4300CAC5	19275
7D1D8F31	Special Session 8: New Topics: At-Speed Testing in the Face of Process Variations	special session 8 new topics at speed testing in the face of process variations	2009	2009/05	10.1109/VTS.2009.72	vlsi test symposium	vts		4300CAC5	19555
5CC1405A	Testing trees for multiple faults	testing trees for multiple faults	1996	1996		vlsi test symposium	vts		4300CAC5	19555
71311107	Comparative study of CA-based PRPGs and LFSRs with phase shifters	comparative study of ca based prpgs and lfsrs with phase shifters	1999	1999	10.1109/VTEST.1999.766671	vlsi test symposium	vts		4300CAC5	18884
7A5AB137	Special session 8A: TTTC 2010 E. J. McCluskey Best Doctoral Thesis Award	special session 8a tttc 2010 e j mccluskey best doctoral thesis award	2010	2010/04	10.1109/VTS.2010.5469563	vlsi test symposium	vts		4300CAC5	19555
7DCE1ACA	Case Study: Efficient SDD test generation for very large integrated circuits	case study efficient sdd test generation for very large integrated circuits	2011	2011/05	10.1109/VTS.2011.5783759	vlsi test symposium	vts		4300CAC5	19458
7BB85F14	Ping-pong test: Compact test vector generation for reversible circuits	ping pong test compact test vector generation for reversible circuits	2012	2012/04	10.1109/VTS.2012.6231097	vlsi test symposium	vts		4300CAC5	19555
703F7BBC	Testing high speed VLSI devices using slower testers	testing high speed vlsi devices using slower testers	1999	1999	10.1109/VTEST.1999.766641	vlsi test symposium	vts		4300CAC5	16959
813A6A9D	Structural constraints for circular self-test paths	structural constraints for circular self test paths	1994	1994	10.1109/VTEST.1994.292329	vlsi test symposium	vts		4300CAC5	18711
5E590C2A	Robust counterfeit PCB detection exploiting intrinsic trace impedance variations	robust counterfeit pcb detection exploiting intrinsic trace impedance variations	2015	2015/04		vlsi test symposium	vts		4300CAC5	17592
7F262261	Exploiting regularity for inductive fault analysis	exploiting regularity for inductive fault analysis	2006	2006	10.1109/VTS.2006.35	vlsi test symposium	vts		4300CAC5	19513
80F0808B	On-chip current sensing circuit for CMOS VLSI	on chip current sensing circuit for cmos vlsi	1992	1992	10.1109/VTEST.1992.232771	vlsi test symposium	vts		4300CAC5	18342
780DE27D	Special session 4C: Thesis research poster session	special session 4c thesis research poster session	2010	2010/04	10.1109/VTS.2010.5469595	vlsi test symposium	vts		4300CAC5	19555
7B0377B7	Tracing the best test mix through multi-variate quality tracking	tracing the best test mix through multi variate quality tracking	2013	2013/04	10.1109/VTS.2013.6548886	vlsi test symposium	vts		4300CAC5	19555
7EA6E21D	Testing systems wirelessly	testing systems wirelessly	2004	2004	10.1109/VTEST.2004.1299261	vlsi test symposium	vts		4300CAC5	18738
7F4F03CC	Detection of CMOS defects under variable processing conditions	detection of cmos defects under variable processing conditions	2000	2000	10.1109/VTEST.2000.843846	vlsi test symposium	vts		4300CAC5	19171
7F0A30EE	Multifrequency testability analysis for analog circuits	multifrequency testability analysis for analog circuits	1994	1994	10.1109/VTEST.1994.292334	vlsi test symposium	vts		4300CAC5	17301
8145BB95	Built-in test of RF components using mapped feature extraction sensors	built in test of rf components using mapped feature extraction sensors	2005	2005	10.1109/VTS.2005.33	vlsi test symposium	vts		4300CAC5	18148
7C16DC00	Test planning and test access mechanism design for stacked chips using ILP	test planning and test access mechanism design for stacked chips using ilp	2014	2014/04	10.1109/VTS.2014.6818764	vlsi test symposium	vts		4300CAC5	19555
71D262F6	Extending the pseudo-stuck-at fault model to provide complete IDDQ coverage	extending the pseudo stuck at fault model to provide complete iddq coverage	1999	1999	10.1109/VTEST.1999.766656	vlsi test symposium	vts		4300CAC5	17054
81073771	Speeding up the Byzantine fault diagnosis using symbolic simulation	speeding up the byzantine fault diagnosis using symbolic simulation	2002	2002	10.1109/VTS.2002.1011138	vlsi test symposium	vts		4300CAC5	18750
8139ACB8	A New Post-Silicon Debug Approach Based on Suspect Window	a new post silicon debug approach based on suspect window	2009	2009/05	10.1109/VTS.2009.35	vlsi test symposium	vts		4300CAC5	19353
077D4A5D	Zaghloul: validation vector grade (vvg): a new coverage metric for validation and test	zaghloul validation vector grade vvg a new coverage metric for validation and test	1999			vlsi test symposium	vts		4300CAC5	17555
7F31885A	Synthesis of locally exhaustive test pattern generators	synthesis of locally exhaustive test pattern generators	1995	1995		vlsi test symposium	vts		4300CAC5	19388
80DC3F86	Spectral prediction for specification-based loopback test of embedded mixed-signal circuits	spectral prediction for specification based loopback test of embedded mixed signal circuits	2006	2006	10.1109/VTS.2006.83	vlsi test symposium	vts		4300CAC5	19164
787AF5FA	Built-in self test methodology for diagnosis of backend wearout mechanisms in SRAM cells	built in self test methodology for diagnosis of backend wearout mechanisms in sram cells	2014	2014/04	10.1109/VTS.2014.6818746	vlsi test symposium	vts		4300CAC5	17441
8092677D	Parameter Estimation for a Model with Both Imperfect Test and Repair	parameter estimation for a model with both imperfect test and repair	2007	2007/05	10.1109/VTS.2007.48	vlsi test symposium	vts		4300CAC5	19404
8063CE1C	Output hazard-free transition tests for silicon calibrated scan based delay testing	output hazard free transition tests for silicon calibrated scan based delay testing	2006	2006	10.1109/VTS.2006.53	vlsi test symposium	vts		4300CAC5	19192
7F023B4C	A test interface for built-in test of non-isolated scanned cores	a test interface for built in test of non isolated scanned cores	2003	2003	10.1109/VTEST.2003.1197677	vlsi test symposium	vts		4300CAC5	19311
806BFEEA	Test and debug of networking SoCs-a case study	test and debug of networking socs a case study	2000	2000	10.1109/VTEST.2000.843835	vlsi test symposium	vts		4300CAC5	18203
814187B5	Reliability evaluation of combinational logic circuits by symbolic simulation	reliability evaluation of combinational logic circuits by symbolic simulation	1995	1995		vlsi test symposium	vts		4300CAC5	19003
7F7C59E9	Panel: Analog Characterization and Test: The Long Road to Realization	panel analog characterization and test the long road to realization	2009	2009/05	10.1109/VTS.2009.65	vlsi test symposium	vts		4300CAC5	19555
5C6DE5AA	On the comparison of /spl Delta/I/sub DDQ/ and I/sub DDQ/ testing	on the comparison of spl delta i sub ddq and i sub ddq testing	1999	1999		vlsi test symposium	vts		4300CAC5	19555
7AF81C91	Accelerating capture of infrequent errors on ATE for silicon TV tuners	accelerating capture of infrequent errors on ate for silicon tv tuners	2014	2014/04	10.1109/VTS.2014.6818752	vlsi test symposium	vts		4300CAC5	19555
81469095	A design for testability scheme to reduce test application time in full scan	a design for testability scheme to reduce test application time in full scan	1992	1992	10.1109/VTEST.1992.232724	vlsi test symposium	vts		4300CAC5	17689
8112165C	Automatic configuration generation for FPGA interconnect testing	automatic configuration generation for fpga interconnect testing	2003	2003		vlsi test symposium	vts		4300CAC5	18558
806874AD	Detectable perturbations: a paradigm for technology-specific multi-fault test generation	detectable perturbations a paradigm for technology specific multi fault test generation	1995	1995		vlsi test symposium	vts		4300CAC5	18961
7D72B5DF	An approach to dynamic power consumption current testing of CMOS ICs	an approach to dynamic power consumption current testing of cmos ics	1995	1995	10.1109/VTEST.1995.512623	vlsi test symposium	vts		4300CAC5	18652
7EEBF8D1	Optimizing Test Length for Soft Faults in DRAM Devices	optimizing test length for soft faults in dram devices	2007	2007/05	10.1109/VTS.2007.46	vlsi test symposium	vts		4300CAC5	19312
7CAC4677	Special session 8C: Panel EDA for analog DFT/ATPG  will SoC cost pressures make this a reality?	special session 8c panel eda for analog dft atpg will soc cost pressures make this a reality	2010	2010/04	10.1109/VTS.2010.5469561	vlsi test symposium	vts		4300CAC5	19555
80B37FCF	DfT for the Reuse of Networks-on-Chip as Test Access Mechanism	dft for the reuse of networks on chip as test access mechanism	2007	2007/05	10.1109/VTS.2007.26	vlsi test symposium	vts		4300CAC5	19337
7D3632EF	Using fault sampling to compute I/sub DDQ/ diagnostic test sets	using fault sampling to compute i sub ddq diagnostic test sets	1997	1997		vlsi test symposium	vts		4300CAC5	19511
5BAB3690	Analysis and Design of Optimal Combinational Compactors	analysis and design of optimal combinational compactors	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	16558
80D8976F	A high-level synthesis approach to design of fault-tolerant systems	a high level synthesis approach to design of fault tolerant systems	1997	1997	10.1109/VTEST.1997.600305	vlsi test symposium	vts		4300CAC5	18630
7F5847D6	Enhancing test effectiveness for analog circuits using synthesized measurements	enhancing test effectiveness for analog circuits using synthesized measurements	1998	1998	10.1109/VTEST.1998.670860	vlsi test symposium	vts		4300CAC5	17679
740E96EA	SRAM retention testing: zero incremental time integration with March algorithms	sram retention testing zero incremental time integration with march algorithms	2005	2005	10.1109/VTS.2005.76	vlsi test symposium	vts		4300CAC5	19440
803E788A	Code disjoint self-parity combinational circuits for self-testing, concurrent fault detection and parity scan design	code disjoint self parity combinational circuits for self testing concurrent fault detection and parity scan design	1994	1994	10.1109/VTEST.1994.292320	vlsi test symposium	vts		4300CAC5	18777
7F8661CC	Novel spectral methods for built-in self-test in a system-on-a-chip environment	novel spectral methods for built in self test in a system on a chip environment	2001	2001	10.1109/VTS.2001.923434	vlsi test symposium	vts		4300CAC5	19020
7E48C3E4	A design for testability study on a high performance automatic gain control circuit	a design for testability study on a high performance automatic gain control circuit	1998	1998	10.1109/VTEST.1998.670893	vlsi test symposium	vts		4300CAC5	18918
7DF6EBE3	Low-cost and efficient digital-compatible BIST for analog circuits using pulse response sampling	low cost and efficient digital compatible bist for analog circuits using pulse response sampling	1997	1997		vlsi test symposium	vts		4300CAC5	18849
7FBE1C8D	On Performance Testing with Path Delay Patterns	on performance testing with path delay patterns	2007	2007/05	10.1109/VTS.2007.45	vlsi test symposium	vts		4300CAC5	19221
7FAB93D0	Modeling the effects of imperfect production testing on reconfigurable VLSI chips	modeling the effects of imperfect production testing on reconfigurable vlsi chips	1991	1991	10.1109/VTEST.1991.208149	vlsi test symposium	vts		4300CAC5	19444
7D8DFC51	A Novel ATPG Framework to Detect Weight Related Defects in Threshold Logic Gates	a novel atpg framework to detect weight related defects in threshold logic gates	2008	2008/04	10.1109/VTS.2008.43	vlsi test symposium	vts		4300CAC5	19279
7DA3818D	Implicit functional testing for analog circuits	implicit functional testing for analog circuits	1996	1996	10.1109/VTEST.1996.510898	vlsi test symposium	vts		4300CAC5	18527
75652BAB	Fast evaluation of test vector sets using a simulation-based statistical metric	fast evaluation of test vector sets using a simulation based statistical metric	2014	2014/04	10.1109/VTS.2014.6818739	vlsi test symposium	vts		4300CAC5	17616
7CF15FD4	Parametric fault diagnosis for analog circuits using a Bayesian framework	parametric fault diagnosis for analog circuits using a bayesian framework	2006	2006	10.1109/VTS.2006.54	vlsi test symposium	vts		4300CAC5	19129
7F6F7813	Test pattern generation for signal integrity faults on long interconnects	test pattern generation for signal integrity faults on long interconnects	2002	2002	10.1109/VTS.2002.1011162	vlsi test symposium	vts		4300CAC5	18548
7676737D	Scalable dynamic technique for accurately predicting power-supply noise and path delay	scalable dynamic technique for accurately predicting power supply noise and path delay	2013	2013/04	10.1109/VTS.2013.6548903	vlsi test symposium	vts		4300CAC5	17579
79DEDA0E	Extending pre-silicon delay models for post-silicon tasks: Validation, diagnosis, delay testing, and speed binning	extending pre silicon delay models for post silicon tasks validation diagnosis delay testing and speed binning	2013	2013/04	10.1109/VTS.2013.6548901	vlsi test symposium	vts		4300CAC5	19555
094B32D6	Delay Fault Testing: How Robust are Our Models?	delay fault testing how robust are our models	1996			vlsi test symposium	vts		4300CAC5	19555
75C62E12	An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model	an efficient diagnosis method to deal with multiple fault pairs simultaneously using a single circuit model	2014	2014/04	10.1109/VTS.2014.6818790	vlsi test symposium	vts		4300CAC5	17591
5858A93D	A study on the utility of using expected quality level as a design for testability metric	a study on the utility of using expected quality level as a design for testability metric	1998	1998	10.1109/VTEST.1998.670880	vlsi test symposium	vts		4300CAC5	17459
77BD50C4	Innovative practices session 3C: Harnessing the challenges of testability and debug of high speed I/Os	innovative practices session 3c harnessing the challenges of testability and debug of high speed i os	2013	2013/04	10.1109/VTS.2013.6548897	vlsi test symposium	vts		4300CAC5	19555
5D102A1E	Analog and mixed signal BIST: too much, too little, too late? [panel session]	analog and mixed signal bist too much too little too late panel session	2002	2002		vlsi test symposium	vts		4300CAC5	19555
7DCF76C1	Defect diagnosis based on DFM guidelines	defect diagnosis based on dfm guidelines	2010	2010/04	10.1109/VTS.2010.5469577	vlsi test symposium	vts		4300CAC5	19494
5B87BBF3	Pulse shrinkage based pre-bond through silicon vias test in 3D IC	pulse shrinkage based pre bond through silicon vias test in 3d ic	2015	2015/04		vlsi test symposium	vts		4300CAC5	19483
7DB23770	Automated test pattern generation for analog integrated circuits	automated test pattern generation for analog integrated circuits	1997	1997	10.1109/VTEST.1997.600291	vlsi test symposium	vts		4300CAC5	18733
5B1D1C39	Deterministic Test Vector Decompression in Software Using Linear Operations	deterministic test vector decompression in software using linear operations	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	17180
811B4086	Validation of PowerPC/sup TM/ custom memories using symbolic simulation	validation of powerpc sup tm custom memories using symbolic simulation	2000	2000	10.1109/VTEST.2000.843820	vlsi test symposium	vts		4300CAC5	19352
80BF90DA	Improving the accuracy of diagnostics provided by fault dictionaries	improving the accuracy of diagnostics provided by fault dictionaries	1996	1996	10.1109/VTEST.1996.510855	vlsi test symposium	vts		4300CAC5	18498
7D4CD28C	A new methodology for realistic open defect detection probability evaluation under process variations	a new methodology for realistic open defect detection probability evaluation under process variations	2011	2011/05	10.1109/VTS.2011.5783781	vlsi test symposium	vts		4300CAC5	19423
60E1AC86	Resistive Bridge fault model evolution from conventional to ultra deep submicron	resistive bridge fault model evolution from conventional to ultra deep submicron	2005	2005	10.1109/VTS.2005.72	vlsi test symposium	vts		4300CAC5	17134
5F92AF0E	Integrated CMOS power sensors for RF BIST applications	integrated cmos power sensors for rf bist applications	2006	2006	10.1109/VTS.2006.40	vlsi test symposium	vts		4300CAC5	18142
0705AD1A	ITRS Test Chapter 2001: We'll Tell You What We're Doing, You Tell Us What We Should Be Doing	itrs test chapter 2001 we ll tell you what we re doing you tell us what we should be doing	2001			vlsi test symposium	vts		4300CAC5	19555
7E1E8F0F	A CAD-based approach to failure diagnosis of CMOS LSI's using abnormal Iddq	a cad based approach to failure diagnosis of cmos lsi s using abnormal iddq	1996	1996		vlsi test symposium	vts		4300CAC5	19031
71C7628D	Robust testing a subset of paths - untested paths in the circuit	robust testing a subset of paths untested paths in the circuit	2004	2004	10.1109/VTEST.2004.1299222	vlsi test symposium	vts		4300CAC5	19555
7D4153F9	Testability of one dimensional ILAs under multiple faults	testability of one dimensional ilas under multiple faults	1993	1993	10.1109/VTEST.1993.313327	vlsi test symposium	vts		4300CAC5	19555
768DC275	Special session 8A: E.J. mccluskey doctoral thesis award semi-final  presentations	special session 8a e j mccluskey doctoral thesis award semi final presentations	2013	2013/04	10.1109/VTS.2013.6548920	vlsi test symposium	vts		4300CAC5	19555
7EF03F38	On-Line Calibration and Power Optimization of RF Systems Using a Built-In Detector	on line calibration and power optimization of rf systems using a built in detector	2009	2009/05	10.1109/VTS.2009.23	vlsi test symposium	vts		4300CAC5	19478
7DC124BD	Testing of dynamic logic circuits based on charge sharing	testing of dynamic logic circuits based on charge sharing	2001	2001	10.1109/VTS.2001.923468	vlsi test symposium	vts		4300CAC5	19264
7EA3765C	Input pattern classification for transistor level testing of BiCMOS circuits	input pattern classification for transistor level testing of bicmos circuits	1994	1994	10.1109/VTEST.1994.292273	vlsi test symposium	vts		4300CAC5	19468
80A6CB36	Bounding circuit delay by testing a very small subset of paths	bounding circuit delay by testing a very small subset of paths	2000	2000	10.1109/VTEST.2000.843863	vlsi test symposium	vts		4300CAC5	18678
7BE589BC	Built-in test pattern generation for high-performance circuits using twisted-ring counters	built in test pattern generation for high performance circuits using twisted ring counters	1999	1999	10.1109/VTEST.1999.766642	vlsi test symposium	vts		4300CAC5	16395
7F9A7954	Synthesis for Broadside Testability of Transition Faults	synthesis for broadside testability of transition faults	2008	2008/04	10.1109/VTS.2008.10	vlsi test symposium	vts		4300CAC5	19355
7C24C209	Innovative practices session 4C: Disruptive solutions in the non-digital world	innovative practices session 4c disruptive solutions in the non digital world	2014	2014/04	10.1109/VTS.2014.6818759	vlsi test symposium	vts		4300CAC5	19555
71C6037D	Scan vector compression/decompression using statistical coding	scan vector compression decompression using statistical coding	1999	1999	10.1109/VTEST.1999.766654	vlsi test symposium	vts		4300CAC5	16973
7CE89F24	An IDDQ BIST approach to characterize phase-locked loop parameters	an iddq bist approach to characterize phase locked loop parameters	2013	2013/04	10.1109/VTS.2013.6548911	vlsi test symposium	vts		4300CAC5	17611
5BAD02C1	Improving the accuracy of defect diagnosis by considering reduced diagnostic information	improving the accuracy of defect diagnosis by considering reduced diagnostic information	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
5E6B8CCD	Pseudo-functional scan-based BIST for delay fault	pseudo functional scan based bist for delay fault	2005	2005	10.1109/VTS.2005.69	vlsi test symposium	vts		4300CAC5	17525
5CA0BD23	TMO: A new class of attack on cipher misusing test infrastructure	tmo a new class of attack on cipher misusing test infrastructure	2015	2015/04	10.1109/VTS.2015.7116255	vlsi test symposium	vts		4300CAC5	19555
7FCAEA35	Test vector compression using EDA-ATE synergies	test vector compression using eda ate synergies	2002	2002	10.1109/VTS.2002.1011118	vlsi test symposium	vts		4300CAC5	17920
7E1DFAB5	Innovations in test automation	innovations in test automation	2002	2002	10.1109/VTS.2002.1011109	vlsi test symposium	vts		4300CAC5	19555
8077D611	An Analysis of Defect Detection for Weighted Random Patterns Generated with Observation/Excitation-Aware Partial Fault Targeting	an analysis of defect detection for weighted random patterns generated with observation excitation aware partial fault targeting	2007	2007/05	10.1109/VTS.2007.14	vlsi test symposium	vts		4300CAC5	19505
7FAD7F34	Speeding-up I DDQ measurements	speeding up i ddq measurements	2002	2002	10.1109/VTS.2002.1011157	vlsi test symposium	vts		4300CAC5	19489
6A9C0045	Pattern generation and estimation for power supply noise analysis	pattern generation and estimation for power supply noise analysis	2005	2005	10.1109/VTS.2005.65	vlsi test symposium	vts		4300CAC5	16815
78953562	Improving test generation by use of majority gates	improving test generation by use of majority gates	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
5EB1A541	Improving accuracy of on-chip diagnosis via incremental learning	improving accuracy of on chip diagnosis via incremental learning	2015	2015/04		vlsi test symposium	vts		4300CAC5	19479
8014FEF2	Circuit-level dictionaries of CMOS bridging faults	circuit level dictionaries of cmos bridging faults	1994	1994	10.1109/VTEST.1994.292284	vlsi test symposium	vts		4300CAC5	16967
5D3A80B0	Open faults in BiCMOS gates	open faults in bicmos gates	1994	1994	10.1109/VTEST.1994.292277	vlsi test symposium	vts		4300CAC5	17588
7FAC7432	Test methodology for embedded cores which protects intellectual property	test methodology for embedded cores which protects intellectual property	1997	1997		vlsi test symposium	vts		4300CAC5	17677
7E7B284A	Impact of high level functional constraints on testability	impact of high level functional constraints on testability	1993	1993	10.1109/VTEST.1993.313364	vlsi test symposium	vts		4300CAC5	19259
7E85A28A	On the Relaxation of n-detect Test Sets	on the relaxation of n detect test sets	2008	2008/04	10.1109/VTS.2008.14	vlsi test symposium	vts		4300CAC5	19387
7D435098	Performance comparison of VLV, ULV, and ECR tests [biomedical IC product]	performance comparison of vlv ulv and ecr tests biomedical ic product	2002	2002	10.1109/VTS.2002.1011107	vlsi test symposium	vts		4300CAC5	17538
7D97311D	A methodology for the insertion of a hierarchical and boundary-scan compatible self test	a methodology for the insertion of a hierarchical and boundary scan compatible self test	1992	1992	10.1109/VTEST.1992.232721	vlsi test symposium	vts		4300CAC5	18996
7FEB33C2	Towards simultaneous delay-fault built-in self-test and partial-scan insertion	towards simultaneous delay fault built in self test and partial scan insertion	1998	1998	10.1109/VTEST.1998.670870	vlsi test symposium	vts		4300CAC5	19555
7DBAE8B2	Modular compactor of test responses	modular compactor of test responses	2006	2006		vlsi test symposium	vts		4300CAC5	18722
7593D6DB	Self-heating thermal-aware testing of FPGAs	self heating thermal aware testing of fpgas	2014	2014/04	10.1109/VTS.2014.6818753	vlsi test symposium	vts		4300CAC5	19555
758D05B9	On the parametric failures of SRAM in a 3D-die stack considering tier-to-tier supply cross-talk	on the parametric failures of sram in a 3d die stack considering tier to tier supply cross talk	2012	2012/04	10.1109/VTS.2012.6231064	vlsi test symposium	vts		4300CAC5	19555
80C42431	Efficient Scheduling of Path Delay Tests for Latch-Based Circuits	efficient scheduling of path delay tests for latch based circuits	2009	2009/05	10.1109/VTS.2009.41	vlsi test symposium	vts		4300CAC5	19353
802B0033	Developments in delay testing	developments in delay testing	1992	1992	10.1109/VTEST.1992.232760	vlsi test symposium	vts		4300CAC5	19210
761B4341	Test cost and test power conflicts: EDA perspective	test cost and test power conflicts eda perspective	2010	2010/04	10.1109/VTS.2010.5469599	vlsi test symposium	vts		4300CAC5	17553
7DAEEE71	Test generation and three-state elements, buses, and bidirectionals	test generation and three state elements buses and bidirectionals	1994	1994	10.1109/VTEST.1994.292325	vlsi test symposium	vts		4300CAC5	18476
7D98FBFE	Memory-based embedded digital ATE	memory based embedded digital ate	2011	2011/05	10.1109/VTS.2011.5783732	vlsi test symposium	vts		4300CAC5	19467
7E06E1DB	Finitely self-checking circuits and their application on current sensors	finitely self checking circuits and their application on current sensors	1993	1993	10.1109/VTEST.1993.313306	vlsi test symposium	vts		4300CAC5	16580
7F616158	Test-time optimization in NOC-based manycore SOCs using multicast routing	test time optimization in noc based manycore socs using multicast routing	2014	2014/04	10.1109/VTS.2014.6818797	vlsi test symposium	vts		4300CAC5	17625
7EA38BC7	Design of a fast, easily testable ALU	design of a fast easily testable alu	1996	1996	10.1109/VTEST.1996.510829	vlsi test symposium	vts		4300CAC5	18805
79A61BC2	SAT-ATPG using preferences for improved detection of complex defect mechanisms	sat atpg using preferences for improved detection of complex defect mechanisms	2012	2012/04	10.1109/VTS.2012.6231098	vlsi test symposium	vts		4300CAC5	17639
7DC9AE67	Localization of damaged resources in NoC based shared-memory MP2SOC, using a Distributed Cooperative Configuration Infrastructure	localization of damaged resources in noc based shared memory mp2soc using a distributed cooperative configuration infrastructure	2011	2011/05	10.1109/VTS.2011.5783726	vlsi test symposium	vts		4300CAC5	19468
7EA7D4F4	VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips	vim scan a low overhead scan design approach for protection of secret key in scan based secure chips	2007	2007/05	10.1109/VTS.2007.89	vlsi test symposium	vts		4300CAC5	18251
7D7FFD41	A methodology for design and evaluation of redundancy allocation algorithms	a methodology for design and evaluation of redundancy allocation algorithms	2004	2004	10.1109/VTEST.2004.1299251	vlsi test symposium	vts		4300CAC5	18937
80055EBE	Leakage power profiling and leakage power reduction using DFT hardware	leakage power profiling and leakage power reduction using dft hardware	2011	2011/05	10.1109/VTS.2011.5783753	vlsi test symposium	vts		4300CAC5	19412
806625D9	Fast algorithms for static compaction of sequential circuit test vectors	fast algorithms for static compaction of sequential circuit test vectors	1997	1997	10.1109/VTEST.1997.600260	vlsi test symposium	vts		4300CAC5	18141
758BC18B	Special session 3B: E.J. McCluskey Doctoral Thesis Award semi-final  Posters	special session 3b e j mccluskey doctoral thesis award semi final posters	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
7E6EF225	Thermal-aware testing of network-on-chip using multiple-frequency clocking	thermal aware testing of network on chip using multiple frequency clocking	2006	2006	10.1109/VTS.2006.88	vlsi test symposium	vts		4300CAC5	19119
58DED0DA	Random pattern generation for post-silicon validation of DDR3 SDRAM	random pattern generation for post silicon validation of ddr3 sdram	2015	2015/04		vlsi test symposium	vts		4300CAC5	19318
5E72607B	Innovative practices session 5C: Advancements in test -keeping moore moving!	innovative practices session 5c advancements in test keeping moore moving	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7DB604F5	On the evaluation of arbitrary defect coverage of test sets	on the evaluation of arbitrary defect coverage of test sets	1999	1999	10.1109/VTEST.1999.766699	vlsi test symposium	vts		4300CAC5	19230
7F005F52	Linear independence as evaluation criterion for two-dimensional test pattern generators	linear independence as evaluation criterion for two dimensional test pattern generators	2000	2000	10.1109/VTEST.2000.843868	vlsi test symposium	vts		4300CAC5	18361
7FC73AF1	Preliminary Outline of the IEEE PI 500 Scalable Architecture for Testing Embedded Cores	preliminary outline of the ieee pi 500 scalable architecture for testing embedded cores	1999	1999	10.1109/VTEST.1999.766707	vlsi test symposium	vts		4300CAC5	17368
5D5D5679	Simulation of at-speed tests for stuck-at faults	simulation of at speed tests for stuck at faults	1995	1995	10.1109/VTEST.1995.512640	vlsi test symposium	vts		4300CAC5	17560
7FBF6B94	Defect Detection Differences between Launch-Off-Shift and Launch-Off-Capture in Sense-Amplifier-Based Flip-Flop Testing	defect detection differences between launch off shift and launch off capture in sense amplifier based flip flop testing	2009	2009/05	10.1109/VTS.2009.39	vlsi test symposium	vts		4300CAC5	19494
7DF565C1	Hierarchical fault modeling for analog and mixed-signal circuits	hierarchical fault modeling for analog and mixed signal circuits	1992	1992	10.1109/VTEST.1992.232731	vlsi test symposium	vts		4300CAC5	17544
7FAFAE02	A general BIST-amenable method of test generation for iterative logic arrays	a general bist amenable method of test generation for iterative logic arrays	2000	2000	10.1109/VTEST.2000.843842	vlsi test symposium	vts		4300CAC5	17623
7B5EAF7E	Improving CMOS open defect coverage using hazard activated tests	improving cmos open defect coverage using hazard activated tests	2014	2014/04	10.1109/VTS.2014.6818740	vlsi test symposium	vts		4300CAC5	17482
7D66A739	An Adaptive-Rate Error Correction Scheme for NAND Flash Memory	an adaptive rate error correction scheme for nand flash memory	2009	2009/05	10.1109/VTS.2009.24	vlsi test symposium	vts		4300CAC5	18672
7DC99003	Test generation for maximizing ground bounce considering circuit delay	test generation for maximizing ground bounce considering circuit delay	2003	2003	10.1109/VTEST.2003.1197646	vlsi test symposium	vts		4300CAC5	19261
58979DB1	SOC test scheduling using simulated annealing	soc test scheduling using simulated annealing	2003	2003	10.1109/VTEST.2003.1197670	vlsi test symposium	vts		4300CAC5	16402
7F8E18DB	Accelerated path delay fault simulation	accelerated path delay fault simulation	1992	1992	10.1109/VTEST.1992.232715	vlsi test symposium	vts		4300CAC5	18976
7A2D3ACC	Special session 11C: Hot topic design consideration and silicon evaluation of on-chip monitors	special session 11c hot topic design consideration and silicon evaluation of on chip monitors	2010	2010/04	10.1109/VTS.2010.5469535	vlsi test symposium	vts		4300CAC5	19555
5E5E3C5F	A multi-mode scannable memory element for high test application efficiency and delay testing	a multi mode scannable memory element for high test application efficiency and delay testing	1998	1998	10.1109/VTEST.1998.670886	vlsi test symposium	vts		4300CAC5	17601
5A811149	Memory repair for high defect densities	memory repair for high defect densities	2015	2015/04		vlsi test symposium	vts		4300CAC5	19404
7E2EEBE0	An analog checker with dynamically adjustable error threshold for fully differential circuits	an analog checker with dynamically adjustable error threshold for fully differential circuits	2003	2003		vlsi test symposium	vts		4300CAC5	19068
80CD64FB	Path clustering for adaptive test	path clustering for adaptive test	2010	2010/04	10.1109/VTS.2010.5469626	vlsi test symposium	vts		4300CAC5	17503
7D6ABF92	A DFT technique for analog-to-digital converters with digital correction	a dft technique for analog to digital converters with digital correction	1997	1997	10.1109/VTEST.1997.600293	vlsi test symposium	vts		4300CAC5	19058
7D406494	High Speed Ring Generators and Compactors of Test Data	high speed ring generators and compactors of test data	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	18463
7DD8E1AD	Nanofabric topologies and reconfiguration algorithms to support dynamically adaptive fault tolerance	nanofabric topologies and reconfiguration algorithms to support dynamically adaptive fault tolerance	2006	2006	10.1109/VTS.2006.50	vlsi test symposium	vts		4300CAC5	19124
5F3EC946	A definition of the number of detections for faults with single tests in a compact scan-based test set	a definition of the number of detections for faults with single tests in a compact scan based test set	2015	2015/04		vlsi test symposium	vts		4300CAC5	19502
7F9EDEEA	A Low-Noise Amplifier with Integrated Current and Power Sensors for RF BIST Applications	a low noise amplifier with integrated current and power sensors for rf bist applications	2007	2007/05	10.1109/VTS.2007.7	vlsi test symposium	vts		4300CAC5	18694
80C8791A	Static compaction techniques to control scan vector power dissipation	static compaction techniques to control scan vector power dissipation	2000	2000	10.1109/VTEST.2000.843824	vlsi test symposium	vts		4300CAC5	16618
7F2F143E	Efficient Seed Utilization for Reseeding based Compression	efficient seed utilization for reseeding based compression	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	18185
7745CD62	A built-in gain calibration technique for RF low-noise amplifiers	a built in gain calibration technique for rf low noise amplifiers	2014	2014/04		vlsi test symposium	vts		4300CAC5	17567
5A416F02	Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies	time redundancy based soft error tolerance to rescue nanometer technologies	1999			vlsi test symposium	vts		4300CAC5	16109
5FD2BC47	High coverage analog wafer-probe test design and co-optimization with assembled-package test to minimize overall test cost	high coverage analog wafer probe test design and co optimization with assembled package test to minimize overall test cost	2003	2003	10.1109/VTEST.2003.1197638	vlsi test symposium	vts		4300CAC5	17601
7DAF33FE	Detecting intra-word faults in word-oriented memories	detecting intra word faults in word oriented memories	2003	2003		vlsi test symposium	vts		4300CAC5	19382
7BA8107D	Testing methods for a write-assist disturbance-free dual-port SRAM	testing methods for a write assist disturbance free dual port sram	2014	2014/04	10.1109/VTS.2014.6818745	vlsi test symposium	vts		4300CAC5	19555
7E402C78	Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression	decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression	2003	2003		vlsi test symposium	vts		4300CAC5	18411
80CA7A18	H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads	h scan a high level alternative to full scan testing with reduced area and test application overheads	1996	1996		vlsi test symposium	vts		4300CAC5	18185
0A43E2EC	Yield Optimization and Its Relation to Test	yield optimization and its relation to test	2001			vlsi test symposium	vts		4300CAC5	19555
5959377D	Fault characterization of standard cell libraries using inductive contamination	fault characterization of standard cell libraries using inductive contamination	1996	1996/04/28		vlsi test symposium	vts		4300CAC5	17412
7DBB5418	Improvement of analog circuit fault detectability using fault detection observers	improvement of analog circuit fault detectability using fault detection observers	1993	1993	10.1109/VTEST.1993.313321	vlsi test symposium	vts		4300CAC5	19135
755062D3	Innovative practices session 10C: Advances in DFT and compression	innovative practices session 10c advances in dft and compression	2014	2014/04		vlsi test symposium	vts		4300CAC5	19555
8113C977	Test Enabled Process Tuning for Adaptive Baseband OFDM Processor	test enabled process tuning for adaptive baseband ofdm processor	2008	2008/04	10.1109/VTS.2008.38	vlsi test symposium	vts		4300CAC5	19255
58E49C20	Threshold voltage mismatch (/spl Delta/V/sub T/) fault modeling	threshold voltage mismatch spl delta v sub t fault modeling	2003	2003		vlsi test symposium	vts		4300CAC5	19555
5F2FA013	Built-in current sensor for /spl Delta/I/sub DDQ/ testing of deep submicron digital CMOS ICs	built in current sensor for spl delta i sub ddq testing of deep submicron digital cmos ics	2004	2004		vlsi test symposium	vts		4300CAC5	19555
06B201BE	Challenges of Mixed-Signal Board Design and Test	challenges of mixed signal board design and test	2002			vlsi test symposium	vts		4300CAC5	19555
7DA719FA	On broad-side delay test	on broad side delay test	1994	1994	10.1109/VTEST.1994.292299	vlsi test symposium	vts		4300CAC5	15454
7EE3B504	Generation of testable designs from behavioral descriptions using high level synthesis tools	generation of testable designs from behavioral descriptions using high level synthesis tools	1993	1993	10.1109/VTEST.1993.313337	vlsi test symposium	vts		4300CAC5	19386
7FD1609E	Power supply transient signal analysis under real process and test hardware models	power supply transient signal analysis under real process and test hardware models	2002	2002	10.1109/VTS.2002.1011165	vlsi test symposium	vts		4300CAC5	18888
7F1099C4	Prediction of analog performance parameters using oscillation based test	prediction of analog performance parameters using oscillation based test	2004	2004	10.1109/VTEST.2004.1299267	vlsi test symposium	vts		4300CAC5	18669
7D9CBF03	Very low voltage testing of SOI integrated circuits	very low voltage testing of soi integrated circuits	2002	2002	10.1109/VTS.2002.1011106	vlsi test symposium	vts		4300CAC5	19366
79D2F2E1	Atomic model learning: A machine learning paradigm for post silicon debug of RF/analog circuits	atomic model learning a machine learning paradigm for post silicon debug of rf analog circuits	2014	2014/04	10.1109/VTS.2014.6818791	vlsi test symposium	vts		4300CAC5	19555
7E0B8E7E	An Integrated Framework for At-Speed and ATE-Driven Delay Test of Contract-Manufactured ASICs	an integrated framework for at speed and ate driven delay test of contract manufactured asics	2007	2007/05	10.1109/VTS.2007.15	vlsi test symposium	vts		4300CAC5	19458
7BD303E3	Gate-oxide early-life failure identification using delay shifts	gate oxide early life failure identification using delay shifts	2010	2010/04	10.1109/VTS.2010.5469615	vlsi test symposium	vts		4300CAC5	17637
80F99A5F	Small Delay Fault Model for Intra-Gate Resistive Open Defects	small delay fault model for intra gate resistive open defects	2009	2009/05	10.1109/VTS.2009.25	vlsi test symposium	vts		4300CAC5	19471
7FA5B0CC	Circuit Failure Prediction and Its Application to Transistor Aging	circuit failure prediction and its application to transistor aging	2007	2007/05	10.1109/VTS.2007.22	vlsi test symposium	vts		4300CAC5	17083
8006B145	Timing jitter measurement of 10 Gbps bit clock signals using frequency division	timing jitter measurement of 10 gbps bit clock signals using frequency division	2002	2002	10.1109/VTS.2002.1011140	vlsi test symposium	vts		4300CAC5	18462
80A5015D	Predictive Test Technique for Diagnosis of RF CMOS Receivers	predictive test technique for diagnosis of rf cmos receivers	2009	2009/05	10.1109/VTS.2009.13	vlsi test symposium	vts		4300CAC5	19502
70DE6A78	Soft error mitigation for SRAM-based FPGAs	soft error mitigation for sram based fpgas	2005	2005	10.1109/VTS.2005.75	vlsi test symposium	vts		4300CAC5	18585
66B7FC0F	Defect-oriented test scheduling	defect oriented test scheduling	1999	1999	10.1109/VTEST.1999.766700	vlsi test symposium	vts		4300CAC5	17879
7D761400	Coverage closure in SoC verification: Are we chasing a mirage?	coverage closure in soc verification are we chasing a mirage	2011	2011/05	10.1109/VTS.2011.5783786	vlsi test symposium	vts		4300CAC5	19555
80282253	A built-in self-test scheme for the post-bond test of TSVs in 3D ICs	a built in self test scheme for the post bond test of tsvs in 3d ics	2011	2011/05	10.1109/VTS.2011.5783749	vlsi test symposium	vts		4300CAC5	18855
7F6FF8B3	Testing the interconnect networks and I/O resources of field programmable analog arrays	testing the interconnect networks and i o resources of field programmable analog arrays	2005	2005	10.1109/VTS.2005.85	vlsi test symposium	vts		4300CAC5	18577
7E9CB31B	Infrastructure IP for SOC	infrastructure ip for soc	2004	2004	10.1109/VTEST.2004.1299213	vlsi test symposium	vts		4300CAC5	19555
7F310134	Using Domain Partitioning in Wrapper Design for IP Cores Under Power Constraints	using domain partitioning in wrapper design for ip cores under power constraints	2007	2007/05	10.1109/VTS.2007.86	vlsi test symposium	vts		4300CAC5	19427
7D484931	Multiple Coupling Effects Oriented Path Delay Test Generation	multiple coupling effects oriented path delay test generation	2008	2008/04	10.1109/VTS.2008.9	vlsi test symposium	vts		4300CAC5	19431
5F05009D	Alternate loop-back diagnostic tests for wafer-level diagnosis of modern wireless transceivers using spectral signatures	alternate loop back diagnostic tests for wafer level diagnosis of modern wireless transceivers using spectral signatures	2006	2006	10.1109/VTS.2006.17	vlsi test symposium	vts		4300CAC5	17023
8099B4EF	A model for testing reliable VLSI routing architectures	a model for testing reliable vlsi routing architectures	1993	1993	10.1109/VTEST.1993.313373	vlsi test symposium	vts		4300CAC5	19555
7EF24CD4	A scalable on-chip jitter extraction technique	a scalable on chip jitter extraction technique	2004	2004	10.1109/VTEST.2004.1299253	vlsi test symposium	vts		4300CAC5	18830
77A5E71D	Test-cost optimization and test-flow selection for 3D-stacked ICs	test cost optimization and test flow selection for 3d stacked ics	2013	2013/04		vlsi test symposium	vts		4300CAC5	17431
7D5CF0D2	Scan testing of latch arrays	scan testing of latch arrays	1992	1992	10.1109/VTEST.1992.232720	vlsi test symposium	vts		4300CAC5	19269
7E8C50EB	Quantitative analysis of very-low-voltage testing	quantitative analysis of very low voltage testing	1996	1996	10.1109/VTEST.1996.510876	vlsi test symposium	vts		4300CAC5	17670
7EE586F0	Enhancing online error detection through area-efficient multi-site implications	enhancing online error detection through area efficient multi site implications	2011	2011/05	10.1109/VTS.2011.5783728	vlsi test symposium	vts		4300CAC5	19317
7D7E76DB	Levelized low cost delay test compaction considering IR-drop induced power supply noise	levelized low cost delay test compaction considering ir drop induced power supply noise	2011	2011/05	10.1109/VTS.2011.5783754	vlsi test symposium	vts		4300CAC5	19502
7CF7B1CD	Testing static and dynamic faults in random access memories	testing static and dynamic faults in random access memories	2002	2002	10.1109/VTS.2002.1011170	vlsi test symposium	vts		4300CAC5	17799
7561D93E	Special session 9B: New topic test facilities and infrastructure in Canada	special session 9b new topic test facilities and infrastructure in canada	2010	2010/04	10.1109/VTS.2010.5469554	vlsi test symposium	vts		4300CAC5	19555
7E5659E0	On the diagnosis of programmable interconnect systems: Theory and application	on the diagnosis of programmable interconnect systems theory and application	1996	1996		vlsi test symposium	vts		4300CAC5	17338
6D992D32	Using verification technology for validation coverage analysis and test generation	using verification technology for validation coverage analysis and test generation	1998	1998	10.1109/VTEST.1998.670877	vlsi test symposium	vts		4300CAC5	19263
7E293B00	Obtaining high fault coverage with circular BIST via state skipping	obtaining high fault coverage with circular bist via state skipping	1997	1997		vlsi test symposium	vts		4300CAC5	19137
5F7BC240	Disturbance-free BIST for loop characterization of DC-DC buck converters	disturbance free bist for loop characterization of dc dc buck converters	2015	2015/04	10.1109/VTS.2015.7116250	vlsi test symposium	vts		4300CAC5	19555
80CAD944	Characterization of Effective Laser Spots during Attacks in the Configuration of a Virtex-II FPGA	characterization of effective laser spots during attacks in the configuration of a virtex ii fpga	2009	2009/05	10.1109/VTS.2009.19	vlsi test symposium	vts		4300CAC5	19186
7DF81913	The split boundary scan register technique for testing board interconnects	the split boundary scan register technique for testing board interconnects	1992	1992	10.1109/VTEST.1992.232722	vlsi test symposium	vts		4300CAC5	18707
5FAAC5AC	Field, experimental, and analytical data on large-scale HPC systems and evaluation of the implications for exascale system design	field experimental and analytical data on large scale hpc systems and evaluation of the implications for exascale system design	2015	2015/04		vlsi test symposium	vts		4300CAC5	19458
80B829FB	Test scheduling for minimal energy consumption under power constraints	test scheduling for minimal energy consumption under power constraints	2001	2001	10.1109/VTS.2001.923455	vlsi test symposium	vts		4300CAC5	18897
77041DA5	Unstructured text: Test analysis techniques applied to non-test problems	unstructured text test analysis techniques applied to non test problems	2014	2014/04	10.1109/VTS.2014.6818773	vlsi test symposium	vts		4300CAC5	19555
58B46B51	Effectiveness of I-V testing in comparison to IDDq tests [IC testing]	effectiveness of i v testing in comparison to iddq tests ic testing	2003	2003	10.1109/VTEST.2003.1197632	vlsi test symposium	vts		4300CAC5	19555
055DD51A	Is High Frequency Analog DFT Possible?	is high frequency analog dft possible	1996			vlsi test symposium	vts		4300CAC5	19555
7D3FF867	An analysis and testing of operation induced faults in MOS VLSI	an analysis and testing of operation induced faults in mos vlsi	1991	1991	10.1109/VTEST.1991.208148	vlsi test symposium	vts		4300CAC5	19331
7E3C6086	SPITFIRE: scalable parallel algorithms for test set partitioned fault simulation	spitfire scalable parallel algorithms for test set partitioned fault simulation	1997	1997	10.1109/VTEST.1997.600663	vlsi test symposium	vts		4300CAC5	18964
79E9018B	Enhanced algorithm of combining trace and scan signals in post-silicon validation	enhanced algorithm of combining trace and scan signals in post silicon validation	2013	2013/04	10.1109/VTS.2013.6548915	vlsi test symposium	vts		4300CAC5	19555
5F64792E	Innovative practices session 11C: Advanced scan methodologies [3 presentations]	innovative practices session 11c advanced scan methodologies 3 presentations	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7E636696	The advantages of boundary-scan testing	the advantages of boundary scan testing	1991	1991	10.1109/VTEST.1991.208136	vlsi test symposium	vts		4300CAC5	19206
7EA79156	Fault simulation model for i/sub DDT/ testing: an investigation	fault simulation model for i sub ddt testing an investigation	2004	2004	10.1109/VTEST.2004.1299257	vlsi test symposium	vts		4300CAC5	19142
7DD55461	Analog/RF test ordering in the early stages of production testing	analog rf test ordering in the early stages of production testing	2012	2012/04	10.1109/VTS.2012.6231075	vlsi test symposium	vts		4300CAC5	17541
80AFE7E9	A simulation-based approach to test pattern generation for synchronous sequential circuits	a simulation based approach to test pattern generation for synchronous sequential circuits	1992	1992	10.1109/VTEST.1992.232763	vlsi test symposium	vts		4300CAC5	17157
0957CA39	Functional Fault Models: A Formal Notation and Taxonomy	functional fault models a formal notation and taxonomy	2000			vlsi test symposium	vts		4300CAC5	16498
7FC303B3	Analog circuit observer blocks	analog circuit observer blocks	1994	1994	10.1109/VTEST.1994.292303	vlsi test symposium	vts		4300CAC5	16836
80ABB82F	Improved handling of false and multicycle paths in ATPG	improved handling of false and multicycle paths in atpg	2006	2006	10.1109/VTS.2006.38	vlsi test symposium	vts		4300CAC5	19041
76E14A38	Low cost test and tuning of RF circuits and systems	low cost test and tuning of rf circuits and systems	2010	2010/04	10.1109/VTS.2010.5469621	vlsi test symposium	vts		4300CAC5	19555
7E603177	A statistical model for fault coverage analysis	a statistical model for fault coverage analysis	1991	1991	10.1109/VTEST.1991.208163	vlsi test symposium	vts		4300CAC5	19370
5F97706B	Statistical techniques for predicting system-level failure using stress-test data	statistical techniques for predicting system level failure using stress test data	2015	2015/04	10.1109/VTS.2015.7116260	vlsi test symposium	vts		4300CAC5	19489
815A2350	FACTS: fault coverage estimation by test vector sampling	facts fault coverage estimation by test vector sampling	1994	1994	10.1109/VTEST.1994.292302	vlsi test symposium	vts		4300CAC5	18682
6EB39C0B	Integrating logic BIST in VLSI designs with embedded memories	integrating logic bist in vlsi designs with embedded memories	2000	2000	10.1109/VTEST.2000.843840	vlsi test symposium	vts		4300CAC5	19555
808A5B80	Maximal diagnosis of interconnects of random access memories	maximal diagnosis of interconnects of random access memories	1999	1999	10.1109/VTEST.1999.766692	vlsi test symposium	vts		4300CAC5	19424
6320A102	Design of a fault tolerant 100 Gbits solid-state mass memory for satellites	design of a fault tolerant 100 gbits solid state mass memory for satellites	1996	1996	10.1109/VTEST.1996.510869	vlsi test symposium	vts		4300CAC5	17281
7E81F07A	Early error detection in systems-on-chip for fault-tolerance and at-speed debugging	early error detection in systems on chip for fault tolerance and at speed debugging	2001	2001	10.1109/VTS.2001.923437	vlsi test symposium	vts		4300CAC5	19072
5D9BEC31	Hierarchical compactor design for diagnosis in deterministic logic BIST	hierarchical compactor design for diagnosis in deterministic logic bist	2005	2005	10.1109/VTS.2005.48	vlsi test symposium	vts		4300CAC5	19274
7D9F5B14	Diagnosis of delay defects using statistical timing models	diagnosis of delay defects using statistical timing models	2003	2003	10.1109/VTEST.2003.1197672	vlsi test symposium	vts		4300CAC5	19079
024C31B1	A Sampling Technique for Diagnos-tic Fault Simulation	a sampling technique for diagnos tic fault simulation	1996			vlsi test symposium	vts		4300CAC5	17450
7F130D58	Special session 9B: Embedded tutorial embedded DfT instrumentation: Design, access, retargeting and case studies	special session 9b embedded tutorial embedded dft instrumentation design access retargeting and case studies	2013	2013/04		vlsi test symposium	vts		4300CAC5	19427
7E2156E1	Analysis of testing methodologies for custom designs in PowerPC/sup TM/ microprocessor	analysis of testing methodologies for custom designs in powerpc sup tm microprocessor	2001	2001	10.1109/VTS.2001.923447	vlsi test symposium	vts		4300CAC5	19111
80926DFF	Analysis of ground bounce in deep sub-micron circuits	analysis of ground bounce in deep sub micron circuits	1997	1997	10.1109/VTEST.1997.599458	vlsi test symposium	vts		4300CAC5	17050
7DAF3365	Neural network diagnosis of IC faults	neural network diagnosis of ic faults	1991	1991	10.1109/VTEST.1991.208158	vlsi test symposium	vts		4300CAC5	18472
8096A695	On n-detection test sequences for synchronous sequential circuits	on n detection test sequences for synchronous sequential circuits	1997	1997	10.1109/VTEST.1997.600299	vlsi test symposium	vts		4300CAC5	18609
816C82F1	A diversified memory built-in self-repair approach for nanotechnologies	a diversified memory built in self repair approach for nanotechnologies	2004	2004	10.1109/VTEST.2004.1299258	vlsi test symposium	vts		4300CAC5	18714
80D29295	A method for measuring the cycle-to-cycle period jitter of high-frequency clock signals	a method for measuring the cycle to cycle period jitter of high frequency clock signals	2001	2001	10.1109/VTS.2001.923425	vlsi test symposium	vts		4300CAC5	17626
7F2747E7	A test generation procedure for avoiding the detection of functionally redundant transition faults	a test generation procedure for avoiding the detection of functionally redundant transition faults	2006	2006	10.1109/VTS.2006.13	vlsi test symposium	vts		4300CAC5	19282
81234062	Invited paper: Yin and Yang of embedded sensors for post-scaling-era	invited paper yin and yang of embedded sensors for post scaling era	2011	2011/05	10.1109/VTS.2011.5783743	vlsi test symposium	vts		4300CAC5	19483
81745F2E	A Programmable Window Comparator for Analog Online Testing	a programmable window comparator for analog online testing	2007	2007/05	10.1109/VTS.2007.8	vlsi test symposium	vts		4300CAC5	19495
5D6D33FB	Impact of parameter variations on FinFET faults	impact of parameter variations on finfet faults	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7F0B9C39	Investigating the efficiency of integrator-based capacitor array testing techniques	investigating the efficiency of integrator based capacitor array testing techniques	2006	2006	10.1109/VTS.2006.42	vlsi test symposium	vts		4300CAC5	19290
7F2BE2A3	Synchronization of large sequential circuits by partial reset	synchronization of large sequential circuits by partial reset	1996	1996		vlsi test symposium	vts		4300CAC5	18882
7F9DC9E3	Testability preserving Boolean transforms for logic synthesis	testability preserving boolean transforms for logic synthesis	1993	1993	10.1109/VTEST.1993.313336	vlsi test symposium	vts		4300CAC5	17463
802D3D4D	Test vector modification for power reduction during scan testing	test vector modification for power reduction during scan testing	2002	2002	10.1109/VTS.2002.1011128	vlsi test symposium	vts		4300CAC5	18156
7D65C58A	Testing combinational iterative logic arrays for realistic faults	testing combinational iterative logic arrays for realistic faults	1995	1995		vlsi test symposium	vts		4300CAC5	19115
8123C71B	Accelerating diagnostic fault simulation using z-diagnosis and concurrent equivalence identification	accelerating diagnostic fault simulation using z diagnosis and concurrent equivalence identification	2006	2006	10.1109/VTS.2006.14	vlsi test symposium	vts		4300CAC5	19070
5C02BEBB	Polynomial formal verification of of multipliers	polynomial formal verification of of multipliers	1997	1997	10.1109/VTEST.1997.599468	vlsi test symposium	vts		4300CAC5	16929
7ECF80F8	An adaptive device impedance matching circuit	an adaptive device impedance matching circuit	1991	1991	10.1109/VTEST.1991.208146	vlsi test symposium	vts		4300CAC5	19555
858BC65A	Embedded DfT Instrumentation: Design, Access, Retargeting and Case Studies	embedded dft instrumentation design access retargeting and case studies	2013	2013		vlsi test symposium	vts		4300CAC5	19555
8158DC87	Incorporating IDDQ testing in BIST: improved coverage through test diversity	incorporating iddq testing in bist improved coverage through test diversity	1994	1994	10.1109/VTEST.1994.292286	vlsi test symposium	vts		4300CAC5	19035
8067226F	A new strategy for testing analog filters	a new strategy for testing analog filters	1994	1994	10.1109/VTEST.1994.292337	vlsi test symposium	vts		4300CAC5	18200
802FD2BC	Enhancing realistic fault secureness in parity prediction array arithmetic operators by I/sub DDQ/ monitoring	enhancing realistic fault secureness in parity prediction array arithmetic operators by i sub ddq monitoring	1996	1996	10.1109/VTEST.1996.510846	vlsi test symposium	vts		4300CAC5	19327
810BBEC8	Application of Saluja-Karpovsky compactors to test responses with many unknowns	application of saluja karpovsky compactors to test responses with many unknowns	2003	2003	10.1109/VTEST.2003.1197640	vlsi test symposium	vts		4300CAC5	17852
0AEA9548	Implicit functional testing for mixed-signal circuits	implicit functional testing for mixed signal circuits	1996			vlsi test symposium	vts		4300CAC5	17267
6ACAF921	Defect-oriented Verilog fault simulation of SoC macros using a stratified fault sampling technique	defect oriented verilog fault simulation of soc macros using a stratified fault sampling technique	1999	1999	10.1109/VTEST.1999.766683	vlsi test symposium	vts		4300CAC5	19083
79CA00A4	Adaptive test delivers wide range of sophisticated test solutions	adaptive test delivers wide range of sophisticated test solutions	2010	2010/04	10.1109/VTS.2010.5469598	vlsi test symposium	vts		4300CAC5	19555
7EE21234	Automated diagnosis of VLSI failures	automated diagnosis of vlsi failures	1991	1991	10.1109/VTEST.1991.208156	vlsi test symposium	vts		4300CAC5	18473
8071571F	A unified test architecture for on-line and off-line delay fault detections	a unified test architecture for on line and off line delay fault detections	2011	2011/05	10.1109/VTS.2011.5783733	vlsi test symposium	vts		4300CAC5	19502
7EEFF28C	On delay-untestable paths and stuck-fault redundancy	on delay untestable paths and stuck fault redundancy	1998	1998	10.1109/VTEST.1998.670868	vlsi test symposium	vts		4300CAC5	17418
788FAE78	Phase-locked loop design with SPO detection and charge pump trimming for reference spur suppression	phase locked loop design with spo detection and charge pump trimming for reference spur suppression	2014	2014/04	10.1109/VTS.2014.6818785	vlsi test symposium	vts		4300CAC5	19555
5F82B39A	How Should Fault Coverage Be Defined?	how should fault coverage be defined	2000	2000/04/30		vlsi test symposium	vts		4300CAC5	19555
7D45B2DC	Low V/sub DD/ vs. delay: is it really a good correlation metric for nanometer ICs?	low v sub dd vs delay is it really a good correlation metric for nanometer ics	2006	2006	10.1109/VTS.2006.44	vlsi test symposium	vts		4300CAC5	19203
7DD6C9B8	Instruction-Level Impact Comparison of RT- vs. Gate-Level Faults in a Modern Microprocessor Controller	instruction level impact comparison of rt vs gate level faults in a modern microprocessor controller	2009	2009/05	10.1109/VTS.2009.32	vlsi test symposium	vts		4300CAC5	19452
761DC29F	Theoretical analysis for low-power test decompression using test-slice duplication	theoretical analysis for low power test decompression using test slice duplication	2010	2010/04	10.1109/VTS.2010.5469591	vlsi test symposium	vts		4300CAC5	17578
7ED12D3E	Design of wireless sub-micron characterization system	design of wireless sub micron characterization system	2004	2004	10.1109/VTEST.2004.1299262	vlsi test symposium	vts		4300CAC5	17158
597C6980	Special session: Hot topics: Statistical test methods	special session hot topics statistical test methods	2015	2015/04		vlsi test symposium	vts		4300CAC5	19404
7E51378C	Efficient test generation for built-in self-test boundary-scan template	efficient test generation for built in self test boundary scan template	1991	1991	10.1109/VTEST.1991.208171	vlsi test symposium	vts		4300CAC5	19555
7A493562	HBIST: An approach towards zero external test cost	hbist an approach towards zero external test cost	2012	2012/04	10.1109/VTS.2012.6231073	vlsi test symposium	vts		4300CAC5	17646
7CEA9CAD	False Path Aware Timing Yield Estimation under Variability	false path aware timing yield estimation under variability	2009	2009/05	10.1109/VTS.2009.17	vlsi test symposium	vts		4300CAC5	19482
80603F32	Testability metrics for synthesis of self-testable designs and effective test plans	testability metrics for synthesis of self testable designs and effective test plans	1995	1995		vlsi test symposium	vts		4300CAC5	18604
7CFB2D5A	High-level observability for effective high-level ATPG	high level observability for effective high level atpg	2000	2000	10.1109/VTEST.2000.843872	vlsi test symposium	vts		4300CAC5	18143
7F4877AC	Proof carrying-based information flow tracking for data secrecy protection and hardware trust	proof carrying based information flow tracking for data secrecy protection and hardware trust	2012	2012/04	10.1109/VTS.2012.6231062	vlsi test symposium	vts		4300CAC5	17539
80915ADD	Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!)	built in self test of logic blocks in fpgas finally a free lunch bist without overhead	1996	1996	10.1109/VTEST.1996.510883	vlsi test symposium	vts		4300CAC5	17119
6CF3A0A8	Mixed signal DFT at GHz frequencies	mixed signal dft at ghz frequencies	1998	1998	10.1109/VTEST.1998.670876	vlsi test symposium	vts		4300CAC5	19555
745DF635	Reductions of instantaneous power by ripple scan clocking	reductions of instantaneous power by ripple scan clocking	2005	2005	10.1109/VTS.2005.71	vlsi test symposium	vts		4300CAC5	17327
72A68290	On synchronizing sequences and test sequence partitioning	on synchronizing sequences and test sequence partitioning	1998	1998		vlsi test symposium	vts		4300CAC5	19337
5B384885	A test point insertion algorithm for mixed-signal circuits	a test point insertion algorithm for mixed signal circuits	1999	1999	10.1109/VTEST.1999.766682	vlsi test symposium	vts		4300CAC5	18843
7D414DDF	Modeling and testing comparison faults for ternary content addressable memories	modeling and testing comparison faults for ternary content addressable memories	2005	2005	10.1109/VTS.2005.57	vlsi test symposium	vts		4300CAC5	17457
71AB3A4A	Decreasing the sensitivity of ADC test parameters by means of wobbling	decreasing the sensitivity of adc test parameters by means of wobbling	1998	1998	10.1109/VTEST.1998.670894	vlsi test symposium	vts		4300CAC5	17590
7E100C48	A distance reduction approach to design for testability	a distance reduction approach to design for testability	1995	1995	10.1109/VTEST.1995.512631	vlsi test symposium	vts		4300CAC5	18584
7D09831C	A Novel mechanism for speed characterization during delay test	a novel mechanism for speed characterization during delay test	2011	2011/05	10.1109/VTS.2011.5783770	vlsi test symposium	vts		4300CAC5	19483
7D804867	Optimal voltage testing for physically-based faults	optimal voltage testing for physically based faults	1996	1996	10.1109/VTEST.1996.510878	vlsi test symposium	vts		4300CAC5	18829
7E100C6F	Low power BIST via non-linear hybrid cellular automata	low power bist via non linear hybrid cellular automata	2000	2000	10.1109/VTEST.2000.843823	vlsi test symposium	vts		4300CAC5	17752
786CEE5D	COMPACT: a hybrid method for compressing test data	compact a hybrid method for compressing test data	1998	1998	10.1109/VTEST.1998.670850	vlsi test symposium	vts		4300CAC5	17210
5EC6BD6D	In-depth soft error vulnerability analysis using synthetic benchmarks	in depth soft error vulnerability analysis using synthetic benchmarks	2015	2015/04	10.1109/VTS.2015.7116254	vlsi test symposium	vts		4300CAC5	19517
0390A021	Analog and Mixed Signal Benchmark Circuit Development: Who Needs Them?	analog and mixed signal benchmark circuit development who needs them	2001			vlsi test symposium	vts		4300CAC5	19555
779AF060	Too many faults, too little time on creating test sets for enhanced detection of highly critical faults and defects	too many faults too little time on creating test sets for enhanced detection of highly critical faults and defects	2010	2010/04	10.1109/VTS.2010.5469545	vlsi test symposium	vts		4300CAC5	17610
80AD9410	Special Session 7C: TTTC 2009 Best Doctoral Thesis Contest	special session 7c tttc 2009 best doctoral thesis contest	2009	2009/05	10.1109/VTS.2009.71	vlsi test symposium	vts		4300CAC5	19555
80840073	SLIDER: A fast and accurate defect simulation framework	slider a fast and accurate defect simulation framework	2011	2011/05	10.1109/VTS.2011.5783779	vlsi test symposium	vts		4300CAC5	19526
7EFD948C	ESIM: a multimodel design error and fault simulator for logic circuits	esim a multimodel design error and fault simulator for logic circuits	2000	2000	10.1109/VTEST.2000.843849	vlsi test symposium	vts		4300CAC5	19244
6CB6235E	Jump scan: a DFT technique for low power testing	jump scan a dft technique for low power testing	2005	2005	10.1109/VTS.2005.51	vlsi test symposium	vts		4300CAC5	18845
77BBDDDE	An Efficient Scan Chain Diagnosis Method Using a New Symbolic Simulation	an efficient scan chain diagnosis method using a new symbolic simulation	2008	2008/04	10.1109/VTS.2008.61	vlsi test symposium	vts		4300CAC5	19364
80356E93	Logic BIST using constrained scan cells	logic bist using constrained scan cells	2004	2004	10.1109/VTEST.2004.1299244	vlsi test symposium	vts		4300CAC5	19225
63C73714	Implementing a scheme for external deterministic self-test	implementing a scheme for external deterministic self test	2005	2005	10.1109/VTS.2005.50	vlsi test symposium	vts		4300CAC5	19252
812F7509	Evaluation of detectability in BIST environment	evaluation of detectability in bist environment	1991	1991	10.1109/VTEST.1991.208170	vlsi test symposium	vts		4300CAC5	19555
816F7E4A	What Does Robust Testing a Subset of Paths, Tell us about the Untested Paths in the Circuit?	what does robust testing a subset of paths tell us about the untested paths in the circuit	2004	2004/04/25		vlsi test symposium	vts		4300CAC5	19437
7C06C56D	Enhancing testability by structured partial scan	enhancing testability by structured partial scan	2012	2012/04	10.1109/VTS.2012.6231095	vlsi test symposium	vts		4300CAC5	19555
7940DF7D	Test generator with preselected toggling for low power built-in self-test	test generator with preselected toggling for low power built in self test	2012	2012/04	10.1109/VTS.2012.6231071	vlsi test symposium	vts		4300CAC5	17389
59618FEA	Embedded two-rail checkers with on-line testing ability	embedded two rail checkers with on line testing ability	1996	1996		vlsi test symposium	vts		4300CAC5	17029
7FC514D5	Fabrication and testing of large-area flexible electronics for displays and sensor arrays	fabrication and testing of large area flexible electronics for displays and sensor arrays	2010	2010/04	10.1109/VTS.2010.5469611	vlsi test symposium	vts		4300CAC5	19555
5ED7D4A4	On maximizing the fault coverage for a given test length limit in a synchronous sequential circuit	on maximizing the fault coverage for a given test length limit in a synchronous sequential circuit	2003	2003		vlsi test symposium	vts		4300CAC5	17599
7F99BEA0	Using Scan-Dump Values to Improve Functional-Diagnosis Methodology	using scan dump values to improve functional diagnosis methodology	2007	2007/05	10.1109/VTS.2007.88	vlsi test symposium	vts		4300CAC5	19329
80B8737D	Simulation-based test algorithm generation for random access memories	simulation based test algorithm generation for random access memories	2000	2000	10.1109/VTEST.2000.843857	vlsi test symposium	vts		4300CAC5	17911
7D54374E	A period tracking based on-chip sinusoidal jitter extraction technique	a period tracking based on chip sinusoidal jitter extraction technique	2006	2006	10.1109/VTS.2006.10	vlsi test symposium	vts		4300CAC5	19339
7A969A7E	Hot topic session 4A: Reliability analysis of complex digital systems	hot topic session 4a reliability analysis of complex digital systems	2013	2013/04	10.1109/VTS.2013.6548898	vlsi test symposium	vts		4300CAC5	19555
7F0E15B9	Quiescent current estimation based on quality requirements	quiescent current estimation based on quality requirements	1993	1993	10.1109/VTEST.1993.313311	vlsi test symposium	vts		4300CAC5	18923
7D5B354F	Energy efficient software-based self-test for wireless sensor network nodes	energy efficient software based self test for wireless sensor network nodes	2006	2006	10.1109/VTS.2006.32	vlsi test symposium	vts		4300CAC5	19308
5BB4DF34	Debating the Future of Burn-In	debating the future of burn in	2002	2002/04/28		vlsi test symposium	vts		4300CAC5	19555
75AAC769	On the use of multi-cycle tests for storage of two-cycle broadside tests	on the use of multi cycle tests for storage of two cycle broadside tests	2014	2014/04	10.1109/VTS.2014.6818796	vlsi test symposium	vts		4300CAC5	19555
789DDC18	Scan-Chain Reordering for Minimizing Scan-Shift Power Based on Non-Specified Test Cubes	scan chain reordering for minimizing scan shift power based on non specified test cubes	2008	2008/04	10.1109/VTS.2008.16	vlsi test symposium	vts		4300CAC5	17012
5B7A0504	Panel: Is design-for-security the new DFT?	panel is design for security the new dft	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
804A81A4	Data driven neural-based measurement discrimination for IC parametric faults diagnosis	data driven neural based measurement discrimination for ic parametric faults diagnosis	1992	1992	10.1109/VTEST.1992.232748	vlsi test symposium	vts		4300CAC5	19003
7BD0BC5C	Static test compaction for transition faults under the hazard-based detection conditions	static test compaction for transition faults under the hazard based detection conditions	2012	2012/04	10.1109/VTS.2012.6231099	vlsi test symposium	vts		4300CAC5	17618
78F7E7AC	Special session 12A: Hot topic counterfeit IC identification: How can test help?	special session 12a hot topic counterfeit ic identification how can test help	2013	2013/04	10.1109/VTS.2013.6548944	vlsi test symposium	vts		4300CAC5	19555
08FD8915	Resistive Bridge Fault Model Evolution from Conventional to Ultra Deep Submicron Technologies	resistive bridge fault model evolution from conventional to ultra deep submicron technologies	2005			vlsi test symposium	vts		4300CAC5	19166
5BECFE2E	An early prediction methodology for aging sensor insertion to assure safe circuit operation due to NBTI aging	an early prediction methodology for aging sensor insertion to assure safe circuit operation due to nbti aging	2015	2015/04		vlsi test symposium	vts		4300CAC5	19494
7FB53CFD	An industrial environment for high-level fault-tolerant structures insertion and validation	an industrial environment for high level fault tolerant structures insertion and validation	2002	2002	10.1109/VTS.2002.1011143	vlsi test symposium	vts		4300CAC5	18228
816A593C	Programmable embedded IF source for wireless test	programmable embedded if source for wireless test	2002	2002	10.1109/VTS.2002.1011131	vlsi test symposium	vts		4300CAC5	19555
7FB4E0E7	Basing Acceptable Error-Tolerant Performance on Significance-Based Error-rate (SBER)	basing acceptable error tolerant performance on significance based error rate sber	2008	2008/04	10.1109/VTS.2008.51	vlsi test symposium	vts		4300CAC5	19321
80921913	Diagnosis of sequence-dependent chips	diagnosis of sequence dependent chips	2002	2002	10.1109/VTS.2002.1011137	vlsi test symposium	vts		4300CAC5	18007
7F73C2AE	Parallelism in structural fault testing of embedded cores	parallelism in structural fault testing of embedded cores	1998	1998	10.1109/VTEST.1998.670843	vlsi test symposium	vts		4300CAC5	18726
7D48C0D6	Unsatisfiability based efficient design for testability solution for register-transfer level circuits	unsatisfiability based efficient design for testability solution for register transfer level circuits	2005	2005	10.1109/VTS.2005.88	vlsi test symposium	vts		4300CAC5	17340
713767E8	A fault simulation based test pattern generator for synchronous sequential circuits	a fault simulation based test pattern generator for synchronous sequential circuits	1999	1999	10.1109/VTEST.1999.766674	vlsi test symposium	vts		4300CAC5	18817
7FF3F30B	Behavior of faulty single BJT BiCMOS logic gates	behavior of faulty single bjt bicmos logic gates	1992	1992		vlsi test symposium	vts		4300CAC5	18571
7E2556B8	Checking experiments to test latches	checking experiments to test latches	1995	1995	10.1109/VTEST.1995.512637	vlsi test symposium	vts		4300CAC5	18863
78614D77	New procedures for identifying undetectable and redundant faults in synchronous sequential circuits	new procedures for identifying undetectable and redundant faults in synchronous sequential circuits	1999	1999	10.1109/VTEST.1999.766676	vlsi test symposium	vts		4300CAC5	16984
7E47D91D	Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code	multiple bit upset tolerant memory using a selective cycle avoidance based sec ded daec code	2007	2007/05	10.1109/VTS.2007.40	vlsi test symposium	vts		4300CAC5	18365
7D91E872	High level fault modeling of asynchronous circuits	high level fault modeling of asynchronous circuits	1995	1995	10.1109/VTEST.1995.512636	vlsi test symposium	vts		4300CAC5	19146
023AE8C0	ATE for VLSI: What Challenges Lie Ahead?	ate for vlsi what challenges lie ahead	1997			vlsi test symposium	vts		4300CAC5	19555
7F692790	Test as a key enabler for faster yield ramp-up	test as a key enabler for faster yield ramp up	2002	2002	10.1109/VTS.2002.1011135	vlsi test symposium	vts		4300CAC5	19555
7ED26E96	Generating At-Speed array fail maps with low-speed ATE	generating at speed array fail maps with low speed ate	2004	2004	10.1109/VTEST.2004.1299230	vlsi test symposium	vts		4300CAC5	18900
7E0C62E8	Multiple-Fault Diagnosis Using Faulty-Region Identification	multiple fault diagnosis using faulty region identification	2009	2009/05	10.1109/VTS.2009.31	vlsi test symposium	vts		4300CAC5	19473
63060CE5	An efficient random jitter measurement technique using fast comparator sampling	an efficient random jitter measurement technique using fast comparator sampling	2005	2005	10.1109/VTS.2005.30	vlsi test symposium	vts		4300CAC5	18829
58A45D0B	3D microelectronic with BEOL compatible devices	3d microelectronic with beol compatible devices	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
78551C40	Direct connection and testing of TSV and microbump devices using NanoPierce contactor for 3D-IC integration	direct connection and testing of tsv and microbump devices using nanopierce contactor for 3d ic integration	2012	2012/04	10.1109/VTS.2012.6231086	vlsi test symposium	vts		4300CAC5	17368
7EC6514F	Hidden Markov and independence models with patterns for sequential BIST	hidden markov and independence models with patterns for sequential bist	2000	2000	10.1109/VTEST.2000.843866	vlsi test symposium	vts		4300CAC5	19219
7D0EAF8E	A study on the effectiveness of Trojan detection techniques using a red team blue team approach	a study on the effectiveness of trojan detection techniques using a red team blue team approach	2013	2013/04	10.1109/VTS.2013.6548922	vlsi test symposium	vts		4300CAC5	19555
62BD4E14	Development of energy consumption ratio test	development of energy consumption ratio test	2003	2003	10.1109/VTEST.2003.1197664	vlsi test symposium	vts		4300CAC5	19555
8092522E	Design of system-on-a-chip test access architectures using integer linear programming	design of system on a chip test access architectures using integer linear programming	2000	2000	10.1109/VTEST.2000.843836	vlsi test symposium	vts		4300CAC5	17216
7EF6E0B2	Simulation-based design error diagnosis and correction in combinational digital circuits	simulation based design error diagnosis and correction in combinational digital circuits	1999	1999	10.1109/VTEST.1999.766649	vlsi test symposium	vts		4300CAC5	19315
7D77D59A	Enhancement of resolution in supply current based testing for large ICs	enhancement of resolution in supply current based testing for large ics	1991	1991	10.1109/VTEST.1991.208173	vlsi test symposium	vts		4300CAC5	16327
5E567619	Integral impact of BTI and voltage temperature variation on SRAM sense amplifier	integral impact of bti and voltage temperature variation on sram sense amplifier	2015	2015/04		vlsi test symposium	vts		4300CAC5	19447
7EDF0275	Design optimization for robustness to single-event upsets	design optimization for robustness to single event upsets	2006	2006		vlsi test symposium	vts		4300CAC5	19412
7EAFEE5A	SPIRIT: a highly robust combinational test generation algorithm	spirit a highly robust combinational test generation algorithm	2001	2001	10.1109/VTS.2001.923461	vlsi test symposium	vts		4300CAC5	17473
7D7CE71F	Compression technique for interactive BIST application	compression technique for interactive bist application	2001	2001	10.1109/VTS.2001.923411	vlsi test symposium	vts		4300CAC5	18964
7EAFE49D	Cantilever type probe card for at-speed memory test on wafer	cantilever type probe card for at speed memory test on wafer	2005	2005	10.1109/VTS.2005.34	vlsi test symposium	vts		4300CAC5	17123
7D0875BF	Analysis of I/sub DDQ/ detectable bridges in combinational CMOS circuits	analysis of i sub ddq detectable bridges in combinational cmos circuits	1994	1994	10.1109/VTEST.1994.292287	vlsi test symposium	vts		4300CAC5	19314
7E4385C4	Linear microcircuit fault modeling and detection	linear microcircuit fault modeling and detection	1991	1991	10.1109/VTEST.1991.208133	vlsi test symposium	vts		4300CAC5	18536
7F8F07B2	Constraints for using IDDQ testing to detect CMOS bridging faults	constraints for using iddq testing to detect cmos bridging faults	1991	1991	10.1109/VTEST.1991.208175	vlsi test symposium	vts		4300CAC5	19166
7D894BAA	Test resource partitioning and optimization for SOC designs	test resource partitioning and optimization for soc designs	2003	2003	10.1109/VTEST.2003.1197669	vlsi test symposium	vts		4300CAC5	19157
7DB73F6D	Panel: Apprentice - VTS Edition: Season 2	panel apprentice vts edition season 2	2009	2009/05	10.1109/VTS.2009.62	vlsi test symposium	vts		4300CAC5	19555
80C06984	Minimal March tests for unlinked static faults in random access memories	minimal march tests for unlinked static faults in random access memories	2005	2005	10.1109/VTS.2005.56	vlsi test symposium	vts		4300CAC5	16773
7798BB2A	Innovative practices session 5C: Machine learning and data analysis in test	innovative practices session 5c machine learning and data analysis in test	2014	2014/04	10.1109/VTS.2014.6818766	vlsi test symposium	vts		4300CAC5	19555
7FB1088B	On the Detectability of Scan Chain Internal Faults An Industrial Case Study	on the detectability of scan chain internal faults an industrial case study	2008	2008/04	10.1109/VTS.2008.13	vlsi test symposium	vts		4300CAC5	18854
7E364C1C	Alternate electrical tests for extracting mechanical parameters of MEMS accelerometer sensors	alternate electrical tests for extracting mechanical parameters of mems accelerometer sensors	2006	2006	10.1109/VTS.2006.16	vlsi test symposium	vts		4300CAC5	18775
80AC8010	Word-voter: a new voter design for triple modular redundant systems	word voter a new voter design for triple modular redundant systems	2000	2000	10.1109/VTEST.2000.843880	vlsi test symposium	vts		4300CAC5	18278
7F9517D3	Handling Pattern-Dependent Delay Faults in Diagnosis	handling pattern dependent delay faults in diagnosis	2007	2007/05	10.1109/VTS.2007.35	vlsi test symposium	vts		4300CAC5	19427
7D59F5C4	LI-BIST: a low-cost self-test scheme for SoC logic cores and interconnects	li bist a low cost self test scheme for soc logic cores and interconnects	2002	2002	10.1109/VTS.2002.1011174	vlsi test symposium	vts		4300CAC5	19040
80A6D817	Iterative OPDD based signal probability calculation	iterative opdd based signal probability calculation	2006	2006	10.1109/VTS.2006.43	vlsi test symposium	vts		4300CAC5	19453
7F78841E	RF front-end system gain and linearity built-in test	rf front end system gain and linearity built in test	2006	2006	10.1109/VTS.2006.59	vlsi test symposium	vts		4300CAC5	18588
7E4D1209	Test of RAM-based FPGA: methodology and application to the interconnect	test of ram based fpga methodology and application to the interconnect	1997	1997	10.1109/VTEST.1997.600278	vlsi test symposium	vts		4300CAC5	17074
80F911A0	Embedded-software-based approach to testing crosstalk-induced faults at on-chip buses	embedded software based approach to testing crosstalk induced faults at on chip buses	2001	2001	10.1109/VTS.2001.923440	vlsi test symposium	vts		4300CAC5	18895
7D8462DB	An approach for testing programmable/configurable field programmable gate arrays	an approach for testing programmable configurable field programmable gate arrays	1996	1996		vlsi test symposium	vts		4300CAC5	15393
7DBF184C	Estimation of reject ratio in testing of combinatorial circuits	estimation of reject ratio in testing of combinatorial circuits	1993	1993	10.1109/VTEST.1993.313370	vlsi test symposium	vts		4300CAC5	19250
753FC69C	Towards spatial fault resilience in array processors	towards spatial fault resilience in array processors	2012	2012/04	10.1109/VTS.2012.6231068	vlsi test symposium	vts		4300CAC5	17611
77740F88	Special session 8C: Hot topic: Designers' and test researchers' roles in analog design-for-test	special session 8c hot topic designers and test researchers roles in analog design for test	2014	2014/04	10.1109/VTS.2014.6818781	vlsi test symposium	vts		4300CAC5	17547
7DA3E59C	Retention and Reliability Problems in Embedded Flash Memories: Analysis and Test of Defective 2T-FLOTOX Tunnel Window	retention and reliability problems in embedded flash memories analysis and test of defective 2t flotox tunnel window	2007	2007/05	10.1109/VTS.2007.52	vlsi test symposium	vts		4300CAC5	19238
7EE5C5AB	Apprentice - VTS edition: Season 4	apprentice vts edition season 4	2011	2011/05	10.1109/VTS.2011.5783767	vlsi test symposium	vts		4300CAC5	19555
636944C0	Functional memory faults: a formal notation and a taxonomy	functional memory faults a formal notation and a taxonomy	2000	2000	10.1109/VTEST.2000.843856	vlsi test symposium	vts		4300CAC5	15374
80683B10	Sequential test generation with reduced test clocks for partial scan designs	sequential test generation with reduced test clocks for partial scan designs	1994	1994	10.1109/VTEST.1994.292309	vlsi test symposium	vts		4300CAC5	18876
7F8D1F7E	A design for testability technique for test pattern generation with LFSRs	a design for testability technique for test pattern generation with lfsrs	1994	1994	10.1109/VTEST.1994.292332	vlsi test symposium	vts		4300CAC5	19271
79E5F7C2	Transition delay fault testing of 3D ICs with IR-drop study	transition delay fault testing of 3d ics with ir drop study	2012	2012/04	10.1109/VTS.2012.6231065	vlsi test symposium	vts		4300CAC5	19555
79DD8DEF	Towards a fully stand-alone analog/RF BIST: A cost-effective implementation of a neural classifier	towards a fully stand alone analog rf bist a cost effective implementation of a neural classifier	2012	2012/04	10.1109/VTS.2012.6231081	vlsi test symposium	vts		4300CAC5	19555
69EBA387	An economic selecting model for DFT strategies	an economic selecting model for dft strategies	2005	2005	10.1109/VTS.2005.29	vlsi test symposium	vts		4300CAC5	19555
7D8C2905	Simulation of physical faults in VLSI circuits	simulation of physical faults in vlsi circuits	1992	1992	10.1109/VTEST.1992.232750	vlsi test symposium	vts		4300CAC5	19246
7F32DB29	A process and technology-tolerant I/sub DDQ/ method for IC diagnosis	a process and technology tolerant i sub ddq method for ic diagnosis	2001	2001	10.1109/VTS.2001.923431	vlsi test symposium	vts		4300CAC5	18546
79EF69D9	Concurrent process model and specification cause-effect monitoring using alternate diagnostic signatures	concurrent process model and specification cause effect monitoring using alternate diagnostic signatures	2010	2010/04	10.1109/VTS.2010.5469536	vlsi test symposium	vts		4300CAC5	19555
72D3104F	Known-good-die technologies on the horizon	known good die technologies on the horizon	1994	1994	10.1109/VTEST.1994.292289	vlsi test symposium	vts		4300CAC5	17049
59308647	Redundancy removal and test generation for circuits with non-Boolean primitives	redundancy removal and test generation for circuits with non boolean primitives	1995	1995	10.1109/VTEST.1995.512611	vlsi test symposium	vts		4300CAC5	17161
7C0FB33A	A holistic approach to accurate tuning of RF systems for large and small multiparameter perturbations	a holistic approach to accurate tuning of rf systems for large and small multiparameter perturbations	2010	2010/04	10.1109/VTS.2010.5469539	vlsi test symposium	vts		4300CAC5	17428
80C6D87A	On parallel switch level fault simulation	on parallel switch level fault simulation	1993	1993	10.1109/VTEST.1993.313375	vlsi test symposium	vts		4300CAC5	19360
7F99F8B9	Minimal hardware multiple signature analysis for BIST	minimal hardware multiple signature analysis for bist	1993	1993	10.1109/VTEST.1993.313314	vlsi test symposium	vts		4300CAC5	19153
7F0EB967	Identification of structured automata for test evaluation	identification of structured automata for test evaluation	1991	1991	10.1109/VTEST.1991.208130	vlsi test symposium	vts		4300CAC5	17538
7F8DEB48	Efficient Loopback Test for Aperture Jitter in Embedded Mixed-Signal Circuits	efficient loopback test for aperture jitter in embedded mixed signal circuits	2008	2008/04	10.1109/VTS.2008.52	vlsi test symposium	vts		4300CAC5	19403
800F2223	Design technology research and education for deep-submicron systems of the next century	design technology research and education for deep submicron systems of the next century	1999	1999	10.1109/VTEST.1999.766639	vlsi test symposium	vts		4300CAC5	19224
7DD19688	Fault modeling and testing of self-timed circuits	fault modeling and testing of self timed circuits	1991	1991	10.1109/VTEST.1991.208134	vlsi test symposium	vts		4300CAC5	18964
7B570989	Built-in-Self Test of transmitter I/Q mismatch using self-mixing envelope detector	built in self test of transmitter i q mismatch using self mixing envelope detector	2012	2012/04	10.1109/VTS.2012.6231080	vlsi test symposium	vts		4300CAC5	19555
812F6199	TAM Design and Optimization for Transparency-Based SoC Test	tam design and optimization for transparency based soc test	2007	2007/05	10.1109/VTS.2007.78	vlsi test symposium	vts		4300CAC5	19312
7FDBE5E0	Static logic implication with application to redundancy identification	static logic implication with application to redundancy identification	1997	1997	10.1109/VTEST.1997.600290	vlsi test symposium	vts		4300CAC5	18065
5CF54959	Speeding-up I/sub DDQ/ measurements	speeding up i sub ddq measurements	2002	2002		vlsi test symposium	vts		4300CAC5	19555
7F430731	Robustly testable array multipliers under realistic sequential cell fault model	robustly testable array multipliers under realistic sequential cell fault model	1998	1998	10.1109/VTEST.1998.670863	vlsi test symposium	vts		4300CAC5	19555
7F642AC5	On polynomial-time testable classes of combinational circuits	on polynomial time testable classes of combinational circuits	1991	1991	10.1109/VTEST.1991.208154	vlsi test symposium	vts		4300CAC5	19244
7DDBCEC4	On test generation for path delay faults in ASICs	on test generation for path delay faults in asics	1992	1992	10.1109/VTEST.1992.232718	vlsi test symposium	vts		4300CAC5	18694
5CF7F4C2	UPF-based formal verification of low power techniques in modern processors	upf based formal verification of low power techniques in modern processors	2015	2015/04		vlsi test symposium	vts		4300CAC5	19370
7E78E210	Yield-reliability modeling: experimental verification and application to burn-in reduction	yield reliability modeling experimental verification and application to burn in reduction	2002	2002	10.1109/VTS.2002.1011114	vlsi test symposium	vts		4300CAC5	18774
7FEFF0A2	Case Study: Soft Error Rate Analysis in Storage Systems	case study soft error rate analysis in storage systems	2007	2007/05	10.1109/VTS.2007.21	vlsi test symposium	vts		4300CAC5	19389
7F8D4DD3	A portable ATPG tool for parallel and distributed systems	a portable atpg tool for parallel and distributed systems	1995	1995		vlsi test symposium	vts		4300CAC5	18740
5A7C6E54	Improving path delay fault testability by path removal	improving path delay fault testability by path removal	1998	1998	10.1109/VTEST.1998.670869	vlsi test symposium	vts		4300CAC5	17600
7FE9C6DD	Guaranteeing quality throughout the product life cycle: on-line test and repair to the rescue	guaranteeing quality throughout the product life cycle on line test and repair to the rescue	2001	2001	10.1109/VTS.2001.923432	vlsi test symposium	vts		4300CAC5	19555
7FFD9ACA	Low Power Embedded Deterministic Test	low power embedded deterministic test	2007	2007/05	10.1109/VTS.2007.37	vlsi test symposium	vts		4300CAC5	18905
7E375EEE	Using target faults to achieve a minimized partial scan path	using target faults to achieve a minimized partial scan path	1991	1991	10.1109/VTEST.1991.208124	vlsi test symposium	vts		4300CAC5	18855
7EB05A2A	Diagnostic of path and gate delay faults in non-scan sequential circuits	diagnostic of path and gate delay faults in non scan sequential circuits	1995	1995	10.1109/VTEST.1995.512664	vlsi test symposium	vts		4300CAC5	19162
8087F55B	Minimal march test algorithm for detection of linked static faults in random access memories	minimal march test algorithm for detection of linked static faults in random access memories	2006	2006	10.1109/VTS.2006.46	vlsi test symposium	vts		4300CAC5	18937
808E1BB7	Identifying sequentially untestable faults using illegal states	identifying sequentially untestable faults using illegal states	1995	1995		vlsi test symposium	vts		4300CAC5	18368
7EEF2416	A Time-Domain Method for Pseudo-Spectral Characterization	a time domain method for pseudo spectral characterization	2008	2008/04	10.1109/VTS.2008.50	vlsi test symposium	vts		4300CAC5	19468
7F6DA637	The effect of defect clustering on test transparency and defect levels	the effect of defect clustering on test transparency and defect levels	1993	1993	10.1109/VTEST.1993.313301	vlsi test symposium	vts		4300CAC5	19233
8030D844	A Scalable, Digital BIST Circuit for Measurement and Compensation of Static Phase Offset	a scalable digital bist circuit for measurement and compensation of static phase offset	2009	2009/05	10.1109/VTS.2009.36	vlsi test symposium	vts		4300CAC5	18903
7E52F9E0	Cyclic stress tests for full scan circuits	cyclic stress tests for full scan circuits	1995	1995	10.1109/VTEST.1995.512622	vlsi test symposium	vts		4300CAC5	19046
7E5949DF	On test set generation for efficient path delay fault diagnosis	on test set generation for efficient path delay fault diagnosis	2000	2000	10.1109/VTEST.2000.843864	vlsi test symposium	vts		4300CAC5	19113
7EF5AD12	Efficient implication-based untestable bridge fault identifier	efficient implication based untestable bridge fault identifier	2003	2003		vlsi test symposium	vts		4300CAC5	19397
5CF9FAA0	Multi-cycle Circuit Parameter Independent ATPG for interconnect open defects	multi cycle circuit parameter independent atpg for interconnect open defects	2015	2015/04		vlsi test symposium	vts		4300CAC5	19483
804F52DD	Modified flip-flop architecture to reduce hold buffers and peak power during scan shift operation	modified flip flop architecture to reduce hold buffers and peak power during scan shift operation	2011	2011/05	10.1109/VTS.2011.5783776	vlsi test symposium	vts		4300CAC5	19465
7F02843B	On test generation for combinational circuits consisting of AND and EXOR gates	on test generation for combinational circuits consisting of and and exor gates	1992	1992	10.1109/VTEST.1992.232734	vlsi test symposium	vts		4300CAC5	19386
7853C457	An iterative diagnosis approach for ECC-based memory repair	an iterative diagnosis approach for ecc based memory repair	2013	2013/04		vlsi test symposium	vts		4300CAC5	17489
7ED93816	Enabling embedded memory diagnosis via test response compression	enabling embedded memory diagnosis via test response compression	2001	2001	10.1109/VTS.2001.923452	vlsi test symposium	vts		4300CAC5	16632
7DEF4474	Expedited response compaction for scan power reduction	expedited response compaction for scan power reduction	2011	2011/05	10.1109/VTS.2011.5783752	vlsi test symposium	vts		4300CAC5	19501
7A0195AE	Test cost optimization technique for the pre-bond test of 3D ICs	test cost optimization technique for the pre bond test of 3d ics	2012	2012/04	10.1109/VTS.2012.6231087	vlsi test symposium	vts		4300CAC5	19555
7E1625B1	Testing high-speed SoCs using low-speed ATEs	testing high speed socs using low speed ates	2002	2002	10.1109/VTS.2002.1011124	vlsi test symposium	vts		4300CAC5	19379
7E88A854	On the (non-)resetability of synchronous sequential circuits	on the non resetability of synchronous sequential circuits	1996	1996	10.1109/VTEST.1996.510863	vlsi test symposium	vts		4300CAC5	18749
7EC87A4C	At-speed testing of ASICs	at speed testing of asics	1991	1991	10.1109/VTEST.1991.208166	vlsi test symposium	vts		4300CAC5	19318
5DEFA14D	A low cost jitter separation and characterization method	a low cost jitter separation and characterization method	2015	2015/04	10.1109/VTS.2015.7116248	vlsi test symposium	vts		4300CAC5	19444
76CB4554	Multitone digital signal based test for RF receivers	multitone digital signal based test for rf receivers	2010	2010/04	10.1109/VTS.2010.5469537	vlsi test symposium	vts		4300CAC5	17608
7CFD052D	An SRAM Design-for-Diagnosis Solution Based on Write Driver Voltage Sensing	an sram design for diagnosis solution based on write driver voltage sensing	2008	2008/04	10.1109/VTS.2008.17	vlsi test symposium	vts		4300CAC5	19494
7EC5C9D8	Expanded Definition of Functional Operation Conditions and its Effects on the Computation of Functional Broadside Tests	expanded definition of functional operation conditions and its effects on the computation of functional broadside tests	2008	2008/04	10.1109/VTS.2008.11	vlsi test symposium	vts		4300CAC5	19409
7BC1D9B6	Thermal-uniformity-aware X-filling to reduce temperature-induced delay variation for accurate at-speed testing	thermal uniformity aware x filling to reduce temperature induced delay variation for accurate at speed testing	2010	2010/04	10.1109/VTS.2010.5469578	vlsi test symposium	vts		4300CAC5	17647
80FEBB19	Guardbanding VLSI EEPROM test programs	guardbanding vlsi eeprom test programs	1991	1991	10.1109/VTEST.1991.208151	vlsi test symposium	vts		4300CAC5	17571
7F5F9DA1	A novel solution for chip-level functional timing verification	a novel solution for chip level functional timing verification	1997	1997	10.1109/VTEST.1997.599465	vlsi test symposium	vts		4300CAC5	19401
6D3832F2	A new algorithm for dynamic faults detection in RAMs	a new algorithm for dynamic faults detection in rams	2005	2005	10.1109/VTS.2005.9	vlsi test symposium	vts		4300CAC5	17639
7D40843B	Quality impacts of non-uniform fault coverage	quality impacts of non uniform fault coverage	1994	1994	10.1109/VTEST.1994.292313	vlsi test symposium	vts		4300CAC5	19310
7CEDF2AE	Multiple redundancy removal during test generation and synthesis	multiple redundancy removal during test generation and synthesis	1992	1992		vlsi test symposium	vts		4300CAC5	17616
7F6B015D	Incremental logic rectification	incremental logic rectification	1997	1997	10.1109/VTEST.1997.599466	vlsi test symposium	vts		4300CAC5	18957
5A42EC8A	From design-for-test to design-for-debug-and-test: analysis of requirements and limitations for 1149.1	from design for test to design for debug and test analysis of requirements and limitations for 1149 1	1999	1999	10.1109/VTEST.1999.766706	vlsi test symposium	vts		4300CAC5	17027
7D5EF620	Testing, verification, and diagnosis in the presence of unknowns	testing verification and diagnosis in the presence of unknowns	2000	2000	10.1109/VTEST.2000.843854	vlsi test symposium	vts		4300CAC5	16739
5EF22F8F	A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs	a robust digital sensor ip and sensor insertion flow for in situ path timing slack monitoring in socs	2015	2015/04		vlsi test symposium	vts		4300CAC5	19515
7E2CD9D1	Robust and low-cost BIST architectures for sequential fault testing in datapath multipliers	robust and low cost bist architectures for sequential fault testing in datapath multipliers	2001	2001	10.1109/VTS.2001.923412	vlsi test symposium	vts		4300CAC5	19464
7E0F4FB8	On the automation of the test flow of complex SoCs	on the automation of the test flow of complex socs	2006	2006	10.1109/VTS.2006.51	vlsi test symposium	vts		4300CAC5	18735
7EB3917D	A scheduling problem in test generation	a scheduling problem in test generation	1995	1995		vlsi test symposium	vts		4300CAC5	19266
7750F9BD	Special session 12B: Panel post-silicon validation & test in huge variance era	special session 12b panel post silicon validation test in huge variance era	2013	2013/04	10.1109/VTS.2013.6548945	vlsi test symposium	vts		4300CAC5	19555
80F5BDD7	Efficient neighborhood pattern-sensitive fault test algorithms for semiconductor memories	efficient neighborhood pattern sensitive fault test algorithms for semiconductor memories	2001	2001	10.1109/VTS.2001.923443	vlsi test symposium	vts		4300CAC5	19161
7E4CAE9D	New advances in path delay fault testing of combinational circuits	new advances in path delay fault testing of combinational circuits	1994	1994	10.1109/VTEST.1994.292301	vlsi test symposium	vts		4300CAC5	19304
644B4302	The limits of digital testing for dynamic circuits	the limits of digital testing for dynamic circuits	1999	1999	10.1109/VTEST.1999.766643	vlsi test symposium	vts		4300CAC5	17578
81532D61	Signal probability calculations using partial functional manipulation	signal probability calculations using partial functional manipulation	1993	1993	10.1109/VTEST.1993.313324	vlsi test symposium	vts		4300CAC5	19318
7F5715FB	Determination of coherence errors in ADC spectral domain testing	determination of coherence errors in adc spectral domain testing	1997	1997		vlsi test symposium	vts		4300CAC5	19003
6DF440E8	Synthesis of X-tolerant convolutional compactors	synthesis of x tolerant convolutional compactors	2005	2005	10.1109/VTS.2005.81	vlsi test symposium	vts		4300CAC5	18878
5A6112CE	Instruction-driven wake-up mechanisms for Snoopy TAP controller	instruction driven wake up mechanisms for snoopy tap controller	1999	1999	10.1109/VTEST.1999.766705	vlsi test symposium	vts		4300CAC5	18878
7FA34AFF	A Packet Based 2x-Site Test Solution for GSM Transceivers with Limited Tester Resources	a packet based 2x site test solution for gsm transceivers with limited tester resources	2009	2009/05	10.1109/VTS.2009.44	vlsi test symposium	vts		4300CAC5	19423
7D9AB7A7	Program slicing for hierarchical test generation	program slicing for hierarchical test generation	2002	2002	10.1109/VTS.2002.1011144	vlsi test symposium	vts		4300CAC5	18821
8119A7BE	A mixed signal tester solution for: standards traceable AC calibration of analog modules	a mixed signal tester solution for standards traceable ac calibration of analog modules	1992	1992	10.1109/VTEST.1992.232729	vlsi test symposium	vts		4300CAC5	17604
7EDF076D	A new bare die test methodology	a new bare die test methodology	1999	1999	10.1109/VTEST.1999.766678	vlsi test symposium	vts		4300CAC5	19325
7E2ECD19	Defect screening using independent component analysis on I/sub DDQ/	defect screening using independent component analysis on i sub ddq	2005	2005	10.1109/VTS.2005.38	vlsi test symposium	vts		4300CAC5	19555
7FD1EEFF	A built-in self-repair scheme for NOR-type flash memory	a built in self repair scheme for nor type flash memory	2006	2006	10.1109/VTS.2006.5	vlsi test symposium	vts		4300CAC5	18898
73FA108B	Programmable embedded self-testing checkers for all-unidirectional error-detecting codes	programmable embedded self testing checkers for all unidirectional error detecting codes	1999	1999	10.1109/VTEST.1999.766690	vlsi test symposium	vts		4300CAC5	19408
5A262EA8	Do I Need this Tool for My Chips to Work?	do i need this tool for my chips to work	2000	2000/04/30		vlsi test symposium	vts		4300CAC5	19555
7932C1E3	A shared memory based parallel diagnosis system	a shared memory based parallel diagnosis system	2014	2014/04	10.1109/VTS.2014.6818789	vlsi test symposium	vts		4300CAC5	19555
7EF627B2	Functional verification and simulation of FSM networks	functional verification and simulation of fsm networks	1993	1993	10.1109/VTEST.1993.313371	vlsi test symposium	vts		4300CAC5	17547
7F59FA6B	Fault probabilities in routing channels of VLSI standard cell designs	fault probabilities in routing channels of vlsi standard cell designs	1994	1994	10.1109/VTEST.1994.292291	vlsi test symposium	vts		4300CAC5	19008
66D36DD8	On the identification of optimal cellular automata for built-in self-test of sequential circuits	on the identification of optimal cellular automata for built in self test of sequential circuits	1998	1998	10.1109/VTEST.1998.670902	vlsi test symposium	vts		4300CAC5	17527
7F511F88	Error detection, fault location and reconfiguration for 2D mesh processing element arrays for digital signal processing	error detection fault location and reconfiguration for 2d mesh processing element arrays for digital signal processing	1993	1993	10.1109/VTEST.1993.313308	vlsi test symposium	vts		4300CAC5	19141
786EC13C	Fast path selection for testing of small delay defects considering path correlations	fast path selection for testing of small delay defects considering path correlations	2010	2010/04	10.1109/VTS.2010.5469628	vlsi test symposium	vts		4300CAC5	17561
80DED396	On using rectangle packing for SOC wrapper/TAM co-optimization	on using rectangle packing for soc wrapper tam co optimization	2002	2002	10.1109/VTS.2002.1011146	vlsi test symposium	vts		4300CAC5	17374
7DC25262	Resynthesis for sequential circuits designed with a specified initial state	resynthesis for sequential circuits designed with a specified initial state	1995	1995		vlsi test symposium	vts		4300CAC5	19370
7E19FF3D	Effectiveness comparisons of outlier screening methods for frequency dependent defects on complex ASICs	effectiveness comparisons of outlier screening methods for frequency dependent defects on complex asics	2003	2003	10.1109/VTEST.2003.1197631	vlsi test symposium	vts		4300CAC5	18365
80A041BF	A novel pattern generator for near-perfect fault-coverage	a novel pattern generator for near perfect fault coverage	1995	1995	10.1109/VTEST.1995.512669	vlsi test symposium	vts		4300CAC5	17983
7DC796E1	Controlling peak power during scan testing	controlling peak power during scan testing	2002	2002	10.1109/VTS.2002.1011127	vlsi test symposium	vts		4300CAC5	17842
7F43B4AA	Transformer-Coupled Loopback Test for Differential Mixed-Signal Specifications	transformer coupled loopback test for differential mixed signal specifications	2007	2007/05	10.1109/VTS.2007.82	vlsi test symposium	vts		4300CAC5	19351
5DEE2A50	Multifault testability of delay-testable circuits	multifault testability of delay testable circuits	1995	1995		vlsi test symposium	vts		4300CAC5	19555
7FA52466	Self-test in a VCM driver chip	self test in a vcm driver chip	1995	1995		vlsi test symposium	vts		4300CAC5	19444
7D758343	Scan insertion criteria for low design impact	scan insertion criteria for low design impact	1996	1996	10.1109/VTEST.1996.510831	vlsi test symposium	vts		4300CAC5	18618
7C305ABC	Test of phase interpolators in high speed I/Os using a sliding window search	test of phase interpolators in high speed i os using a sliding window search	2012	2012/04	10.1109/VTS.2012.6231092	vlsi test symposium	vts		4300CAC5	19555
780411DB	A SAR ADC missing-decision level detection and removal technique	a sar adc missing decision level detection and removal technique	2012	2012/04	10.1109/VTS.2012.6231076	vlsi test symposium	vts		4300CAC5	19555
7F4E83CD	3-stage variable length continuous-flow scan vector decompression scheme	3 stage variable length continuous flow scan vector decompression scheme	2004	2004	10.1109/VTEST.2004.1299229	vlsi test symposium	vts		4300CAC5	18627
7F730E8D	Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost	automatic generation of memory built in self repair circuits in socs for minimizing test time and area cost	2010	2010/04	10.1109/VTS.2010.5469627	vlsi test symposium	vts		4300CAC5	17608
7F4D8082	Interconnect verification of multichip modules using boundary scan	interconnect verification of multichip modules using boundary scan	1991	1991	10.1109/VTEST.1991.208138	vlsi test symposium	vts		4300CAC5	17605
7E6B4E42	Revisiting shift register realization for ease of test generation and testing	revisiting shift register realization for ease of test generation and testing	1993	1993	10.1109/VTEST.1993.313333	vlsi test symposium	vts		4300CAC5	19304
7F059950	Panel: Functional Verification Planning and Management - Are Good Intentions Good Enough?	panel functional verification planning and management are good intentions good enough	2009	2009/05	10.1109/VTS.2009.66	vlsi test symposium	vts		4300CAC5	19555
7348BB01	Diagnosis of arbitrary defects using neighborhood function extraction	diagnosis of arbitrary defects using neighborhood function extraction	2005	2005	10.1109/VTS.2005.41	vlsi test symposium	vts		4300CAC5	18893
7D0E0922	On the application of local circuit transformations with special emphasis on path delay fault testability	on the application of local circuit transformations with special emphasis on path delay fault testability	1995	1995	10.1109/VTEST.1995.512665	vlsi test symposium	vts		4300CAC5	19404
75497452	Special session 8B  Panel: In-field testing of SoC devices: Which solutions by which players?	special session 8b panel in field testing of soc devices which solutions by which players	2014	2014/04	10.1109/VTS.2014.6818780	vlsi test symposium	vts		4300CAC5	19555
7E6F3393	Integrating on-chip temperature sensors into DfT schemes and BIST architectures	integrating on chip temperature sensors into dft schemes and bist architectures	1997	1997	10.1109/VTEST.1997.600330	vlsi test symposium	vts		4300CAC5	19084
7929DE18	Special session 12C: Young professionals in test  Town meeting	special session 12c young professionals in test town meeting	2014	2014/04	10.1109/VTS.2014.6818803	vlsi test symposium	vts		4300CAC5	19555
6F295EC3	Survey of design and process failure modes for high-speed SerDes in nanometer CMOS	survey of design and process failure modes for high speed serdes in nanometer cmos	2005	2005	10.1109/VTS.2005.79	vlsi test symposium	vts		4300CAC5	17440
75913AF0	Ordering of analog specification tests based on parametric defect level estimation	ordering of analog specification tests based on parametric defect level estimation	2010	2010/04	10.1109/VTS.2010.5469546	vlsi test symposium	vts		4300CAC5	19555
80155290	Power-down integrated circuit built-in self-test structures	power down integrated circuit built in self test structures	1991	1991	10.1109/VTEST.1991.208128	vlsi test symposium	vts		4300CAC5	17480
7FF4B450	A framework to minimize test escape and yield loss during I/sub DDQ/ testing: a case study	a framework to minimize test escape and yield loss during i sub ddq testing a case study	2000	2000	10.1109/VTEST.2000.843831	vlsi test symposium	vts		4300CAC5	19489
81763F26	Fault models for speed failures caused by bridges and opens	fault models for speed failures caused by bridges and opens	2002	2002	10.1109/VTS.2002.1011167	vlsi test symposium	vts		4300CAC5	18582
7E775982	Built-in Current Sensor for I{DDQ} Testing of Deep Submicron Digital CMOS ICs	built in current sensor for i ddq testing of deep submicron digital cmos ics	2004	2004/04/25	10.1109/VTEST.2004.1299225	vlsi test symposium	vts		4300CAC5	19356
74BA4879	Built-in self testing of sequential circuits using precomputed test sets	built in self testing of sequential circuits using precomputed test sets	1998	1998	10.1109/VTEST.1998.670900	vlsi test symposium	vts		4300CAC5	15474
7E8A1D5D	Time and space correlated errors in signature analysis	time and space correlated errors in signature analysis	1993	1993	10.1109/VTEST.1993.313357	vlsi test symposium	vts		4300CAC5	19142
7DC9545B	Functional design verification for the PowerPC 601 microprocessor	functional design verification for the powerpc 601 microprocessor	1994	1994	10.1109/VTEST.1994.292292	vlsi test symposium	vts		4300CAC5	19555
7DE22075	Pattern generator card, emulation, and debug	pattern generator card emulation and debug	1993	1993	10.1109/VTEST.1993.313379	vlsi test symposium	vts		4300CAC5	19555
7E7A7B41	Autoscan-Invert: An Improved Scan Design without External Scan Inputs or Outputs	autoscan invert an improved scan design without external scan inputs or outputs	2007	2007/05	10.1109/VTS.2007.19	vlsi test symposium	vts		4300CAC5	19424
7D0F6202	Test Set Reordering Using the Gate Exhaustive Test Metric	test set reordering using the gate exhaustive test metric	2007	2007/05	10.1109/VTS.2007.79	vlsi test symposium	vts		4300CAC5	19425
7E1AE2FE	High-level synthesis for orthogonal scan	high level synthesis for orthogonal scan	1997	1997	10.1109/VTEST.1997.600308	vlsi test symposium	vts		4300CAC5	18850
5A63F913	Fault modeling and testing of 1T1R memristor memories	fault modeling and testing of 1t1r memristor memories	2015	2015/04	10.1109/VTS.2015.7116247	vlsi test symposium	vts		4300CAC5	19494
7E9C0710	Synthesis-for-scan and scan chain ordering	synthesis for scan and scan chain ordering	1996	1996	10.1109/VTEST.1996.510840	vlsi test symposium	vts		4300CAC5	18535
75E2D9C8	Innovative practices session 2C: Memory test	innovative practices session 2c memory test	2013	2013/04	10.1109/VTS.2013.6548892	vlsi test symposium	vts		4300CAC5	19555
7DFEA87A	An overview of failure mechanisms in embedded flash memories	an overview of failure mechanisms in embedded flash memories	2006	2006	10.1109/VTS.2006.19	vlsi test symposium	vts		4300CAC5	18938
7E1D4D34	Automatic test stimulus generation for accurate diagnosis of RF systems using transient response signatures	automatic test stimulus generation for accurate diagnosis of rf systems using transient response signatures	2011	2011/05	10.1109/VTS.2011.5783755	vlsi test symposium	vts		4300CAC5	19361
7D59FC37	Design of low cost ROM based test generators	design of low cost rom based test generators	1992	1992	10.1109/VTEST.1992.232725	vlsi test symposium	vts		4300CAC5	18371
7E2BB7AD	Is state mapping essential for equivalence checking custom memories in scan-based designs?	is state mapping essential for equivalence checking custom memories in scan based designs	2002	2002	10.1109/VTS.2002.1011152	vlsi test symposium	vts		4300CAC5	19285
763D14EE	A novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits	a novel capture safety checking method for multi clock designs and accuracy evaluation with delay capture circuits	2012	2012/04	10.1109/VTS.2012.6231102	vlsi test symposium	vts		4300CAC5	19555
7F1B54E9	A methodolgy for characterizing cell testability	a methodolgy for characterizing cell testability	1997	1997	10.1109/VTEST.1997.600313	vlsi test symposium	vts		4300CAC5	19121
7F88E251	A pattern ordering algorithm for reducing the size of fault dictionaries	a pattern ordering algorithm for reducing the size of fault dictionaries	2006	2006	10.1109/VTS.2006.9	vlsi test symposium	vts		4300CAC5	18804
776B374F	Special session 4B: Panel: Testing and calibration for power management circuits	special session 4b panel testing and calibration for power management circuits	2014	2014/04	10.1109/VTS.2014.6818758	vlsi test symposium	vts		4300CAC5	19555
7C8A31A5	Net diagnosis using stuck-at and transition fault models	net diagnosis using stuck at and transition fault models	2012	2012/04	10.1109/VTS.2012.6231106	vlsi test symposium	vts		4300CAC5	19354
81657600	Built-in TPG with designed phaseshifts	built in tpg with designed phaseshifts	2003	2003		vlsi test symposium	vts		4300CAC5	18874
7F278CB0	A new built-in self-test method based on prestored testing	a new built in self test method based on prestored testing	1993	1993	10.1109/VTEST.1993.313315	vlsi test symposium	vts		4300CAC5	19175
7E8867A2	Multi Domain Test: Novel test strategy to reduce the Cost of Test	multi domain test novel test strategy to reduce the cost of test	2011	2011/05	10.1109/VTS.2011.5783738	vlsi test symposium	vts		4300CAC5	19318
7D86B941	Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors	low cost highly robust hardened cells using blocking feedback transistors	2008	2008/04	10.1109/VTS.2008.15	vlsi test symposium	vts		4300CAC5	18795
7F674BDD	Modeling yield, cost, and quality of an NoC with uniformly and non-uniformly distributed redundancy	modeling yield cost and quality of an noc with uniformly and non uniformly distributed redundancy	2010	2010/04	10.1109/VTS.2010.5469579	vlsi test symposium	vts		4300CAC5	17615
74BB4C48	An effective BIST architecture for sequential fault testing in array multipliers	an effective bist architecture for sequential fault testing in array multipliers	1999	1999	10.1109/VTEST.1999.766673	vlsi test symposium	vts		4300CAC5	19369
794380D2	Reduced code linearity testing of pipeline adcs in the presence of noise	reduced code linearity testing of pipeline adcs in the presence of noise	2013	2013/04		vlsi test symposium	vts		4300CAC5	17553
7E8F8831	Fault injection scan design for enhanced VLSI design verification	fault injection scan design for enhanced vlsi design verification	1993	1993	10.1109/VTEST.1993.313299	vlsi test symposium	vts		4300CAC5	18806
8151C3CE	Simulation and generation of I/sub DDQ/ tests for bridging faults in combinational circuits	simulation and generation of i sub ddq tests for bridging faults in combinational circuits	1993	1993	10.1109/VTEST.1993.313312	vlsi test symposium	vts		4300CAC5	16687
04E2AC53	6.1 IDDQ Testing of Opens in CMOS SRAMs	6 1 iddq testing of opens in cmos srams	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19476
80CF624D	Modeling and Testing Comparison Faults of TCAMs with Asymmetric Cells	modeling and testing comparison faults of tcams with asymmetric cells	2009	2009/05	10.1109/VTS.2009.18	vlsi test symposium	vts		4300CAC5	19366
80869BF8	Controllability and observability measures for functional-level testability evaluation	controllability and observability measures for functional level testability evaluation	1993	1993	10.1109/VTEST.1993.313332	vlsi test symposium	vts		4300CAC5	19037
80580A31	An optimized BIST test pattern generator for delay testing	an optimized bist test pattern generator for delay testing	1997	1997		vlsi test symposium	vts		4300CAC5	18196
7B508EEF	SCT: an approach for testing and configuring nanoscale devices	sct an approach for testing and configuring nanoscale devices	2006	2006	10.1109/VTS.2006.61	vlsi test symposium	vts		4300CAC5	19206
7F27EE67	Architecture of test support ICs for mixed-signal testing	architecture of test support ics for mixed signal testing	1994	1994	10.1109/VTEST.1994.292306	vlsi test symposium	vts		4300CAC5	19289
7F21309A	A distributed BIST control scheme for complex VLSI devices	a distributed bist control scheme for complex vlsi devices	1993	1993	10.1109/VTEST.1993.313316	vlsi test symposium	vts		4300CAC5	15721
64C4AF92	REDO-random excitation and deterministic observation-first commercial experiment	redo random excitation and deterministic observation first commercial experiment	1999	1999	10.1109/VTEST.1999.766675	vlsi test symposium	vts		4300CAC5	15657
5F5C8F45	Faulty chip identification in a multi chip module system	faulty chip identification in a multi chip module system	1996	1996	10.1109/VTEST.1996.510865	vlsi test symposium	vts		4300CAC5	19408
8052C71E	A High-Level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections	a high level signal integrity fault model and test methodology for long on chip interconnections	2009	2009/05	10.1109/VTS.2009.38	vlsi test symposium	vts		4300CAC5	19498
762533BB	Improved power supply noise control for pseudo functional test	improved power supply noise control for pseudo functional test	2014	2014/04	10.1109/VTS.2014.6818784	vlsi test symposium	vts		4300CAC5	19555
80AE7204	A distributed AXI-based platform for post-silicon validation	a distributed axi based platform for post silicon validation	2011	2011/05	10.1109/VTS.2011.5783747	vlsi test symposium	vts		4300CAC5	19502
7D926514	Analyzing crosstalk in the presence of weak bridge defects	analyzing crosstalk in the presence of weak bridge defects	2003	2003	10.1109/VTEST.2003.1197679	vlsi test symposium	vts		4300CAC5	18541
7DDF54A3	STarS: a target switching algorithm for sequential test generation	stars a target switching algorithm for sequential test generation	1991	1991	10.1109/VTEST.1991.208160	vlsi test symposium	vts		4300CAC5	19318
7F5CBA17	An asynchronous totally self-checking two-rail code error indicator	an asynchronous totally self checking two rail code error indicator	1996	1996	10.1109/VTEST.1996.510850	vlsi test symposium	vts		4300CAC5	18551
762CBD96	Are advanced DfT structures sufficient for preventing scan-attacks?	are advanced dft structures sufficient for preventing scan attacks	2012	2012/04	10.1109/VTS.2012.6231061	vlsi test symposium	vts		4300CAC5	17538
1459A026	Using ILA testing for BIST in FPGAs	using ila testing for bist in fpgas	1995			vlsi test symposium	vts		4300CAC5	16407
7900364F	Innovative practices session 7C: Reduced pin-count testing  How low can we go?	innovative practices session 7c reduced pin count testing how low can we go	2014	2014/04	10.1109/VTS.2014.6818778	vlsi test symposium	vts		4300CAC5	19555
7F1F9DBF	Automatic generation of diagnostic March tests	automatic generation of diagnostic march tests	2001	2001	10.1109/VTS.2001.923453	vlsi test symposium	vts		4300CAC5	18384
804A7063	ACT: Adaptive Calibration Test for Performance Enhancement and Increased Testability of Wireless RF Front-Ends	act adaptive calibration test for performance enhancement and increased testability of wireless rf front ends	2008	2008/04	10.1109/VTS.2008.58	vlsi test symposium	vts		4300CAC5	19123
802002FC	Synthesis of zero-aliasing elementary-tree space compactors	synthesis of zero aliasing elementary tree space compactors	1998	1998	10.1109/VTEST.1998.670851	vlsi test symposium	vts		4300CAC5	18226
801E9979	Improved test monitor circuit in power pin DfT	improved test monitor circuit in power pin dft	2002	2002	10.1109/VTS.2002.1011163	vlsi test symposium	vts		4300CAC5	19555
811CB7C7	Highly X-Tolerant Selective Compaction of Test Responses	highly x tolerant selective compaction of test responses	2009	2009/05	10.1109/VTS.2009.11	vlsi test symposium	vts		4300CAC5	19401
5F91436E	Yield prognosis for fab-to-fab product migration	yield prognosis for fab to fab product migration	2015	2015/04		vlsi test symposium	vts		4300CAC5	19476
810B8588	Efficient Monte Carlo-based analog parametric fault modelling	efficient monte carlo based analog parametric fault modelling	2014	2014/04	10.1109/VTS.2014.6818741	vlsi test symposium	vts		4300CAC5	17622
8078433A	A testable static RAM structure for efficient coverage of pattern sensitive faults	a testable static ram structure for efficient coverage of pattern sensitive faults	1992	1992	10.1109/VTEST.1992.232757	vlsi test symposium	vts		4300CAC5	19276
7F0D501B	Filters designed for testability wrapped on the Mixed-Signal Test Bus	filters designed for testability wrapped on the mixed signal test bus	2002	2002	10.1109/VTS.2002.1011139	vlsi test symposium	vts		4300CAC5	19376
7F54BEB6	On robustness of required random test length with regard to fault occurrence hypotheses	on robustness of required random test length with regard to fault occurrence hypotheses	1994	1994	10.1109/VTEST.1994.292290	vlsi test symposium	vts		4300CAC5	19468
7F72B1DC	Carafe: an inductive fault analysis tool for CMOS VLSI circuits	carafe an inductive fault analysis tool for cmos vlsi circuits	1993	1993	10.1109/VTEST.1993.313302	vlsi test symposium	vts		4300CAC5	16722
7F3E497F	High-voltage stress test paradigms of analog CMOS ICs for gate-oxide reliability enhancement	high voltage stress test paradigms of analog cmos ics for gate oxide reliability enhancement	2001	2001	10.1109/VTS.2001.923458	vlsi test symposium	vts		4300CAC5	18634
81623277	Self-testable pipelined ADC with low hardware overhead	self testable pipelined adc with low hardware overhead	2001	2001	10.1109/VTS.2001.923450	vlsi test symposium	vts		4300CAC5	18954
6CEA43FD	Production test methods for measuring 'out-of-band' interference of ultra wide band (UWB) devices	production test methods for measuring out of band interference of ultra wide band uwb devices	2005	2005	10.1109/VTS.2005.67	vlsi test symposium	vts		4300CAC5	19404
809FA5FF	Detection of temperature sensitive defects using ZTC	detection of temperature sensitive defects using ztc	2004	2004	10.1109/VTEST.2004.1299242	vlsi test symposium	vts		4300CAC5	18990
7EA4F799	Multi-channel testing architecture for high-speed eye-diagram using pin electronics and subsampling monobit reconstruction algorithms	multi channel testing architecture for high speed eye diagram using pin electronics and subsampling monobit reconstruction algorithms	2014	2014/04	10.1109/VTS.2014.6818768	vlsi test symposium	vts		4300CAC5	19555
7EFAC9E9	A low-cost solution for protecting IPs against scan-based side-channel attacks	a low cost solution for protecting ips against scan based side channel attacks	2006	2006	10.1109/VTS.2006.7	vlsi test symposium	vts		4300CAC5	17892
75808294	Density estimation for analog/RF test problem solving	density estimation for analog rf test problem solving	2010	2010/04	10.1109/VTS.2010.5469620	vlsi test symposium	vts		4300CAC5	17624
759C9089	Test algorithms for ECC-based memory repair in nanotechnologies	test algorithms for ecc based memory repair in nanotechnologies	2012	2012/04	10.1109/VTS.2012.6231058	vlsi test symposium	vts		4300CAC5	17489
7A22CE4E	Contactless test access mechanism for TSV based 3D ICs	contactless test access mechanism for tsv based 3d ics	2013	2013/04		vlsi test symposium	vts		4300CAC5	17587
7ED1C37F	Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis	path selection for delay testing of deep sub micron devices using statistical performance sensitivity analysis	2000	2000	10.1109/VTEST.2000.843832	vlsi test symposium	vts		4300CAC5	18164
72D0B76C	Memory test and self-test for deep sub-micron technologies	memory test and self test for deep sub micron technologies	2004	2004	10.1109/VTEST.2004.1299214	vlsi test symposium	vts		4300CAC5	19555
7D2B57FF	An evaluation of pseudo random testing for detecting real defects	an evaluation of pseudo random testing for detecting real defects	2001	2001	10.1109/VTS.2001.923469	vlsi test symposium	vts		4300CAC5	18847
81134635	Functional test pattern generation for CMOS operational amplifier	functional test pattern generation for cmos operational amplifier	1997	1997	10.1109/VTEST.1997.600287	vlsi test symposium	vts		4300CAC5	19155
7D3ECA3C	Yield and Cost Analysis of a Reliable NoC	yield and cost analysis of a reliable noc	2009	2009/05	10.1109/VTS.2009.34	vlsi test symposium	vts		4300CAC5	18975
79FA7A79	Test time reduction using parallel RF test techniques	test time reduction using parallel rf test techniques	2010	2010/04	10.1109/VTS.2010.5469623	vlsi test symposium	vts		4300CAC5	19555
8006803F	Scan testing of micropipelines	scan testing of micropipelines	1995	1995	10.1109/VTEST.1995.512652	vlsi test symposium	vts		4300CAC5	18485
80F3819E	Concurrently self-testing embedded checkers for ultra-reliable fault-tolerant systems	concurrently self testing embedded checkers for ultra reliable fault tolerant systems	1996	1996	10.1109/VTEST.1996.510848	vlsi test symposium	vts		4300CAC5	19216
7FA8B2DF	Linear finite state machine for lD ILAs	linear finite state machine for ld ilas	1994	1994	10.1109/VTEST.1994.292293	vlsi test symposium	vts		4300CAC5	19123
7F5B2866	A new ATPG method for efficient capture power reduction during scan testing	a new atpg method for efficient capture power reduction during scan testing	2006	2006	10.1109/VTS.2006.8	vlsi test symposium	vts		4300CAC5	18126
5DD684DA	REDO - Probabilistic Excitation and Deterministic Observation - First Commercial Experiment	redo probabilistic excitation and deterministic observation first commercial experiment	1999	1999/04/26		vlsi test symposium	vts		4300CAC5	19431
816AF053	Using Multiple Expansion Ratios and Dependency Analysis to Improve Test Compression	using multiple expansion ratios and dependency analysis to improve test compression	2007	2007/05	10.1109/VTS.2007.87	vlsi test symposium	vts		4300CAC5	19440
5E477FEE	Estimation of error detection probability and latency of checking methods for a given circuit under check	estimation of error detection probability and latency of checking methods for a given circuit under check	1998	1998	10.1109/VTEST.1998.670891	vlsi test symposium	vts		4300CAC5	19555
7D29D513	An approach for designing self-checking logic using residue codes	an approach for designing self checking logic using residue codes	1991	1991	10.1109/VTEST.1991.208153	vlsi test symposium	vts		4300CAC5	17441
5F34C9E7	Efficient built-in self test of regular logic characterization vehicles	efficient built in self test of regular logic characterization vehicles	2015	2015/04		vlsi test symposium	vts		4300CAC5	19494
7F6D05C9	The roles of controllability and observability in design for test	the roles of controllability and observability in design for test	1992	1992	10.1109/VTEST.1992.232754	vlsi test symposium	vts		4300CAC5	19224
8049936C	Design-for-Testability for Digital Microfluidic Biochips	design for testability for digital microfluidic biochips	2009	2009/05	10.1109/VTS.2009.16	vlsi test symposium	vts		4300CAC5	19223
7FA68772	Testability analysis based on structural and behavioral information	testability analysis based on structural and behavioral information	1993	1993	10.1109/VTEST.1993.313335	vlsi test symposium	vts		4300CAC5	18901
7EBD2E8F	Automatic synthesis of DUT board circuits for testing of mixed signal ICs	automatic synthesis of dut board circuits for testing of mixed signal ics	1993	1993	10.1109/VTEST.1993.313319	vlsi test symposium	vts		4300CAC5	17947
589C35BA	Fault diagnosis for flow-based microfluidic biochips	fault diagnosis for flow based microfluidic biochips	2015	2015/04	10.1109/VTS.2015.7116245	vlsi test symposium	vts		4300CAC5	19555
72712E20	Effect of noise on analog circuit testing	effect of noise on analog circuit testing	1998	1998	10.1109/VTEST.1998.670861	vlsi test symposium	vts		4300CAC5	17521
7E1FA70E	A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures	a novel probabilistic approach for ic diagnosis based on differential quiescent current signatures	1997	1997		vlsi test symposium	vts		4300CAC5	18223
7FD57E47	Use of CrossCheck test technology in practical applications	use of crosscheck test technology in practical applications	1991	1991	10.1109/VTEST.1991.208126	vlsi test symposium	vts		4300CAC5	19404
7FFD162D	A self calibrated ADC BIST methodology	a self calibrated adc bist methodology	2002	2002	10.1109/VTS.2002.1011121	vlsi test symposium	vts		4300CAC5	18260
803C8ECB	Tools for the characterization of bipolar CML testability	tools for the characterization of bipolar cml testability	2001	2001		vlsi test symposium	vts		4300CAC5	19340
7E7320B7	Tester-based optical and electrical diagnostic system and techniques	tester based optical and electrical diagnostic system and techniques	2012	2012/04	10.1109/VTS.2012.6231104	vlsi test symposium	vts		4300CAC5	19555
7ADEBD8A	Innovative practices session 1C: Innovative practices in RF test	innovative practices session 1c innovative practices in rf test	2010	2010/04	10.1109/VTS.2010.5469622	vlsi test symposium	vts		4300CAC5	19555
593CED67	Effectiveness of I-V Testing in Comparison to IDDq Tests	effectiveness of i v testing in comparison to iddq tests	2003	2003/04/27		vlsi test symposium	vts		4300CAC5	19555
7A31B4E5	Extraction of threshold voltage degradation modeling due to Negative Bias Temperature Instability in circuits with I/O measurements	extraction of threshold voltage degradation modeling due to negative bias temperature instability in circuits with i o measurements	2014	2014/04	10.1109/VTS.2014.6818769	vlsi test symposium	vts		4300CAC5	17569
7E98C197	HLSIM-a new hierarchical logic simulator in APL	hlsim a new hierarchical logic simulator in apl	1992	1992	10.1109/VTEST.1992.232775	vlsi test symposium	vts		4300CAC5	19003
7CF04830	RT-level fault simulation based on symbolic propagation	rt level fault simulation based on symbolic propagation	2001	2001	10.1109/VTS.2001.923445	vlsi test symposium	vts		4300CAC5	19320
7BDB4DFF	RAVAGE: Post-silicon validation of mixed signal systems using genetic stimulus evolution and model tuning	ravage post silicon validation of mixed signal systems using genetic stimulus evolution and model tuning	2013	2013/04	10.1109/VTS.2013.6548917	vlsi test symposium	vts		4300CAC5	19555
5DEBBAE8	Delay defect screening using process monitor structures	delay defect screening using process monitor structures	2004	2004	10.1109/VTEST.2004.1299224	vlsi test symposium	vts		4300CAC5	18108
7CE8B925	Memory BIST using ESP	memory bist using esp	2004	2004	10.1109/VTEST.2004.1299250	vlsi test symposium	vts		4300CAC5	19483
7F5DFC53	Defect-tolerant cache memory design	defect tolerant cache memory design	1993	1993	10.1109/VTEST.1993.313331	vlsi test symposium	vts		4300CAC5	19054
7E76FD0F	Gate-to-channel shorts in BiCMOS logic gates	gate to channel shorts in bicmos logic gates	1994	1994	10.1109/VTEST.1994.292276	vlsi test symposium	vts		4300CAC5	19318
7D62D677	Self-testing second-order delta-sigma modulators using digital stimulus	self testing second order delta sigma modulators using digital stimulus	2002	2002	10.1109/VTS.2002.1011122	vlsi test symposium	vts		4300CAC5	18837
8059579E	Design of redundant systems protected against common-mode failures	design of redundant systems protected against common mode failures	2001	2001	10.1109/VTS.2001.923438	vlsi test symposium	vts		4300CAC5	19099
5AAABF97	Capacitive Coupling Mitigation for TSV-based 3D ICs	capacitive coupling mitigation for tsv based 3d ics	2015	2015/04	10.1109/VTS.2015.7116279	vlsi test symposium	vts		4300CAC5	19431
76477B73	A framework for low overhead hardware based runtime control flow error detection and recovery	a framework for low overhead hardware based runtime control flow error detection and recovery	2013	2013/04	10.1109/VTS.2013.6548908	vlsi test symposium	vts		4300CAC5	19555
7BCAED7B	Innovative practices session 5C: Cloud atlas  Unreliability through massive connectivity	innovative practices session 5c cloud atlas unreliability through massive connectivity	2013	2013/04		vlsi test symposium	vts		4300CAC5	19555
66C99D97	Measures to improve delay fault testing on low-cost testers - a case study	measures to improve delay fault testing on low cost testers a case study	2005	2005	10.1109/VTS.2005.54	vlsi test symposium	vts		4300CAC5	17465
7DEC1687	1149.4 Based On-Line Quiescent State Monitoring Technique	1149 4 based on line quiescent state monitoring technique	2003			vlsi test symposium	vts		4300CAC5	19155
7E2BB7F8	Reducing the impact of DFT on the performance of analog integrated circuits: improved sw-op amp design	reducing the impact of dft on the performance of analog integrated circuits improved sw op amp design	1996	1996	10.1109/VTEST.1996.510833	vlsi test symposium	vts		4300CAC5	19018
7733EF74	New topic session 7B: Challenges and opportunities in test and design for test (DFT) of MEMS sensors	new topic session 7b challenges and opportunities in test and design for test dft of mems sensors	2014	2014/04	10.1109/VTS.2014.6818777	vlsi test symposium	vts		4300CAC5	19555
77799C39	A Built-In Self-Test scheme for DDR memory output timing test and measurement	a built in self test scheme for ddr memory output timing test and measurement	2012	2012/04	10.1109/VTS.2012.6231072	vlsi test symposium	vts		4300CAC5	19555
78FE8151	Path selection based on static timing analysis considering input necessary assignments	path selection based on static timing analysis considering input necessary assignments	2013	2013/04	10.1109/VTS.2013.6548902	vlsi test symposium	vts		4300CAC5	17605
7D732EFC	Self-checking circuits versus realistic faults in very deep submicron	self checking circuits versus realistic faults in very deep submicron	2000	2000	10.1109/VTEST.2000.843827	vlsi test symposium	vts		4300CAC5	19022
6D2027A3	An introduction to RF testing: device, method and system	an introduction to rf testing device method and system	1998	1998	10.1109/VTEST.1998.670913	vlsi test symposium	vts		4300CAC5	16882
7E62ED69	Dominance based analysis for large volume production fail diagnosis	dominance based analysis for large volume production fail diagnosis	2006	2006	10.1109/VTS.2006.29	vlsi test symposium	vts		4300CAC5	19121
7DA7DAE1	Fast self-recovering controllers	fast self recovering controllers	1998	1998	10.1109/VTEST.1998.670883	vlsi test symposium	vts		4300CAC5	19324
758E4782	Special session 11B: Hot topic hardware security: Design, test and verification issues	special session 11b hot topic hardware security design test and verification issues	2010	2010/04	10.1109/VTS.2010.5469534	vlsi test symposium	vts		4300CAC5	19555
80A6875F	BIST linear generator based on complemented outputs	bist linear generator based on complemented outputs	1992	1992	10.1109/VTEST.1992.232738	vlsi test symposium	vts		4300CAC5	18890
7EAC9507	Partial scan designs without using a separate scan clock	partial scan designs without using a separate scan clock	1995	1995	10.1109/VTEST.1995.512649	vlsi test symposium	vts		4300CAC5	19122
762BD34A	Hot topic session 12A: Split manufacturing  IARPA's TIC program	hot topic session 12a split manufacturing iarpa s tic program	2014	2014/04	10.1109/VTS.2014.6818801	vlsi test symposium	vts		4300CAC5	19555
81337883	A technique for logic fault diagnosis of interconnect open defects	a technique for logic fault diagnosis of interconnect open defects	2000	2000	10.1109/VTEST.2000.843860	vlsi test symposium	vts		4300CAC5	17441
7D5BB252	Diagnosis of tunneling opens	diagnosis of tunneling opens	2001	2001	10.1109/VTS.2001.923413	vlsi test symposium	vts		4300CAC5	19404
7E3583D8	An apparatus for pseudo-deterministic testing	an apparatus for pseudo deterministic testing	1995	1995	10.1109/VTEST.1995.512627	vlsi test symposium	vts		4300CAC5	18956
7895295F	Application of signal and noise theory to digital VLSI testing	application of signal and noise theory to digital vlsi testing	2010	2010/04	10.1109/VTS.2010.5469572	vlsi test symposium	vts		4300CAC5	19287
7E66175F	Logic BIST and scan test techniques for multiple identical blocks	logic bist and scan test techniques for multiple identical blocks	2002	2002	10.1109/VTS.2002.1011112	vlsi test symposium	vts		4300CAC5	18963
648B3DF9	Test metrics for analog parametric faults	test metrics for analog parametric faults	1999	1999	10.1109/VTEST.1999.766670	vlsi test symposium	vts		4300CAC5	17747
8080F12A	Early, accurate and fast yield estimation through Monte Carlo-alternative probabilistic behavioral analog system simulations	early accurate and fast yield estimation through monte carlo alternative probabilistic behavioral analog system simulations	2006	2006	10.1109/VTS.2006.30	vlsi test symposium	vts		4300CAC5	19212
7E5080F5	An experimental study of N-detect scan ATPG patterns on a processor	an experimental study of n detect scan atpg patterns on a processor	2004	2004	10.1109/VTEST.2004.1299221	vlsi test symposium	vts		4300CAC5	18448
653CC1EF	Using temporal constraints for eliminating crosstalk candidates for design and test	using temporal constraints for eliminating crosstalk candidates for design and test	1999	1999	10.1109/VTEST.1999.766650	vlsi test symposium	vts		4300CAC5	18995
58E831DD	Resiliency challenges in sub-10nm technologies	resiliency challenges in sub 10nm technologies	2015	2015/04		vlsi test symposium	vts		4300CAC5	19555
7E13A2E0	Calibrated high-efficiency testing and modelling methodologies for concentrated multi-junction solar cells	calibrated high efficiency testing and modelling methodologies for concentrated multi junction solar cells	2011	2011/05	10.1109/VTS.2011.5783785	vlsi test symposium	vts		4300CAC5	19555
7D85AF5B	Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip	precedence based preemptive and power constrained test scheduling for system on a chip	2001	2001	10.1109/VTS.2001.923464	vlsi test symposium	vts		4300CAC5	18156
8070EF69	Dynamic Test Compaction for Transition Faults in Broadside Scan Testing Based on an Influence Cone Measure	dynamic test compaction for transition faults in broadside scan testing based on an influence cone measure	2009	2009/05	10.1109/VTS.2009.14	vlsi test symposium	vts		4300CAC5	19342
80D298D4	Behavioral fault modeling in a VHDL synthesis environment	behavioral fault modeling in a vhdl synthesis environment	1999	1999	10.1109/VTEST.1999.766684	vlsi test symposium	vts		4300CAC5	16750
7E00EC3E	Soft-Error Hardening Designs of Nanoscale CMOS Latches	soft error hardening designs of nanoscale cmos latches	2009	2009/05	10.1109/VTS.2009.10	vlsi test symposium	vts		4300CAC5	18933
7F43272E	The impacts of untestable defects on transition fault testing	the impacts of untestable defects on transition fault testing	2006	2006	10.1109/VTS.2006.87	vlsi test symposium	vts		4300CAC5	19298
7FF4FAB0	Evaluation of test generation algorithms	evaluation of test generation algorithms	1993	1993	10.1109/VTEST.1993.313376	vlsi test symposium	vts		4300CAC5	19555
816645B2	Testability properties of acyclic structures and applications to partial scan design	testability properties of acyclic structures and applications to partial scan design	1992	1992	10.1109/VTEST.1992.232723	vlsi test symposium	vts		4300CAC5	18091
80E32A39	Algorithms for the design verification of bipolar array chips	algorithms for the design verification of bipolar array chips	1992	1992	10.1109/VTEST.1992.232774	vlsi test symposium	vts		4300CAC5	17049
7F47B6DF	Self-dual parity checking-A new method for on-line testing	self dual parity checking a new method for on line testing	1996	1996	10.1109/VTEST.1996.510852	vlsi test symposium	vts		4300CAC5	18463
81720E82	Neural models for transistor and mixed-level test generation	neural models for transistor and mixed level test generation	1994	1994	10.1109/VTEST.1994.292311	vlsi test symposium	vts		4300CAC5	19361
8048664F	Low-cost scan-based delay testing of latch-based circuits with time borrowing	low cost scan based delay testing of latch based circuits with time borrowing	2006	2006	10.1109/VTS.2006.45	vlsi test symposium	vts		4300CAC5	19118
5C027313	Biomedical ICs: What is Different about Testing those ICs?	biomedical ics what is different about testing those ics	2000	2000/04/30		vlsi test symposium	vts		4300CAC5	19555
801100F8	Increasing Output Compaction in Presence of Unknowns Using an X-Canceling MISR with Deterministic Observation	increasing output compaction in presence of unknowns using an x canceling misr with deterministic observation	2008	2008/04	10.1109/VTS.2008.42	vlsi test symposium	vts		4300CAC5	19199
7FEDF649	The bang for the buck with resiliency: Yield or field?	the bang for the buck with resiliency yield or field	2011	2011/05	10.1109/VTS.2011.5783769	vlsi test symposium	vts		4300CAC5	19555
809DE798	Detection of multiple faults in CMOS circuits using a behavioral approach	detection of multiple faults in cmos circuits using a behavioral approach	1992	1992	10.1109/VTEST.1992.232747	vlsi test symposium	vts		4300CAC5	17540
815DD6A1	Design of fully testable circuits by functional decomposition and implicit test pattern generation	design of fully testable circuits by functional decomposition and implicit test pattern generation	1994	1994	10.1109/VTEST.1994.292339	vlsi test symposium	vts		4300CAC5	18304
7DEDA2FF	DFT and Test Problems from the Trenches	dft and test problems from the trenches	2009	2009/05	10.1109/VTS.2009.63	vlsi test symposium	vts		4300CAC5	19555
80813C29	Generating complete and optimal march tests for linked faults in memories	generating complete and optimal march tests for linked faults in memories	2003	2003	10.1109/VTEST.2003.1197659	vlsi test symposium	vts		4300CAC5	18693
80259B33	Computer-aided failure analysis of VLSI circuits using I/sub DDQ/ testing	computer aided failure analysis of vlsi circuits using i sub ddq testing	1993	1993	10.1109/VTEST.1993.313300	vlsi test symposium	vts		4300CAC5	18127
7F6FE5F6	Design and analysis of ring oscillator based Design-for-Trust technique	design and analysis of ring oscillator based design for trust technique	2011	2011/05	10.1109/VTS.2011.5783766	vlsi test symposium	vts		4300CAC5	17066
80664B64	A gate-array based 500 MHz triple channel ATE controller with 40 pS timing verniers	a gate array based 500 mhz triple channel ate controller with 40 ps timing verniers	1995	1995	10.1109/VTEST.1995.512676	vlsi test symposium	vts		4300CAC5	19003
7D823E37	High-level crosstalk defect simulation for system-on-chip interconnects	high level crosstalk defect simulation for system on chip interconnects	2001	2001	10.1109/VTS.2001.923435	vlsi test symposium	vts		4300CAC5	18679
7DDE1A43	A functional BIST approach for FIR digital filters	a functional bist approach for fir digital filters	1992	1992	10.1109/VTEST.1992.232730	vlsi test symposium	vts		4300CAC5	19067
7F596D23	Robust switch-level test generation	robust switch level test generation	1992	1992	10.1109/VTEST.1992.232733	vlsi test symposium	vts		4300CAC5	19427
80A61B56	Parallel Loopback Test of Mixed-Signal Circuits	parallel loopback test of mixed signal circuits	2008	2008/04	10.1109/VTS.2008.53	vlsi test symposium	vts		4300CAC5	19167
7EAF6624	Scan tests with multiple fault activation cycles for delay faults	scan tests with multiple fault activation cycles for delay faults	2006	2006	10.1109/VTS.2006.91	vlsi test symposium	vts		4300CAC5	18779
7E157F67	Low-cost Test of Timing Mismatch Among Time-Interleaved A/D Converters in High-speed Communication Systems	low cost test of timing mismatch among time interleaved a d converters in high speed communication systems	2008	2008/04	10.1109/VTS.2008.57	vlsi test symposium	vts		4300CAC5	19555
586945B5	An efficient test relaxation technique for synchronous sequential circuits	an efficient test relaxation technique for synchronous sequential circuits	2003	2003		vlsi test symposium	vts		4300CAC5	17382
7EB87D59	Crosstalk effect removal for analog measurement in analog test bus	crosstalk effect removal for analog measurement in analog test bus	2000	2000	10.1109/VTEST.2000.843871	vlsi test symposium	vts		4300CAC5	19396
7F2A8F3A	Design of parameterizable error-propagating space compactors for response observation	design of parameterizable error propagating space compactors for response observation	2001	2001	10.1109/VTS.2001.923417	vlsi test symposium	vts		4300CAC5	18875
7EA22789	Built-in self-diagnostic by space-time compression of test responses	built in self diagnostic by space time compression of test responses	1992	1992	10.1109/VTEST.1992.232740	vlsi test symposium	vts		4300CAC5	19142
7E3431A5	On the design for testability of sequential circuits	on the design for testability of sequential circuits	1993	1993	10.1109/VTEST.1993.313334	vlsi test symposium	vts		4300CAC5	19555
7F644C13	On testing the path delay faults of a microprocessor using its instruction set	on testing the path delay faults of a microprocessor using its instruction set	2000	2000	10.1109/VTEST.2000.843821	vlsi test symposium	vts		4300CAC5	17517
79FBE3AC	Derating based hardware optimizations in soft error tolerant designs	derating based hardware optimizations in soft error tolerant designs	2012	2012/04	10.1109/VTS.2012.6231067	vlsi test symposium	vts		4300CAC5	19555
7DE635A0	High quality robust tests for path delay faults	high quality robust tests for path delay faults	1997	1997	10.1109/VTEST.1997.599447	vlsi test symposium	vts		4300CAC5	18415
6985609F	Constructive derivation of analog specification test criteria	constructive derivation of analog specification test criteria	2005	2005	10.1109/VTS.2005.36	vlsi test symposium	vts		4300CAC5	17379
80665008	Design for consecutive transparency of cores in system-on-a-chip	design for consecutive transparency of cores in system on a chip	2003	2003		vlsi test symposium	vts		4300CAC5	19222
80483598	A comprehensive TDM comparator scheme for effective analysis of oscillation-based test	a comprehensive tdm comparator scheme for effective analysis of oscillation based test	2000	2000	10.1109/VTEST.2000.843838	vlsi test symposium	vts		4300CAC5	18862
7A34F9C4	Special session 11B: ITRS adaptive test update	special session 11b itrs adaptive test update	2014	2014/04	10.1109/VTS.2014.6818799	vlsi test symposium	vts		4300CAC5	19555
7D9D20D3	Innovative practices session 2C: Advanced in yield learning	innovative practices session 2c advanced in yield learning	2014	2014/04	10.1109/VTS.2014.6818749	vlsi test symposium	vts		4300CAC5	19555
7E09FD2F	MINVDD testing for weak CMOS ICs	minvdd testing for weak cmos ics	2001	2001	10.1109/VTS.2001.923459	vlsi test symposium	vts		4300CAC5	18649
821A996D	Multifault testability of delay-testable circuits	multifault testability of delay testable circuits	1995		10.1109/VTEST.1995.512667	vlsi test symposium	vts		4300CAC5	19132
7E30FBB1	The pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults	the pros and cons of very low voltage testing an analysis based on resistive bridging faults	2004	2004	10.1109/VTEST.2004.1299240	vlsi test symposium	vts		4300CAC5	18693
69897938	Designing a testable system on a chip	designing a testable system on a chip	1998	1998	10.1109/VTEST.1998.670841	vlsi test symposium	vts		4300CAC5	17518
7FD9E18D	Excitation, observation, and ELF-MD: optimization criteria for high quality test sets	excitation observation and elf md optimization criteria for high quality test sets	2004	2004	10.1109/VTEST.2004.1299219	vlsi test symposium	vts		4300CAC5	19294
7E356FE7	Combining linear and nonlinear test vector compression using correlation-based rectangular encoding	combining linear and nonlinear test vector compression using correlation based rectangular encoding	2006	2006	10.1109/VTS.2006.25	vlsi test symposium	vts		4300CAC5	18934
5E6C32A7	ExTest scheduling for 2.5D system-on-chip integrated circuits	extest scheduling for 2 5d system on chip integrated circuits	2015	2015/04	10.1109/VTS.2015.7116266	vlsi test symposium	vts		4300CAC5	19555
5DE9E0EA	Keynote address: New opportunities in the internet of things	keynote address new opportunities in the internet of things	2015	2015/04	10.1109/VTS.2015.7116244	vlsi test symposium	vts		4300CAC5	19555
5B93843D	Correlating defect level to final test fault coverage for modular structured designs [microcontroller family]	correlating defect level to final test fault coverage for modular structured designs microcontroller family	1994	1994/04/25	10.1109/VTEST.1994.292314	vlsi test symposium	vts		4300CAC5	17613
7E3E41D2	Cold delay defect screening	cold delay defect screening	2000	2000	10.1109/VTEST.2000.843843	vlsi test symposium	vts		4300CAC5	18334
7D5594AD	On completely robust path delay fault testable realization of logic functions	on completely robust path delay fault testable realization of logic functions	1996	1996		vlsi test symposium	vts		4300CAC5	19341
7DE0FA08	A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions	a novel sbst generation technique for path delay faults in microprocessors exploiting gate and rt level descriptions	2008	2008/04	10.1109/VTS.2008.37	vlsi test symposium	vts		4300CAC5	19209
5AE50FB4	Diagnosis of interconnects and FPICs using a structured walking-1 approach	diagnosis of interconnects and fpics using a structured walking 1 approach	1995	1995		vlsi test symposium	vts		4300CAC5	15944
8127EDFB	Eliminating undetectable shorts between horizontal wires during channel routing	eliminating undetectable shorts between horizontal wires during channel routing	1994	1994	10.1109/VTEST.1994.292282	vlsi test symposium	vts		4300CAC5	19386
76ABFEA8	New topic session 7B: Challenges and directions for ultra-low voltage VLSI circuits and systems: CMOS and beyond	new topic session 7b challenges and directions for ultra low voltage vlsi circuits and systems cmos and beyond	2013	2013/04	10.1109/VTS.2013.6548918	vlsi test symposium	vts		4300CAC5	19555
7CEB0A30	A scan cell architecture for inter-clock at-speed delay testing	a scan cell architecture for inter clock at speed delay testing	2011	2011/05	10.1109/VTS.2011.5783723	vlsi test symposium	vts		4300CAC5	19476
7D4BEA7A	Novel techniques for achieving high at-speed transition fault test coverage for Motorola's microprocessors based on PowerPC/spl trade/ instruction set architecture	novel techniques for achieving high at speed transition fault test coverage for motorola s microprocessors based on powerpc spl trade instruction set architecture	2002	2002	10.1109/VTS.2002.1011103	vlsi test symposium	vts		4300CAC5	17896
72348580	Highly configurable programmable built-in self test architecture for high-speed memories	highly configurable programmable built in self test architecture for high speed memories	2005	2005	10.1109/VTS.2005.49	vlsi test symposium	vts		4300CAC5	17133
77CD8A57	Power Characterization of Embedded SRAMs for Power Binning	power characterization of embedded srams for power binning	2012	2012/04	10.1109/VTS.2012.6231103	vlsi test symposium	vts		4300CAC5	17601
7D69EAFE	Design diversity for concurrent error detection in sequential logic circuits	design diversity for concurrent error detection in sequential logic circuits	2001	2001	10.1109/VTS.2001.923436	vlsi test symposium	vts		4300CAC5	19198
7C2DE4FA	A programmable BIST design for PLL static phase offset estimation and clock duty cycle detection	a programmable bist design for pll static phase offset estimation and clock duty cycle detection	2013	2013/04	10.1109/VTS.2013.6548912	vlsi test symposium	vts		4300CAC5	17601
7E45B324	Innovative practices session 9C: Implications of power delivery network for validation and testing	innovative practices session 9c implications of power delivery network for validation and testing	2010	2010/04	10.1109/VTS.2010.5469555	vlsi test symposium	vts		4300CAC5	19555
7E4593FA	Aliasing computation using fault simulation with fault dropping	aliasing computation using fault simulation with fault dropping	1993	1993	10.1109/VTEST.1993.313358	vlsi test symposium	vts		4300CAC5	17620
715A5BB9	Low cost partial scan design: a high level synthesis approach	low cost partial scan design a high level synthesis approach	1998	1998	10.1109/VTEST.1998.670887	vlsi test symposium	vts		4300CAC5	17558
8106F772	A Low Cost Spectral Power Extraction Technique for RF Transceiver Testing	a low cost spectral power extraction technique for rf transceiver testing	2007	2007/05	10.1109/VTS.2007.5	vlsi test symposium	vts		4300CAC5	19388
721731E7	Verification of processor microarchitectures	verification of processor microarchitectures	1999	1999	10.1109/VTEST.1999.766664	vlsi test symposium	vts		4300CAC5	18513
7E0F3C7F	Bridging the accuracy of functional and machine-learning-based mixed-signal testing	bridging the accuracy of functional and machine learning based mixed signal testing	2006	2006	10.1109/VTS.2006.24	vlsi test symposium	vts		4300CAC5	19200
7E1A3DE3	Limitations in predicting defect level based on stuck-at fault coverage	limitations in predicting defect level based on stuck at fault coverage	1994	1994	10.1109/VTEST.1994.292315	vlsi test symposium	vts		4300CAC5	18398
7129C244	Statistical methods for VLSI test, quality and reliability	statistical methods for vlsi test quality and reliability	2004	2004	10.1109/VTEST.2004.1299215	vlsi test symposium	vts		4300CAC5	19555
7EFD284F	Code-Density Test of Analog-to-Digital Converters Using Single Low-Linearity Stimulus Signal	code density test of analog to digital converters using single low linearity stimulus signal	2007	2007/05	10.1109/VTS.2007.23	vlsi test symposium	vts		4300CAC5	19393
7FCCE40F	An efficient methodology for generating optimal and uniform march tests	an efficient methodology for generating optimal and uniform march tests	2001	2001	10.1109/VTS.2001.923444	vlsi test symposium	vts		4300CAC5	17081
7E317C5A	Planar high performance ring generators	planar high performance ring generators	2004	2004	10.1109/VTEST.2004.1299243	vlsi test symposium	vts		4300CAC5	19417
80358A43	Analog circuit simulation and troubleshooting with FLAMES	analog circuit simulation and troubleshooting with flames	1996	1996		vlsi test symposium	vts		4300CAC5	19306
7F658F8B	Cellular automata for deterministic sequential test pattern generation	cellular automata for deterministic sequential test pattern generation	1997	1997		vlsi test symposium	vts		4300CAC5	19317
0183AEE8	An approach to testing of Programmable/Con gurable FPGAs	an approach to testing of programmable con gurable fpgas	1996			vlsi test symposium	vts		4300CAC5	19555
7A8196F0	Panel 12C: Apprentice  VTS edition judging session	panel 12c apprentice vts edition judging session	2010	2010/04	10.1109/VTS.2010.5469531	vlsi test symposium	vts		4300CAC5	19555
5C27067A	Isomorph-redundancy in sequential circuits	isomorph redundancy in sequential circuits	1996	1996		vlsi test symposium	vts		4300CAC5	17453
7F642D0E	Using ATPG for clock rules checking in complex scan designs	using atpg for clock rules checking in complex scan designs	1997	1997	10.1109/VTEST.1997.599463	vlsi test symposium	vts		4300CAC5	19020
7FDBDCCB	Spectrum-based BIST in complex SOCs	spectrum based bist in complex socs	2002	2002	10.1109/VTS.2002.1011120	vlsi test symposium	vts		4300CAC5	17282
7FE11A10	Power constrained test scheduling with dynamically varied TAM	power constrained test scheduling with dynamically varied tam	2003	2003	10.1109/VTEST.2003.1197663	vlsi test symposium	vts		4300CAC5	18865
8025759C	Automatic insertion of scan structure to enhance testability of embedded memories, cores and chips	automatic insertion of scan structure to enhance testability of embedded memories cores and chips	1998	1998	10.1109/VTEST.1998.670855	vlsi test symposium	vts		4300CAC5	17004
80992A08	Eigen-signatures for regularity-based IDDQ testing	eigen signatures for regularity based iddq testing	2002	2002	10.1109/VTS.2002.1011155	vlsi test symposium	vts		4300CAC5	17337
80FE6531	Design for Bit Error Rate estimation of high speed serial links	design for bit error rate estimation of high speed serial links	2011	2011/05	10.1109/VTS.2011.5783734	vlsi test symposium	vts		4300CAC5	19354
7F935E39	On CMOS bridge fault modeling and test pattern evaluation	on cmos bridge fault modeling and test pattern evaluation	1993	1993	10.1109/VTEST.1993.313297	vlsi test symposium	vts		4300CAC5	19081
7FD0B5CC	Retiming sequential circuits to enhance testability	retiming sequential circuits to enhance testability	1994	1994	10.1109/VTEST.1994.292338	vlsi test symposium	vts		4300CAC5	18343
7AF95C9D	Innovative practices session 7C: Verification and testing challenges in high-level synthesis	innovative practices session 7c verification and testing challenges in high level synthesis	2010	2010/04	10.1109/VTS.2010.5469566	vlsi test symposium	vts		4300CAC5	19555
7E26E910	Specifications for the development of an expert tool for the automatic optical understanding of electronic circuits: VLSI reverse engineering	specifications for the development of an expert tool for the automatic optical understanding of electronic circuits vlsi reverse engineering	1991	1991	10.1109/VTEST.1991.208140	vlsi test symposium	vts		4300CAC5	17516
7F675A7F	ICAT: incremental combinational ATPG	icat incremental combinational atpg	1994	1994	10.1109/VTEST.1994.292326	vlsi test symposium	vts		4300CAC5	19444
7F47CE0B	On diagnosing path delay faults in an at-speed environment	on diagnosing path delay faults in an at speed environment	2001	2001	10.1109/VTS.2001.923414	vlsi test symposium	vts		4300CAC5	19029
8126F7EB	An error-oriented test methodology to improve yield with error-tolerance	an error oriented test methodology to improve yield with error tolerance	2006	2006	10.1109/VTS.2006.18	vlsi test symposium	vts		4300CAC5	18752
7E89FAD6	RF Digital Signal Generation Beyond Nyquist	rf digital signal generation beyond nyquist	2007	2007/05	10.1109/VTS.2007.54	vlsi test symposium	vts		4300CAC5	19444
802D6E7C	Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects	codeword selection for crosstalk avoidance and error correction on interconnects	2008	2008/04	10.1109/VTS.2008.46	vlsi test symposium	vts		4300CAC5	19124
7D4A0471	Hard faults diagnosis in analog circuits using sensitivity analysis	hard faults diagnosis in analog circuits using sensitivity analysis	1993	1993	10.1109/VTEST.1993.313320	vlsi test symposium	vts		4300CAC5	18913
7FEBC80F	Semi-formal test generation for a block of industrial DSP	semi formal test generation for a block of industrial dsp	2001	2001	10.1109/VTS.2001.923429	vlsi test symposium	vts		4300CAC5	19224
80A0FAEA	Concurrent execution of diagnostic fault simulation and equivalence identification during diagnostic test generation	concurrent execution of diagnostic fault simulation and equivalence identification during diagnostic test generation	2003	2003	10.1109/VTEST.2003.1197674	vlsi test symposium	vts		4300CAC5	18854
0B278FD4	ATPG for Design Errors-Is It Possible?	atpg for design errors is it possible	2001			vlsi test symposium	vts		4300CAC5	19555
7CECDB77	Experimental Validation of a BIST Techcnique for CMOS Active Pixel Sensors	experimental validation of a bist techcnique for cmos active pixel sensors	2009	2009/05	10.1109/VTS.2009.30	vlsi test symposium	vts		4300CAC5	19555
7FDC2E89	Signature Rollback - A Technique for Testing Robust Circuits	signature rollback a technique for testing robust circuits	2008	2008/04	10.1109/VTS.2008.34	vlsi test symposium	vts		4300CAC5	19250
7EFD5D33	Combining checkpointing and scrubbing in FPGA-based real-time systems	combining checkpointing and scrubbing in fpga based real time systems	2013	2013/04		vlsi test symposium	vts		4300CAC5	17511
7FE87E2A	On a New Outlier Rejection Technique	on a new outlier rejection technique	2007	2007/05	10.1109/VTS.2007.44	vlsi test symposium	vts		4300CAC5	19511
805369D0	Fault models and tests for Ring Address Type FIFOs	fault models and tests for ring address type fifos	1994	1994	10.1109/VTEST.1994.292297	vlsi test symposium	vts		4300CAC5	19138
7D41ACB3	An industrial case study of analog fault modeling	an industrial case study of analog fault modeling	2011	2011/05	10.1109/VTS.2011.5783780	vlsi test symposium	vts		4300CAC5	19422
7EFC5E1A	Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance	effects of embedded decompression and compaction architectures on side channel attack resistance	2007	2007/05	10.1109/VTS.2007.29	vlsi test symposium	vts		4300CAC5	18980
7E8BDBF3	Diagnosis of Full Open Defects in Interconnecting Lines	diagnosis of full open defects in interconnecting lines	2007	2007/05	10.1109/VTS.2007.28	vlsi test symposium	vts		4300CAC5	19043
80684F92	On using efficient test sequences for BIST	on using efficient test sequences for bist	2002	2002	10.1109/VTS.2002.1011126	vlsi test symposium	vts		4300CAC5	17136
7F26ADB9	Test economics for multi-site test with modern cost reduction techniques	test economics for multi site test with modern cost reduction techniques	2002	2002	10.1109/VTS.2002.1011173	vlsi test symposium	vts		4300CAC5	18011
726F66F0	Generalized sensitization using fault tuples	generalized sensitization using fault tuples	2004	2004	10.1109/VTEST.2004.1299256	vlsi test symposium	vts		4300CAC5	17622
7F36522D	On silicon-based speed path identification	on silicon based speed path identification	2005	2005	10.1109/VTS.2005.61	vlsi test symposium	vts		4300CAC5	16551
73149EC3	Automatic test pattern generation for crosstalk glitches in digital circuits	automatic test pattern generation for crosstalk glitches in digital circuits	1998	1998	10.1109/VTEST.1998.670846	vlsi test symposium	vts		4300CAC5	17694
6AE3D685	Static compaction of delay tests considering power supply noise	static compaction of delay tests considering power supply noise	2005	2005	10.1109/VTS.2005.77	vlsi test symposium	vts		4300CAC5	19110
75C229FB	Current measurement for dynamic I/sub dd/ test	current measurement for dynamic i sub dd test	2001	2001		vlsi test symposium	vts		4300CAC5	19555
77D35E87	Power delivery dynamics and its impact on silicon validation	power delivery dynamics and its impact on silicon validation	2010	2010/04	10.1109/VTS.2010.5469552	vlsi test symposium	vts		4300CAC5	19555
7FE6F76E	A simple and efficient method for generating compact IDDQ test set for bridging faults	a simple and efficient method for generating compact iddq test set for bridging faults	1998	1998	10.1109/VTEST.1998.670857	vlsi test symposium	vts		4300CAC5	19400
7F1D70A5	A Built-In Self-Repair Scheme for Multiport RAMs	a built in self repair scheme for multiport rams	2007	2007/05	10.1109/VTS.2007.4	vlsi test symposium	vts		4300CAC5	19139
7F65B663	Coset error detection in BIST design	coset error detection in bist design	1992	1992	10.1109/VTEST.1992.232728	vlsi test symposium	vts		4300CAC5	19125
713F7D84	Test selection based on high level fault simulation for mixed-signal systems	test selection based on high level fault simulation for mixed signal systems	2000	2000	10.1109/VTEST.2000.843839	vlsi test symposium	vts		4300CAC5	17422
755BA0A0	On-chip voltage-droop prediction using support-vector machines	on chip voltage droop prediction using support vector machines	2014	2014/04	10.1109/VTS.2014.6818798	vlsi test symposium	vts		4300CAC5	17636
8143034A	Testability of sequential circuits with multi-cycle false paths	testability of sequential circuits with multi cycle false paths	1997	1997	10.1109/VTEST.1997.600295	vlsi test symposium	vts		4300CAC5	19229
7869D247	New topic session 2B: Why (Re-)Designing Biology is Slightly more challenging than designing electronics	new topic session 2b why re designing biology is slightly more challenging than designing electronics	2013	2013/04	10.1109/VTS.2013.6548891	vlsi test symposium	vts		4300CAC5	19555
7DDE97B6	Differential sensing strategy for dynamic thermal testing of ICs	differential sensing strategy for dynamic thermal testing of ics	1997	1997	10.1109/VTEST.1997.600328	vlsi test symposium	vts		4300CAC5	18739
7E1A3DA1	Advanced methods for leveraging new test standards	advanced methods for leveraging new test standards	2011	2011/05	10.1109/VTS.2011.5783758	vlsi test symposium	vts		4300CAC5	19555
63C0B3EE	Test and characterization of a variable-capacity multilevel DRAM	test and characterization of a variable capacity multilevel dram	2005	2005	10.1109/VTS.2005.82	vlsi test symposium	vts		4300CAC5	19192
7EF5E39B	Decision tree based mismatch diagnosis in analog circuits	decision tree based mismatch diagnosis in analog circuits	2006	2006	10.1109/VTS.2006.26	vlsi test symposium	vts		4300CAC5	19505
7E3A05E9	Maintaining Accuracy of Test Compaction through Adaptive Re-learning	maintaining accuracy of test compaction through adaptive re learning	2009	2009/05	10.1109/VTS.2009.59	vlsi test symposium	vts		4300CAC5	17610
044E3165	A New Pattern Biasing Technique for BIST	a new pattern biasing technique for bist	1995			vlsi test symposium	vts		4300CAC5	16905
7D6A60A9	At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester	at speed testing of core based system on chip using an embedded micro tester	2007	2007/05	10.1109/VTS.2007.16	vlsi test symposium	vts		4300CAC5	19409
8124A1FA	Eliminating non-determinism during test of high-speed source synchronous differential buses	eliminating non determinism during test of high speed source synchronous differential buses	2003	2003		vlsi test symposium	vts		4300CAC5	18988
5B3E5599	A practical approach to instruction-based test generation for functional modules of VLSI processors	a practical approach to instruction based test generation for functional modules of vlsi processors	1997	1997		vlsi test symposium	vts		4300CAC5	19410
7F59A7D8	Novel Cross-Loopback Based Test Approach for Specification Test of Multi-Band, Multi-Hardware Radios	novel cross loopback based test approach for specification test of multi band multi hardware radios	2007	2007/05	10.1109/VTS.2007.43	vlsi test symposium	vts		4300CAC5	19327
60C1515E	Applying built-in self-test to majority voting fault tolerant circuits	applying built in self test to majority voting fault tolerant circuits	1998	1998	10.1109/VTEST.1998.670884	vlsi test symposium	vts		4300CAC5	17268
7E69BFF8	Delta Iddq for testing reliability	delta iddq for testing reliability	2000	2000	10.1109/VTEST.2000.843876	vlsi test symposium	vts		4300CAC5	18299
7C98EB3C	A structured and scalable test access architecture for TSV-based 3D stacked ICs	a structured and scalable test access architecture for tsv based 3d stacked ics	2010	2010/04	10.1109/VTS.2010.5469556	vlsi test symposium	vts		4300CAC5	16300
7DA183B0	Automatic test generation using genetically-engineered distinguishing sequences	automatic test generation using genetically engineered distinguishing sequences	1996	1996	10.1109/VTEST.1996.510860	vlsi test symposium	vts		4300CAC5	18015
7D73C265	A concurrent checking scheme for single and multibit errors in logic circuits	a concurrent checking scheme for single and multibit errors in logic circuits	1992	1992	10.1109/VTEST.1992.232742	vlsi test symposium	vts		4300CAC5	19370
7D5F4939	Yield analysis of logic circuits	yield analysis of logic circuits	2004	2004	10.1109/VTEST.2004.1299232	vlsi test symposium	vts		4300CAC5	18593
5FBA421A	On logic and transistor level design error detection of various validation approaches for PowerPC(TM) microprocessor arrays	on logic and transistor level design error detection of various validation approaches for powerpc tm microprocessor arrays	1998	1998	10.1109/VTEST.1998.670878	vlsi test symposium	vts		4300CAC5	17445
6FD5A73B	Effective TARO pattern generation	effective taro pattern generation	2005	2005	10.1109/VTS.2005.43	vlsi test symposium	vts		4300CAC5	18739
813D39D2	Combining IEEE Standard 1149.1 with reduced-pin-count component test	combining ieee standard 1149 1 with reduced pin count component test	1991	1991	10.1109/VTEST.1991.208137	vlsi test symposium	vts		4300CAC5	18952
6C806C3F	On-chip spectrum analyzer for analog built-in self test	on chip spectrum analyzer for analog built in self test	2005	2005	10.1109/VTS.2005.63	vlsi test symposium	vts		4300CAC5	18832
71BA4BD4	At-speed transition fault testing with low speed scan enable	at speed transition fault testing with low speed scan enable	2005	2005	10.1109/VTS.2005.31	vlsi test symposium	vts		4300CAC5	16384
80370886	A built-in scheme for testing and repairing voltage regulators of low-power srams	a built in scheme for testing and repairing voltage regulators of low power srams	2013	2013/04		vlsi test symposium	vts		4300CAC5	17624
7F4448D7	Automated Design and Insertion of Optimal One-Hot Bus Encoders	automated design and insertion of optimal one hot bus encoders	2007	2007/05	10.1109/VTS.2007.18	vlsi test symposium	vts		4300CAC5	19476
813ABF96	A Regression Based Technique for ATE-Aware Test Data Volume Estimation of System-on-Chips	a regression based technique for ate aware test data volume estimation of system on chips	2008	2008/04	10.1109/VTS.2008.62	vlsi test symposium	vts		4300CAC5	19468
7E3B039D	Validation and test of network processors and ASICs	validation and test of network processors and asics	2002	2002	10.1109/VTS.2002.1011172	vlsi test symposium	vts		4300CAC5	19555
7F84F7C9	A solution for the on-line test of analog ladder filters	a solution for the on line test of analog ladder filters	1995	1995	10.1109/VTEST.1995.512616	vlsi test symposium	vts		4300CAC5	18801
7DC93B77	Self-exercising self testing k-order comparators	self exercising self testing k order comparators	1997	1997		vlsi test symposium	vts		4300CAC5	19063
8112F718	A gate-level method for transistor-level bridging fault diagnosis	a gate level method for transistor level bridging fault diagnosis	2006	2006	10.1109/VTS.2006.6	vlsi test symposium	vts		4300CAC5	19053
8021AC66	A test vector inhibiting technique for low energy BIST design	a test vector inhibiting technique for low energy bist design	1999	1999	10.1109/VTEST.1999.766696	vlsi test symposium	vts		4300CAC5	17087
80215A4D	Special Session 11C: Embedded Tutorial: System-on-a-Chip Power Management Implications on Validation and Testing	special session 11c embedded tutorial system on a chip power management implications on validation and testing	2009	2009/05	10.1109/VTS.2009.64	vlsi test symposium	vts		4300CAC5	19555
5A3393B6	A tool for automatic generation of self-checking data paths	a tool for automatic generation of self checking data paths	1995	1995		vlsi test symposium	vts		4300CAC5	17083
80BA28F9	Functional learning: a new approach to learning in digital circuits	functional learning a new approach to learning in digital circuits	1994	1994	10.1109/VTEST.1994.292324	vlsi test symposium	vts		4300CAC5	18581
7F8335E1	Self-timed boundary-scan cells for multi-chip module test	self timed boundary scan cells for multi chip module test	1998	1998	10.1109/VTEST.1998.670854	vlsi test symposium	vts		4300CAC5	19404
7E3D37C9	FPGA bridging fault detection and location via differential I/sub DDQ/	fpga bridging fault detection and location via differential i sub ddq	2004	2004	10.1109/VTEST.2004.1299233	vlsi test symposium	vts		4300CAC5	19494
762B74BF	Pin-count-aware online testing of digital microfluidic biochips	pin count aware online testing of digital microfluidic biochips	2010	2010/04	10.1109/VTS.2010.5469602	vlsi test symposium	vts		4300CAC5	17533
7E15F133	Robust sequential fault testing of iterative logic arrays	robust sequential fault testing of iterative logic arrays	1997	1997	10.1109/VTEST.1997.600280	vlsi test symposium	vts		4300CAC5	19498
7B888E83	Selecting the most relevant structural Fmax for system Fmax correlation	selecting the most relevant structural fmax for system fmax correlation	2010	2010/04	10.1109/VTS.2010.5469604	vlsi test symposium	vts		4300CAC5	19555
7F496F35	Fast Measurement of the "Non-Deterministic Zone" in Microprocessor Debug Using Maximum Likelihood Estimation	fast measurement of the non deterministic zone in microprocessor debug using maximum likelihood estimation	2008	2008/04	10.1109/VTS.2008.18	vlsi test symposium	vts		4300CAC5	19476
80519861	Novel architectures for TSC/CD and SFS/SCD synchronous controllers	novel architectures for tsc cd and sfs scd synchronous controllers	1994	1994	10.1109/VTEST.1994.292322	vlsi test symposium	vts		4300CAC5	18874
8130DF8F	Special session: Multifaceted approaches for field reliability	special session multifaceted approaches for field reliability	2011	2011/05	10.1109/VTS.2011.5783762	vlsi test symposium	vts		4300CAC5	19555
7F634247	Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes	synthesis of circuits with low cost concurrent error detection based on bose lin codes	1998	1998	10.1109/VTEST.1998.670885	vlsi test symposium	vts		4300CAC5	17122
8046117B	Impact of the application activity on intermittent faults in embedded systems	impact of the application activity on intermittent faults in embedded systems	2011	2011/05	10.1109/VTS.2011.5783782	vlsi test symposium	vts		4300CAC5	19555
7E11950E	Probe point insertion for at-speed test	probe point insertion for at speed test	1992	1992	10.1109/VTEST.1992.232756	vlsi test symposium	vts		4300CAC5	18973
7E0FD6C2	Detecting I/sub DDQ/ defective CMOS circuits by depowering	detecting i sub ddq defective cmos circuits by depowering	1995	1995		vlsi test symposium	vts		4300CAC5	19317
7FEF7830	Evaluating the fault tolerance capabilities of embedded systems via BDM	evaluating the fault tolerance capabilities of embedded systems via bdm	1999	1999	10.1109/VTEST.1999.766703	vlsi test symposium	vts		4300CAC5	18073
80D269F9	An algebraic method for delay fault testing	an algebraic method for delay fault testing	1996	1996		vlsi test symposium	vts		4300CAC5	18995
81777F87	Methods to reduce test application time for accumulator-based self-test	methods to reduce test application time for accumulator based self test	1997	1997	10.1109/VTEST.1997.599440	vlsi test symposium	vts		4300CAC5	18539
7323F2EB	A digital BIST for operational amplifiers embedded in mixed-signal circuits	a digital bist for operational amplifiers embedded in mixed signal circuits	1999	1999	10.1109/VTEST.1999.766680	vlsi test symposium	vts		4300CAC5	16556
804234CC	A low-cost adaptive ramp generator for analog BIST applications	a low cost adaptive ramp generator for analog bist applications	2001	2001	10.1109/VTS.2001.923449	vlsi test symposium	vts		4300CAC5	18272
7C7AF36B	Distributed dynamic partitioning based diagnosis of scan chain	distributed dynamic partitioning based diagnosis of scan chain	2013	2013/04	10.1109/VTS.2013.6548916	vlsi test symposium	vts		4300CAC5	19555
8074B4FB	Effects of bit line coupling on the faulty behavior of DRAMs	effects of bit line coupling on the faulty behavior of drams	2004	2004	10.1109/VTEST.2004.1299234	vlsi test symposium	vts		4300CAC5	19260
734F3291	Fault detection methodology and BIST method for 2nd order Butterworth, Chebyshev and Bessel filter approximations	fault detection methodology and bist method for 2nd order butterworth chebyshev and bessel filter approximations	2000	2000	10.1109/VTEST.2000.843861	vlsi test symposium	vts		4300CAC5	16896
7FBF6E12	RT level testability-driven partitioning	rt level testability driven partitioning	1995	1995	10.1109/VTEST.1995.512634	vlsi test symposium	vts		4300CAC5	19409
0203D7C5	Analysis of Failures in Deep Submicron SRAM Cells	analysis of failures in deep submicron sram cells	1998			vlsi test symposium	vts		4300CAC5	19555
7D14E5B7	Multi-gigaHertz testing challenges and solutions	multi gigahertz testing challenges and solutions	2002	2002	10.1109/VTS.2002.1011149	vlsi test symposium	vts		4300CAC5	17228
7E767732	Low-cost alternate EVM test for wireless receiver systems	low cost alternate evm test for wireless receiver systems	2005	2005	10.1109/VTS.2005.53	vlsi test symposium	vts		4300CAC5	18183
08488750	On the Comparison of Delta IDDQ and IDDQ Test	on the comparison of delta iddq and iddq test	1999			vlsi test symposium	vts		4300CAC5	17232
797CC295	Innovative practices session 3C: Solving today's test challenges	innovative practices session 3c solving today s test challenges	2014	2014/04	10.1109/VTS.2014.6818756	vlsi test symposium	vts		4300CAC5	19555
80560002	Increasing testability by clock transformation (getting rid of those darn states)	increasing testability by clock transformation getting rid of those darn states	1996	1996	10.1109/VTEST.1996.510861	vlsi test symposium	vts		4300CAC5	19082
805598A1	An efficient BIST method for small buffers	an efficient bist method for small buffers	1999	1999	10.1109/VTEST.1999.766672	vlsi test symposium	vts		4300CAC5	17000
75AE10F6	Bit line coupling memory tests for single-cell fails in SRAMs	bit line coupling memory tests for single cell fails in srams	2010	2010/04	10.1109/VTS.2010.5469624	vlsi test symposium	vts		4300CAC5	18487
805A70A8	Test generation for maximizing ground bounce for internal circuitry with reconvergent fan-outs	test generation for maximizing ground bounce for internal circuitry with reconvergent fan outs	2001	2001	10.1109/VTS.2001.923463	vlsi test symposium	vts		4300CAC5	18837
7F5B7FD3	Multi-modal built-in self-test for symmetric microsystems	multi modal built in self test for symmetric microsystems	2004	2004	10.1109/VTEST.2004.1299237	vlsi test symposium	vts		4300CAC5	18542
800055BC	Power Virus Generation Using Behavioral Models of Circuits	power virus generation using behavioral models of circuits	2007	2007/05	10.1109/VTS.2007.49	vlsi test symposium	vts		4300CAC5	19324
7EACF6C2	Average leakage current estimation of CMOS logic circuits	average leakage current estimation of cmos logic circuits	2001	2001	10.1109/VTS.2001.923465	vlsi test symposium	vts		4300CAC5	19114
7F341F80	Multiple scan chain design for two-pattern testing	multiple scan chain design for two pattern testing	2001	2001	10.1109/VTS.2001.923423	vlsi test symposium	vts		4300CAC5	19483
81477F9F	Use of multiple I/sub DDQ/ test metrics for outlier identification	use of multiple i sub ddq test metrics for outlier identification	2003	2003		vlsi test symposium	vts		4300CAC5	19158
7F1EF000	Glitch-Aware Pattern Generation and Optimization Framework for Power-Safe Scan Test	glitch aware pattern generation and optimization framework for power safe scan test	2007	2007/05	10.1109/VTS.2007.34	vlsi test symposium	vts		4300CAC5	19083
80AFCB5D	Automated Selection of Signals to Observe for Efficient Silicon Debug	automated selection of signals to observe for efficient silicon debug	2009	2009/05	10.1109/VTS.2009.51	vlsi test symposium	vts		4300CAC5	18714
7538917A	Silicon-on-insulator technology impacts on SRAM testing	silicon on insulator technology impacts on sram testing	2000	2000	10.1109/VTEST.2000.843825	vlsi test symposium	vts		4300CAC5	19555
7E24E888	Classification of bridging faults in CMOS circuits: experimental results and implications for test	classification of bridging faults in cmos circuits experimental results and implications for test	1993	1993	10.1109/VTEST.1993.313298	vlsi test symposium	vts		4300CAC5	18965
7EDD75E5	Circuit design for low overhead delay-fault BIST using constrained quadratic 0-1 programming	circuit design for low overhead delay fault bist using constrained quadratic 0 1 programming	1995	1995		vlsi test symposium	vts		4300CAC5	19238
7DA7F51D	Accelerating Diagnosis via Dominance Relations between Sets of Faults	accelerating diagnosis via dominance relations between sets of faults	2007	2007/05	10.1109/VTS.2007.10	vlsi test symposium	vts		4300CAC5	19183
755BB1E4	Continuous wave radar circuitry testing using OFDM technique	continuous wave radar circuitry testing using ofdm technique	2014	2014/04	10.1109/VTS.2014.6818775	vlsi test symposium	vts		4300CAC5	17453
7E8F3343	Automatic Selection of Internal Observation Signals for Design Verification	automatic selection of internal observation signals for design verification	2009	2009/05	10.1109/VTS.2009.21	vlsi test symposium	vts		4300CAC5	19354
7EB1E218	VLSI procurement and qualification: NASA/GSFC experience, issues and concerns	vlsi procurement and qualification nasa gsfc experience issues and concerns	1991	1991	10.1109/VTEST.1991.208143	vlsi test symposium	vts		4300CAC5	19555
7DDD8ED7	Built-in-chip testing of voltage overshoots in high-speed SoCs	built in chip testing of voltage overshoots in high speed socs	2001	2001	10.1109/VTS.2001.923426	vlsi test symposium	vts		4300CAC5	18513
5B3E5A2A	A SNDR BIST for Sigma-Delta Analogue-to-Digital Converters	a sndr bist for sigma delta analogue to digital converters	2006			vlsi test symposium	vts		4300CAC5	17579
7B341152	Identification of testable representative paths for low-cost verification of circuit performance during manufacturing and in-field tests	identification of testable representative paths for low cost verification of circuit performance during manufacturing and in field tests	2014	2014/04	10.1109/VTS.2014.6818782	vlsi test symposium	vts		4300CAC5	19555
038B8BE6	Reliability Beyond GHz	reliability beyond ghz	2001			vlsi test symposium	vts		4300CAC5	19555
7D8DF239	Cost-driven selection of parity trees	cost driven selection of parity trees	2004	2004	10.1109/VTEST.2004.1299259	vlsi test symposium	vts		4300CAC5	19203
7432E889	A new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis	a new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis	1998	1998	10.1109/VTEST.1998.670848	vlsi test symposium	vts		4300CAC5	19555
807FAED8	Boundary scan for 5-GHz RF pins using LC isolation networks	boundary scan for 5 ghz rf pins using lc isolation networks	2004	2004	10.1109/VTEST.2004.1299263	vlsi test symposium	vts		4300CAC5	19458
7FB8516B	How effective are compression codes for reducing test data volume?	how effective are compression codes for reducing test data volume	2002	2002	10.1109/VTS.2002.1011117	vlsi test symposium	vts		4300CAC5	18704
81724003	Exploiting rotational symmetries for improved stacked yields in W2W 3D-SICs	exploiting rotational symmetries for improved stacked yields in w2w 3d sics	2011	2011/05	10.1109/VTS.2011.5783751	vlsi test symposium	vts		4300CAC5	19214
7F41C1AA	Theorems for efficient identification of indistinguishable fault pairs in synchronous sequential circuits	theorems for efficient identification of indistinguishable fault pairs in synchronous sequential circuits	2002	2002	10.1109/VTS.2002.1011136	vlsi test symposium	vts		4300CAC5	19464
7865223D	A 4-GHz universal high-frequency on-chip testing platform for IP validation	a 4 ghz universal high frequency on chip testing platform for ip validation	2014	2014/04	10.1109/VTS.2014.6818787	vlsi test symposium	vts		4300CAC5	19555
7F1FB8A9	Defects and faults in quantum cellular automata at nano scale	defects and faults in quantum cellular automata at nano scale	2004	2004	10.1109/VTEST.2004.1299255	vlsi test symposium	vts		4300CAC5	18116
5DB9F3C7	High speed ring generators and compactors of test data [logic IC test]	high speed ring generators and compactors of test data logic ic test	2003	2003		vlsi test symposium	vts		4300CAC5	19555
7F5E0A60	Applying two-pattern tests using scan-mapping	applying two pattern tests using scan mapping	1996	1996	10.1109/VTEST.1996.510884	vlsi test symposium	vts		4300CAC5	19076
81065E33	Design and Analysis of a Self-Repairing SRAM with On-Chip Monitor and Compensation Circuitry	design and analysis of a self repairing sram with on chip monitor and compensation circuitry	2008	2008/04	10.1109/VTS.2008.26	vlsi test symposium	vts		4300CAC5	19187
806FD1FB	BIST TPGs for faults in board level interconnect via boundary scan	bist tpgs for faults in board level interconnect via boundary scan	1997	1997	10.1109/VTEST.1997.600311	vlsi test symposium	vts		4300CAC5	18571
6FC52915	A nonenumerative ATPG for functionally sensitizable path delay faults	a nonenumerative atpg for functionally sensitizable path delay faults	1998	1998	10.1109/VTEST.1998.670908	vlsi test symposium	vts		4300CAC5	17533
7E06A0E1	An IEEE 1149.1 based voltmeter/oscilloscope in a chip	an ieee 1149 1 based voltmeter oscilloscope in a chip	1993	1993	10.1109/VTEST.1993.313310	vlsi test symposium	vts		4300CAC5	16303
8066C503	Sensitivity analysis of a radiation immune CMOS logic family under defect conditions	sensitivity analysis of a radiation immune cmos logic family under defect conditions	1993	1993	10.1109/VTEST.1993.313378	vlsi test symposium	vts		4300CAC5	19404
80D79850	IDDq benefits (digital CMOS testing)	iddq benefits digital cmos testing	1991	1991	10.1109/VTEST.1991.208172	vlsi test symposium	vts		4300CAC5	17630
04191C79	Soft Errors and Tolerance for Soft Errors	soft errors and tolerance for soft errors	2001			vlsi test symposium	vts		4300CAC5	19555
0244D5AF	Best Methods for At-Speed Testing?	best methods for at speed testing	1998			vlsi test symposium	vts		4300CAC5	19555
7AA61E37	Auto-identification of positive feedback loops in multi-state vulnerable circuits	auto identification of positive feedback loops in multi state vulnerable circuits	2014	2014/04	10.1109/VTS.2014.6818794	vlsi test symposium	vts		4300CAC5	19555
7EEAB40F	On the maximum value of aliasing probabilities for single input signature registers	on the maximum value of aliasing probabilities for single input signature registers	1993	1993	10.1109/VTEST.1993.313359	vlsi test symposium	vts		4300CAC5	19248
806B05BF	Techniques to increase sequential ATPG performance	techniques to increase sequential atpg performance	1992	1992	10.1109/VTEST.1992.232762	vlsi test symposium	vts		4300CAC5	19446
58C40899	Testing cross wire opens within complex gates	testing cross wire opens within complex gates	2015	2015/04		vlsi test symposium	vts		4300CAC5	19436
794BC29A	An output compression scheme for handling X-states from over-clocked delay tests	an output compression scheme for handling x states from over clocked delay tests	2010	2010/04	10.1109/VTS.2010.5469617	vlsi test symposium	vts		4300CAC5	19555
7F7FE527	Calibration-assisted production testing for digitally-calibrated ADCs	calibration assisted production testing for digitally calibrated adcs	2010	2010/04	10.1109/VTS.2010.5469549	vlsi test symposium	vts		4300CAC5	17559
8036B6F6	Testing the impact of process defects on ECL power-delay performance	testing the impact of process defects on ecl power delay performance	1991	1991	10.1109/VTEST.1991.208164	vlsi test symposium	vts		4300CAC5	19555
7AEF96ED	Industrial practices of test cost reduction: Perspective, current design practices	industrial practices of test cost reduction perspective current design practices	2010	2010/04	10.1109/VTS.2010.5469601	vlsi test symposium	vts		4300CAC5	19555
76ACA49D	An aging-aware flip-flop design based on accurate, run-time failure prediction	an aging aware flip flop design based on accurate run time failure prediction	2012	2012/04	10.1109/VTS.2012.6231069	vlsi test symposium	vts		4300CAC5	17473
7F1165C9	Instruction randomization self test for processor cores	instruction randomization self test for processor cores	1999	1999	10.1109/VTEST.1999.766644	vlsi test symposium	vts		4300CAC5	16925
7D599616	Speeding Up Effect-Cause Defect Diagnosis Using a Small Dictionary	speeding up effect cause defect diagnosis using a small dictionary	2007	2007/05	10.1109/VTS.2007.75	vlsi test symposium	vts		4300CAC5	19295
73B60B2B	Wafer-level RF test and DfT for VCO modulating transceiver architectures	wafer level rf test and dft for vco modulating transceiver architectures	2004	2004	10.1109/VTEST.2004.1299246	vlsi test symposium	vts		4300CAC5	16679
7DA88DD1	Aliasing error for a mask ROM built-in self-test	aliasing error for a mask rom built in self test	1994	1994	10.1109/VTEST.1994.292328	vlsi test symposium	vts		4300CAC5	19468
5E6A435A	Test generation for ground bounce in internal logic circuitry	test generation for ground bounce in internal logic circuitry	1999	1999	10.1109/VTEST.1999.766652	vlsi test symposium	vts		4300CAC5	18678
7D1F4636	Built-in reseeding for serial BIST	built in reseeding for serial bist	2003	2003	10.1109/VTEST.2003.1197634	vlsi test symposium	vts		4300CAC5	18682
7E9C063F	I DDQ testing of opens in CMOS SRAMs	i ddq testing of opens in cmos srams	1998	1998/04/26	10.1109/VTEST.1998.670856	vlsi test symposium	vts		4300CAC5	17290
7D23103C	Realization of fully path-delay-fault testable non-scan sequential circuits	realization of fully path delay fault testable non scan sequential circuits	1994	1994	10.1109/VTEST.1994.292300	vlsi test symposium	vts		4300CAC5	19003
5D8CF88F	MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array	mbist and statistical hypothesis test for time dependent dielectric breakdowns due to gobd vs btddb in an sram array	2015	2015/04		vlsi test symposium	vts		4300CAC5	19427
7EDA714C	Design of soft error resilient linear digital filters using checksum-based probabilistic error correction	design of soft error resilient linear digital filters using checksum based probabilistic error correction	2006	2006	10.1109/VTS.2006.27	vlsi test symposium	vts		4300CAC5	19360
801D92A0	Frequency-based BIST for analog circuit testing	frequency based bist for analog circuit testing	1995	1995	10.1109/VTEST.1995.512617	vlsi test symposium	vts		4300CAC5	18388
779C76B4	Low-sensitivity to process variations aging sensor for automotive safety-critical applications	low sensitivity to process variations aging sensor for automotive safety critical applications	2010	2010/04	10.1109/VTS.2010.5469568	vlsi test symposium	vts		4300CAC5	16921
7D7A8A75	Changing the scan enable during shift	changing the scan enable during shift	2004	2004	10.1109/VTEST.2004.1299228	vlsi test symposium	vts		4300CAC5	18190
7F3F0CF1	Efficient ATPG for design validation based on partitioned state exploration histories	efficient atpg for design validation based on partitioned state exploration histories	2004	2004	10.1109/VTEST.2004.1299269	vlsi test symposium	vts		4300CAC5	19201
7E8A23E2	Impedance mismatch and lumped capacitance effects in high frequency testing	impedance mismatch and lumped capacitance effects in high frequency testing	1998	1998	10.1109/VTEST.1998.670875	vlsi test symposium	vts		4300CAC5	19555
7EFE66BC	Arithmetic built-in self test for high-level synthesis	arithmetic built in self test for high level synthesis	1995	1995		vlsi test symposium	vts		4300CAC5	18075
7290016D	Data retention fault in SRAM memories: analysis and detection procedures	data retention fault in sram memories analysis and detection procedures	2005	2005	10.1109/VTS.2005.37	vlsi test symposium	vts		4300CAC5	18612
7FA00556	Transition tests for high performance microprocessors	transition tests for high performance microprocessors	2005	2005	10.1109/VTS.2005.87	vlsi test symposium	vts		4300CAC5	17237
7E4C5780	Analytical Model for Multi-site Efficiency with Parallel to Serial Test Times, Yield and Clustering	analytical model for multi site efficiency with parallel to serial test times yield and clustering	2009	2009/05	10.1109/VTS.2009.42	vlsi test symposium	vts		4300CAC5	19163
80F54F41	Extension of inductive fault analysis to parametric faults in analog circuits with application to test generation	extension of inductive fault analysis to parametric faults in analog circuits with application to test generation	1997	1997		vlsi test symposium	vts		4300CAC5	18900
7D10B500	Harmony Widget for X-free scan testing	harmony widget for x free scan testing	2011	2011/05	10.1109/VTS.2011.5783725	vlsi test symposium	vts		4300CAC5	19370
81230315	On identifying undetectable and redundant faults in synchronous sequential circuits	on identifying undetectable and redundant faults in synchronous sequential circuits	1994	1994	10.1109/VTEST.1994.292341	vlsi test symposium	vts		4300CAC5	18366
7E0C0580	Scan chain and power delivery network synthesis for pre-bond test of 3D ICs	scan chain and power delivery network synthesis for pre bond test of 3d ics	2011	2011/05	10.1109/VTS.2011.5783750	vlsi test symposium	vts		4300CAC5	19359
7D5CE386	Bridging fault coverage improvement by power supply control	bridging fault coverage improvement by power supply control	1996	1996		vlsi test symposium	vts		4300CAC5	18539
7D05755D	Physically-Aware N-Detect Test Relaxation	physically aware n detect test relaxation	2009	2009/05	10.1109/VTS.2009.47	vlsi test symposium	vts		4300CAC5	19522
77A86925	Measurement of envelope/phase path delay skew and envelope path bandwidth in polar transmitters	measurement of envelope phase path delay skew and envelope path bandwidth in polar transmitters	2013	2013/04	10.1109/VTS.2013.6548888	vlsi test symposium	vts		4300CAC5	19555
69E70F00	A BIST scheme for testing analog-to-digital converters with digital response analyses	a bist scheme for testing analog to digital converters with digital response analyses	2005	2005	10.1109/VTS.2005.6	vlsi test symposium	vts		4300CAC5	17947
7E91D187	Razor: a tool for post-silicon scan ATPG pattern debug and its application	razor a tool for post silicon scan atpg pattern debug and its application	2004	2004	10.1109/VTEST.2004.1299231	vlsi test symposium	vts		4300CAC5	18934
80C53EB3	An Analysis Framework for Transient-Error Tolerance	an analysis framework for transient error tolerance	2007	2007/05	10.1109/VTS.2007.13	vlsi test symposium	vts		4300CAC5	18398
80E0713C	An All-Digital High-Precision Built-In Delay Time Measurement Circuit	an all digital high precision built in delay time measurement circuit	2008	2008/04	10.1109/VTS.2008.25	vlsi test symposium	vts		4300CAC5	18637
8114ABC7	RAMSES-FT: a fault simulator for flash memory testing and diagnostics	ramses ft a fault simulator for flash memory testing and diagnostics	2002	2002	10.1109/VTS.2002.1011153	vlsi test symposium	vts		4300CAC5	18544
80E595E2	Alternate Diagnostic Testing and Compensation of RF Transmitter Performance Using Response Detection	alternate diagnostic testing and compensation of rf transmitter performance using response detection	2007	2007/05	10.1109/VTS.2007.12	vlsi test symposium	vts		4300CAC5	19217
7E83BBDF	Fault coverage analysis of RAM test algorithms	fault coverage analysis of ram test algorithms	1995	1995		vlsi test symposium	vts		4300CAC5	18477
780D3EE2	Hot topic session 12B: Stay relevant with standards-based DFT	hot topic session 12b stay relevant with standards based dft	2014	2014/04	10.1109/VTS.2014.6818802	vlsi test symposium	vts		4300CAC5	19555
7FD75A02	Design for diagnosability of linear digital filters using time-space expansion	design for diagnosability of linear digital filters using time space expansion	1994	1994	10.1109/VTEST.1994.292335	vlsi test symposium	vts		4300CAC5	19378
805A086E	A self-checking ALU design with efficient codes	a self checking alu design with efficient codes	1996	1996	10.1109/VTEST.1996.510851	vlsi test symposium	vts		4300CAC5	16419
8163B590	Explorations of sequential ATPG using Boolean satisfiability	explorations of sequential atpg using boolean satisfiability	1993	1993	10.1109/VTEST.1993.313303	vlsi test symposium	vts		4300CAC5	18734
81107394	Improving gate-level ATPG by traversing concurrent EFSMs	improving gate level atpg by traversing concurrent efsms	2006	2006	10.1109/VTS.2006.39	vlsi test symposium	vts		4300CAC5	19228
5D09AF3B	1149.4 based on-line quiescent state monitoring technique [analog DFT]	1149 4 based on line quiescent state monitoring technique analog dft	2003	2003	10.1109/VTEST.2003.1197651	vlsi test symposium	vts		4300CAC5	19555
7A2D5795	Advanced test methods for SRAMs	advanced test methods for srams	2012	2012/04	10.1109/VTS.2012.6231070	vlsi test symposium	vts		4300CAC5	19555
59A62F36	Delay-fault testability preservation of the concurrent decomposition and factorization transformations	delay fault testability preservation of the concurrent decomposition and factorization transformations	1994	1994	10.1109/VTEST.1994.292340	vlsi test symposium	vts		4300CAC5	17482
65FCA8F0	A novel test generation approach for parametric faults in linear analog circuits	a novel test generation approach for parametric faults in linear analog circuits	1996	1996	10.1109/VTEST.1996.510895	vlsi test symposium	vts		4300CAC5	18158
7F618AF5	Evaluation of test metrics: stuck-at, bridge coverage estimate and gate exhaustive	evaluation of test metrics stuck at bridge coverage estimate and gate exhaustive	2006	2006	10.1109/VTS.2006.34	vlsi test symposium	vts		4300CAC5	16862
72820D0A	A systematic DFT procedure for library cells	a systematic dft procedure for library cells	1999	1999	10.1109/VTEST.1999.766704	vlsi test symposium	vts		4300CAC5	18953
80FBAC0E	Measuring stray capacitance on tester hardware	measuring stray capacitance on tester hardware	2002	2002	10.1109/VTS.2002.1011164	vlsi test symposium	vts		4300CAC5	19318
7FE022B8	The concept of resistance interval: a new parametric model for realistic resistive bridging fault	the concept of resistance interval a new parametric model for realistic resistive bridging fault	1995	1995		vlsi test symposium	vts		4300CAC5	17987
7DA4078B	Innovative practices session 9C: Yield improvement: Challenges and directions	innovative practices session 9c yield improvement challenges and directions	2013	2013/04	10.1109/VTS.2013.6548931	vlsi test symposium	vts		4300CAC5	19555
5B717DB2	On the Comparison of IDDQ and IDDQ Testing	on the comparison of iddq and iddq testing	1999	1999/04/26		vlsi test symposium	vts		4300CAC5	17348
7FBA9920	Software-based weighted random testing for IP cores in bus-based programmable SoCs	software based weighted random testing for ip cores in bus based programmable socs	2002	2002	10.1109/VTS.2002.1011125	vlsi test symposium	vts		4300CAC5	19336
0ABE1F5A	Hardware Test: Can We Learn from Software Testing?	hardware test can we learn from software testing	1997			vlsi test symposium	vts		4300CAC5	19555
80000CD5	Empirical bounds on fault coverage loss due to LFSR aliasing	empirical bounds on fault coverage loss due to lfsr aliasing	1992	1992	10.1109/VTEST.1992.232739	vlsi test symposium	vts		4300CAC5	19448
03D91BD9	14.1 Fast Self-Recovering Controllers	14 1 fast self recovering controllers	1998	1998/04/26		vlsi test symposium	vts		4300CAC5	19468
809AFDC6	On fault deletion problem in concurrent fault simulation for synchronous sequential circuits	on fault deletion problem in concurrent fault simulation for synchronous sequential circuits	1992	1992	10.1109/VTEST.1992.232736	vlsi test symposium	vts		4300CAC5	19083
76186E37	Built-in self-test for manufacturing TSV defects before bonding	built in self test for manufacturing tsv defects before bonding	2014	2014/04	10.1109/VTS.2014.6818771	vlsi test symposium	vts		4300CAC5	17586
5BA35EDB	I/sub DDQ/ testing of opens in CMOS SRAMs	i sub ddq testing of opens in cmos srams	1998	1998		vlsi test symposium	vts		4300CAC5	19555
80598D28	Testing "untestable" faults in three-state circuits	testing untestable faults in three state circuits	1996	1996	10.1109/VTEST.1996.510875	vlsi test symposium	vts		4300CAC5	18570
5B6DE7F8	Timed Test Generation Crosstalk Switch Failures in Domino CMOS Circuits	timed test generation crosstalk switch failures in domino cmos circuits	2002	2002/04/28		vlsi test symposium	vts		4300CAC5	17446
07D9F108	Segment delay faults: A new delay fault model	segment delay faults a new delay fault model	1999			vlsi test symposium	vts		4300CAC5	17453
8054ED4B	An unexpected factor in testing for CMOS opens: the die surface	an unexpected factor in testing for cmos opens the die surface	1996	1996	10.1109/VTEST.1996.510888	vlsi test symposium	vts		4300CAC5	18204
5D8B6083	Testing of 3D-stacked ICs with hard- and soft-dies - a Particle Swarm Optimization based approach	testing of 3d stacked ics with hard and soft dies a particle swarm optimization based approach	2015	2015/04		vlsi test symposium	vts		4300CAC5	19458
7F2C16C5	A geometric-primitives-based compression scheme for testing systems-on-a-chip	a geometric primitives based compression scheme for testing systems on a chip	2001	2001	10.1109/VTS.2001.923418	vlsi test symposium	vts		4300CAC5	18902
7FDD9F2F	Design for testability of on-line multipliers	design for testability of on line multipliers	1994	1994	10.1109/VTEST.1994.292281	vlsi test symposium	vts		4300CAC5	19305
79DE64E4	Defect-oriented non-intrusive RF test using on-chip temperature sensors	defect oriented non intrusive rf test using on chip temperature sensors	2013	2013/04	10.1109/VTS.2013.6548889	vlsi test symposium	vts		4300CAC5	17381
7EA29BC6	Reducing test application time in scan design schemes	reducing test application time in scan design schemes	1995	1995	10.1109/VTEST.1995.512662	vlsi test symposium	vts		4300CAC5	19224
5B00592D	A diagnosability metric for parametric path delay faults	a diagnosability metric for parametric path delay faults	1996	1996	10.1109/VTEST.1996.510874	vlsi test symposium	vts		4300CAC5	16987
7FEDF57A	RT-Level Deviation-Based Grading of Functional Test Sequences	rt level deviation based grading of functional test sequences	2009	2009/05	10.1109/VTS.2009.12	vlsi test symposium	vts		4300CAC5	19210
777D7F19	Scalable and accurate estimation of probabilistic behavior in sequential circuits	scalable and accurate estimation of probabilistic behavior in sequential circuits	2010	2010/04	10.1109/VTS.2010.5469586	vlsi test symposium	vts		4300CAC5	17571
7EA4FBD8	Silicon Evaluation of Static Alternative Fault Models	silicon evaluation of static alternative fault models	2007	2007/05	10.1109/VTS.2007.74	vlsi test symposium	vts		4300CAC5	19101
586A57D0	A SNDR BIST for /spl Sigma//spl Delta/ analogue-to-digital converters	a sndr bist for spl sigma spl delta analogue to digital converters	2006	2006	10.1109/VTS.2006.12	vlsi test symposium	vts		4300CAC5	19555
7D433EFC	Distributed self-diagnosis of VLSI mesh array processors	distributed self diagnosis of vlsi mesh array processors	1991	1991	10.1109/VTEST.1991.208155	vlsi test symposium	vts		4300CAC5	19224
72047E72	Hierarchical statistical inference model for specification based testing of analog circuits	hierarchical statistical inference model for specification based testing of analog circuits	1998	1998	10.1109/VTEST.1998.670862	vlsi test symposium	vts		4300CAC5	17302
589F0801	Automated testing of mixed-signal integrated circuits by topology modification	automated testing of mixed signal integrated circuits by topology modification	2015	2015/04		vlsi test symposium	vts		4300CAC5	17571
7CEA8472	Special session 5B: Panel How much toggle activity should we be testing with?	special session 5b panel how much toggle activity should we be testing with	2011	2011/05	10.1109/VTS.2011.5783768	vlsi test symposium	vts		4300CAC5	19555
7CEB0D4B	Supply Voltage Noise Aware ATPG for Transition Delay Faults	supply voltage noise aware atpg for transition delay faults	2007	2007/05	10.1109/VTS.2007.77	vlsi test symposium	vts		4300CAC5	18387
7CFE8D06	Electrically induced stimuli for MEMS self-test	electrically induced stimuli for mems self test	2001	2001	10.1109/VTS.2001.923441	vlsi test symposium	vts		4300CAC5	18524
7E4626A4	Special session 11C: Young professionals in test  Elevator talks	special session 11c young professionals in test elevator talks	2014	2014/04	10.1109/VTS.2014.6818800	vlsi test symposium	vts		4300CAC5	19555
5B318255	Ultrafast stimulus error removal algorithm for ADC linearity test	ultrafast stimulus error removal algorithm for adc linearity test	2015	2015/04	10.1109/VTS.2015.7116249	vlsi test symposium	vts		4300CAC5	19498
7FEDE6A3	Design for testability and testing of IEEE 1149.1 TAP controller	design for testability and testing of ieee 1149 1 tap controller	2002	2002	10.1109/VTS.2002.1011145	vlsi test symposium	vts		4300CAC5	19444
7E28BC07	A rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains	a rapid and scalable diagnosis scheme for bist environments with a large number of scan chains	2000	2000	10.1109/VTEST.2000.843830	vlsi test symposium	vts		4300CAC5	17890
5E6342E9	The use of IDDQ testing in low stuck-at coverage situations	the use of iddq testing in low stuck at coverage situations	1995	1995	10.1109/VTEST.1995.512621	vlsi test symposium	vts		4300CAC5	17646
7EF3A52E	Recent advances in sequential test generation	recent advances in sequential test generation	1992	1992	10.1109/VTEST.1992.232759	vlsi test symposium	vts		4300CAC5	19245
5F78C5F8	An on-line testable UART implemented using IFIS	an on line testable uart implemented using ifis	1997	1997	10.1109/VTEST.1997.600301	vlsi test symposium	vts		4300CAC5	17060
77370126	A novel method for fast identification of peak current during test	a novel method for fast identification of peak current during test	2012	2012/04	10.1109/VTS.2012.6231101	vlsi test symposium	vts		4300CAC5	19444
80F37A9A	Non-linear analog circuit test and diagnosis under process variation using V-Transform coefficients	non linear analog circuit test and diagnosis under process variation using v transform coefficients	2011	2011/05	10.1109/VTS.2011.5783756	vlsi test symposium	vts		4300CAC5	19423
70AA70A6	CURRENT: a test generation system for I/sub DDQ/ testing	current a test generation system for i sub ddq testing	1995	1995		vlsi test symposium	vts		4300CAC5	17627
80F02BA3	Iterative test-point selection for analog circuits	iterative test point selection for analog circuits	1996	1996	10.1109/VTEST.1996.510837	vlsi test symposium	vts		4300CAC5	18477
81278AD6	Scan Islands - a scan partitioning architecture and its implementation on the Alpha 21364 processor	scan islands a scan partitioning architecture and its implementation on the alpha 21364 processor	2002	2002	10.1109/VTS.2002.1011105	vlsi test symposium	vts		4300CAC5	19180
5A9875FA	VTS 1999 Keynote Address Embedded Test OR External Test	vts 1999 keynote address embedded test or external test	1999	1999/04/26		vlsi test symposium	vts		4300CAC5	19555
62092A6F	Experimental evaluation of bridge patterns for a high performance microprocessor	experimental evaluation of bridge patterns for a high performance microprocessor	2005	2005	10.1109/VTS.2005.44	vlsi test symposium	vts		4300CAC5	17369
59A4AF6C	Test pattern generation for I/sub DDQ/: increasing test quality	test pattern generation for i sub ddq increasing test quality	1995	1995		vlsi test symposium	vts		4300CAC5	17627
7DBC4A5E	Enhanced Resolution Jitter Testing Using Jitter Expansion	enhanced resolution jitter testing using jitter expansion	2007	2007/05	10.1109/VTS.2007.31	vlsi test symposium	vts		4300CAC5	19241
80F05258	On evaluating competing bridge fault models for CMOS ICs	on evaluating competing bridge fault models for cmos ics	1994	1994	10.1109/VTEST.1994.292275	vlsi test symposium	vts		4300CAC5	18620
7AE37168	Comprehensive online defect diagnosis in on-chip networks	comprehensive online defect diagnosis in on chip networks	2012	2012/04	10.1109/VTS.2012.6231078	vlsi test symposium	vts		4300CAC5	17466
7FFA0488	Adaptive Error-Prediction Flip-flop for performance failure prediction with aging sensors	adaptive error prediction flip flop for performance failure prediction with aging sensors	2011	2011/05	10.1109/VTS.2011.5783784	vlsi test symposium	vts		4300CAC5	19169
81552013	Reducing power dissipation during test using scan chain disable	reducing power dissipation during test using scan chain disable	2001	2001	10.1109/VTS.2001.923456	vlsi test symposium	vts		4300CAC5	17666
7EA3063C	Special session: Hot topic: Smart silicon	special session hot topic smart silicon	2011	2011/05	10.1109/VTS.2011.5783742	vlsi test symposium	vts		4300CAC5	19555
801E65B0	Fault escapes in duplex systems	fault escapes in duplex systems	2000	2000	10.1109/VTEST.2000.843878	vlsi test symposium	vts		4300CAC5	19135
805CE889	Iddt testing of continuous-time filters	iddt testing of continuous time filters	1995	1995	10.1109/VTEST.1995.512624	vlsi test symposium	vts		4300CAC5	19165
7EC2FFA6	Incremental test pattern generation	incremental test pattern generation	1993	1993	10.1109/VTEST.1993.313353	vlsi test symposium	vts		4300CAC5	19292
80179A71	Exact probabilistic analysis of error detection for parity checkers	exact probabilistic analysis of error detection for parity checkers	1997	1997		vlsi test symposium	vts		4300CAC5	19075
7A6CBF4B	iMajik: Making 1149.1 TAPs disappear and reappear in SoCs and 3D packages	imajik making 1149 1 taps disappear and reappear in socs and 3d packages	2010	2010/04	10.1109/VTS.2010.5469603	vlsi test symposium	vts		4300CAC5	19555
7FB5EA7D	Improving topological ATPG with symbolic techniques	improving topological atpg with symbolic techniques	1995	1995	10.1109/VTEST.1995.512658	vlsi test symposium	vts		4300CAC5	18683
7F92F12A	Analyzing the design-for-test techniques in a multiple substrate MCM	analyzing the design for test techniques in a multiple substrate mcm	1994	1994	10.1109/VTEST.1994.292288	vlsi test symposium	vts		4300CAC5	18864
8153C883	Constructing Augmented Multimode Compactors	constructing augmented multimode compactors	2008	2008/04	10.1109/VTS.2008.40	vlsi test symposium	vts		4300CAC5	19468
810A230F	Initialization of sequential circuits and its application to ATPG	initialization of sequential circuits and its application to atpg	1996	1996		vlsi test symposium	vts		4300CAC5	19216
79616D39	Experiments and analysis to characterize logic state retention limitations in 28nm process node	experiments and analysis to characterize logic state retention limitations in 28nm process node	2013	2013/04	10.1109/VTS.2013.6548879	vlsi test symposium	vts		4300CAC5	19555
8087D3F5	Probabilistic measures of fault equivalence in mixed-signal systems	probabilistic measures of fault equivalence in mixed signal systems	1991	1991	10.1109/VTEST.1991.208135	vlsi test symposium	vts		4300CAC5	18164
7B5FB1BF	A simulation-based approach to test pattern generation for synchronous circuits	a simulation based approach to test pattern generation for synchronous circuits	1992	1992		vlsi test symposium	vts		4300CAC5	17375
7F77AB55	On the decline of testing efficiency as fault coverage approaches 100%	on the decline of testing efficiency as fault coverage approaches 100	1995	1995		vlsi test symposium	vts		4300CAC5	18144
8138E3B7	GHz RF front-end bandwidth time domain measurement	ghz rf front end bandwidth time domain measurement	2004	2004	10.1109/VTEST.2004.1299247	vlsi test symposium	vts		4300CAC5	19321
8012DBEA	Measuring the coverage of node shorts by internal access methods	measuring the coverage of node shorts by internal access methods	1991	1991	10.1109/VTEST.1991.208161	vlsi test symposium	vts		4300CAC5	18942
805A5D35	High Level Synthesis of Degradable ASICs Using Virtual Binding	high level synthesis of degradable asics using virtual binding	2007	2007/05	10.1109/VTS.2007.36	vlsi test symposium	vts		4300CAC5	18975
050ACA7E	Design Validation: Formal Verification vs. Simulation vs. Functional Testing	design validation formal verification vs simulation vs functional testing	1996			vlsi test symposium	vts		4300CAC5	19555
03BBD14D	Test Reuse at System Level	test reuse at system level	1998			vlsi test symposium	vts		4300CAC5	19555
5FAE905A	Extracting effective functional tests from commercial programs	extracting effective functional tests from commercial programs	2015	2015/04		vlsi test symposium	vts		4300CAC5	19458
72776177	Design-for-testability for switched-current circuits	design for testability for switched current circuits	1998	1998	10.1109/VTEST.1998.670892	vlsi test symposium	vts		4300CAC5	17359
61AEED81	PROBE: a PPSFP simulator for resistive bridging faults	probe a ppsfp simulator for resistive bridging faults	2000	2000	10.1109/VTEST.2000.843833	vlsi test symposium	vts		4300CAC5	16884
7ED2B447	Minimizing the Impact of Scan Compression	minimizing the impact of scan compression	2007	2007/05	10.1109/VTS.2007.38	vlsi test symposium	vts		4300CAC5	19141
759E5125	Innovative practices session 2C: Design, fabrication and test of flexible electronics	innovative practices session 2c design fabrication and test of flexible electronics	2010	2010/04	10.1109/VTS.2010.5469613	vlsi test symposium	vts		4300CAC5	19555
8015BE30	Breaking correlation to improve testability	breaking correlation to improve testability	2001	2001	10.1109/VTS.2001.923421	vlsi test symposium	vts		4300CAC5	19396
7F800F24	Enhanced timing-based transition delay testing for small delay defects	enhanced timing based transition delay testing for small delay defects	2006	2006		vlsi test symposium	vts		4300CAC5	18576
7C091B1B	Hot topic session 9C: Test and fault tolerance for emerging memory technologies	hot topic session 9c test and fault tolerance for emerging memory technologies	2014	2014/04	10.1109/VTS.2014.6818788	vlsi test symposium	vts		4300CAC5	19555
7D0A6C3B	Space compaction of test responses for IP cores using orthogonal transmission functions	space compaction of test responses for ip cores using orthogonal transmission functions	2000	2000	10.1109/VTEST.2000.843848	vlsi test symposium	vts		4300CAC5	19073
8018495E	Diagnosis of Bridging Defects Based on Current Signatures at Low Power Supply Voltages	diagnosis of bridging defects based on current signatures at low power supply voltages	2007	2007/05	10.1109/VTS.2007.27	vlsi test symposium	vts		4300CAC5	19372
7B99E73F	A pseudo-dynamic comparator for error detection in fault tolerant architectures	a pseudo dynamic comparator for error detection in fault tolerant architectures	2012	2012/04	10.1109/VTS.2012.6231079	vlsi test symposium	vts		4300CAC5	17464
80AB7510	Design of Test Access Mechanism for AMBA-Based System-on-a-Chip	design of test access mechanism for amba based system on a chip	2007	2007/05	10.1109/VTS.2007.25	vlsi test symposium	vts		4300CAC5	18899
