// Seed: 311397086
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10,
    output wand id_11,
    output supply0 id_12,
    output tri1 id_13,
    input tri0 id_14
    , id_19, id_20,
    input tri id_15,
    output tri1 id_16,
    output tri id_17
);
  supply1 id_21 = id_5;
  assign id_20 = 1'b0 > 1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wand id_2,
    output wor id_3,
    input wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri id_8,
    output supply0 id_9,
    input wire id_10
    , id_19,
    output supply0 id_11,
    input wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input uwire id_16,
    input tri1 id_17
);
  integer id_20;
  module_0(
      id_15,
      id_1,
      id_15,
      id_9,
      id_6,
      id_17,
      id_13,
      id_12,
      id_9,
      id_16,
      id_12,
      id_5,
      id_3,
      id_11,
      id_16,
      id_0,
      id_9,
      id_6
  );
endmodule
