{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622619745763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622619745763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:42:25 2021 " "Processing started: Wed Jun 02 01:42:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622619745763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622619745763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorProcessor -c VectorProcessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorProcessor -c VectorProcessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622619745763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622619746166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622619746166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "Testbench/ControlUnit_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Adder " "Found entity 1: Fetch_Adder" {  } { { "Fetch_Adder.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/vectorprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/vectorprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorProcessor_tb " "Found entity 1: VectorProcessor_tb" {  } { { "Testbench/VectorProcessor_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_WB " "Found entity 1: MUX_WB" {  } { { "MUX_WB.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/adder_vv.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/adder_vv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_VV " "Found entity 1: ADDER_VV" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/alu_ve.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/alu_ve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_VE " "Found entity 1: ALU_VE" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "ALUe/MUX_ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/MUX_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "Pipes/MEM_WB.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "Pipes/IF_ID.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "Pipes/ID_EX.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "Pipes/EX_MEM.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendzero.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendzero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendZero " "Found entity 1: extendZero" {  } { { "extendZero.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/extendZero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "File_Register.sv(19) " "Verilog HDL information at File_Register.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622619754826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 File_Register " "Found entity 1: File_Register" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "MEM_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage " "Found entity 1: Fetch_Stage" {  } { { "Fetch_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file exec_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEC_Stage " "Found entity 1: EXEC_Stage" {  } { { "EXEC_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem MEM Decode_Stage.sv(13) " "Verilog HDL Declaration information at Decode_Stage.sv(13): object \"mem\" differs only in case from object \"MEM\" in the same scope" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622619754835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB Decode_Stage.sv(14) " "Verilog HDL Declaration information at Decode_Stage.sv(14): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622619754835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage " "Found entity 1: Decode_Stage" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_Mem.sv(9) " "Verilog HDL information at Data_Mem.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622619754836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorProcessor " "Found entity 1: VectorProcessor" {  } { { "VectorProcessor.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622619754838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622619754838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VectorProcessor_tb " "Elaborating entity \"VectorProcessor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622619754883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VectorProcessor_tb.sv(24) " "Verilog HDL assignment warning at VectorProcessor_tb.sv(24): truncated value with size 32 to match size of target (20)" {  } { { "Testbench/VectorProcessor_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754885 "|VectorProcessor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorProcessor VectorProcessor:DUT " "Elaborating entity \"VectorProcessor\" for hierarchy \"VectorProcessor:DUT\"" {  } { { "Testbench/VectorProcessor_tb.sv" "DUT" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Stage VectorProcessor:DUT\|Fetch_Stage:fs " "Elaborating entity \"Fetch_Stage\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\"" {  } { { "VectorProcessor.sv" "fs" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register VectorProcessor:DUT\|Fetch_Stage:fs\|PC_Register:pcNext " "Elaborating entity \"PC_Register\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\|PC_Register:pcNext\"" {  } { { "Fetch_Stage.sv" "pcNext" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Adder VectorProcessor:DUT\|Fetch_Stage:fs\|Fetch_Adder:fAdder " "Elaborating entity \"Fetch_Adder\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\|Fetch_Adder:fAdder\"" {  } { { "Fetch_Stage.sv" "fAdder" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Mem VectorProcessor:DUT\|Fetch_Stage:fs\|Instr_Mem:instrMem " "Elaborating entity \"Instr_Mem\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\|Instr_Mem:instrMem\"" {  } { { "Fetch_Stage.sv" "instrMem" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754969 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 19 Instr_Mem.sv(7) " "Verilog HDL warning at Instr_Mem.sv(7): number of words (3) in memory file does not match the number of elements in the address range \[0:19\]" {  } { { "Instr_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1622619754969 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID VectorProcessor:DUT\|IF_ID:pipeIFID " "Elaborating entity \"IF_ID\" for hierarchy \"VectorProcessor:DUT\|IF_ID:pipeIFID\"" {  } { { "VectorProcessor.sv" "pipeIFID" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Stage VectorProcessor:DUT\|Decode_Stage:decS " "Elaborating entity \"Decode_Stage\" for hierarchy \"VectorProcessor:DUT\|Decode_Stage:decS\"" {  } { { "VectorProcessor.sv" "decS" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit VectorProcessor:DUT\|Decode_Stage:decS\|Control_Unit:crtlUnit " "Elaborating entity \"Control_Unit\" for hierarchy \"VectorProcessor:DUT\|Decode_Stage:decS\|Control_Unit:crtlUnit\"" {  } { { "Decode_Stage.sv" "crtlUnit" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754972 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct Control_Unit.sv(25) " "Verilog HDL Always Construct warning at Control_Unit.sv(25): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opCode Control_Unit.sv(34) " "Verilog HDL Always Construct warning at Control_Unit.sv(34): variable \"opCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oper1 Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"oper1\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oper2 Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"oper2\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regType Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"regType\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desType Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"desType\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EX Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oper3 Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"oper3\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm Control_Unit.sv(24) " "Verilog HDL Always Construct warning at Control_Unit.sv(24): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] Control_Unit.sv(24) " "Inferred latch for \"imm\[0\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] Control_Unit.sv(24) " "Inferred latch for \"imm\[1\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] Control_Unit.sv(24) " "Inferred latch for \"imm\[2\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] Control_Unit.sv(24) " "Inferred latch for \"imm\[3\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] Control_Unit.sv(24) " "Inferred latch for \"imm\[4\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] Control_Unit.sv(24) " "Inferred latch for \"imm\[5\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] Control_Unit.sv(24) " "Inferred latch for \"imm\[6\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754973 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] Control_Unit.sv(24) " "Inferred latch for \"imm\[7\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper3\[0\] Control_Unit.sv(24) " "Inferred latch for \"oper3\[0\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper3\[1\] Control_Unit.sv(24) " "Inferred latch for \"oper3\[1\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper3\[2\] Control_Unit.sv(24) " "Inferred latch for \"oper3\[2\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX\[0\] Control_Unit.sv(24) " "Inferred latch for \"EX\[0\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desType Control_Unit.sv(24) " "Inferred latch for \"desType\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regType\[0\] Control_Unit.sv(24) " "Inferred latch for \"regType\[0\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regType\[1\] Control_Unit.sv(24) " "Inferred latch for \"regType\[1\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regType\[2\] Control_Unit.sv(24) " "Inferred latch for \"regType\[2\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper2\[0\] Control_Unit.sv(24) " "Inferred latch for \"oper2\[0\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper2\[1\] Control_Unit.sv(24) " "Inferred latch for \"oper2\[1\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper2\[2\] Control_Unit.sv(24) " "Inferred latch for \"oper2\[2\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper1\[0\] Control_Unit.sv(24) " "Inferred latch for \"oper1\[0\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper1\[1\] Control_Unit.sv(24) " "Inferred latch for \"oper1\[1\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oper1\[2\] Control_Unit.sv(24) " "Inferred latch for \"oper1\[2\]\" at Control_Unit.sv(24)" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754974 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|Control_Unit:crtlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendZero VectorProcessor:DUT\|Decode_Stage:decS\|extendZero:zeroExt " "Elaborating entity \"extendZero\" for hierarchy \"VectorProcessor:DUT\|Decode_Stage:decS\|extendZero:zeroExt\"" {  } { { "Decode_Stage.sv" "zeroExt" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "File_Register VectorProcessor:DUT\|Decode_Stage:decS\|File_Register:regBank " "Elaborating entity \"File_Register\" for hierarchy \"VectorProcessor:DUT\|Decode_Stage:decS\|File_Register:regBank\"" {  } { { "Decode_Stage.sv" "regBank" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754975 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "File_Register.sv(25) " "Verilog HDL warning at File_Register.sv(25): ignoring unsupported system task" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1622619754979 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|File_Register:regBank"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "File_Register.sv(30) " "Verilog HDL warning at File_Register.sv(30): ignoring unsupported system task" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1622619754979 "|VectorProcessor_tb|VectorProcessor:DUT|Decode_Stage:decS|File_Register:regBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX VectorProcessor:DUT\|ID_EX:pipeIdex " "Elaborating entity \"ID_EX\" for hierarchy \"VectorProcessor:DUT\|ID_EX:pipeIdex\"" {  } { { "VectorProcessor.sv" "pipeIdex" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEC_Stage VectorProcessor:DUT\|EXEC_Stage:execS " "Elaborating entity \"EXEC_Stage\" for hierarchy \"VectorProcessor:DUT\|EXEC_Stage:execS\"" {  } { { "VectorProcessor.sv" "execS" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control VectorProcessor:DUT\|EXEC_Stage:execS\|ALU_Control:controlALU " "Elaborating entity \"ALU_Control\" for hierarchy \"VectorProcessor:DUT\|EXEC_Stage:execS\|ALU_Control:controlALU\"" {  } { { "EXEC_Stage.sv" "controlALU" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754985 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operALUe ALU_Control.sv(16) " "Verilog HDL Always Construct warning at ALU_Control.sv(16): inferring latch(es) for variable \"operALUe\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754986 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_Control:controlALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operALUve ALU_Control.sv(16) " "Verilog HDL Always Construct warning at ALU_Control.sv(16): inferring latch(es) for variable \"operALUve\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754986 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_Control:controlALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operSum ALU_Control.sv(16) " "Verilog HDL Always Construct warning at ALU_Control.sv(16): inferring latch(es) for variable \"operSum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754986 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_Control:controlALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operSum ALU_Control.sv(16) " "Inferred latch for \"operSum\" at ALU_Control.sv(16)" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754986 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_Control:controlALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operALUve ALU_Control.sv(16) " "Inferred latch for \"operALUve\" at ALU_Control.sv(16)" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754986 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_Control:controlALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operALUe ALU_Control.sv(16) " "Inferred latch for \"operALUe\" at ALU_Control.sv(16)" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754986 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_Control:controlALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALU VectorProcessor:DUT\|EXEC_Stage:execS\|MUX_ALU:exMux " "Elaborating entity \"MUX_ALU\" for hierarchy \"VectorProcessor:DUT\|EXEC_Stage:execS\|MUX_ALU:exMux\"" {  } { { "EXEC_Stage.sv" "exMux" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU VectorProcessor:DUT\|EXEC_Stage:execS\|ALU:aluE " "Elaborating entity \"ALU\" for hierarchy \"VectorProcessor:DUT\|EXEC_Stage:execS\|ALU:aluE\"" {  } { { "EXEC_Stage.sv" "aluE" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754987 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.sv(11) " "Verilog HDL Always Construct warning at ALU.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.sv(11) " "Inferred latch for \"result\[0\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.sv(11) " "Inferred latch for \"result\[1\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.sv(11) " "Inferred latch for \"result\[2\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.sv(11) " "Inferred latch for \"result\[3\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.sv(11) " "Inferred latch for \"result\[4\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.sv(11) " "Inferred latch for \"result\[5\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.sv(11) " "Inferred latch for \"result\[6\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.sv(11) " "Inferred latch for \"result\[7\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.sv(11) " "Inferred latch for \"result\[8\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.sv(11) " "Inferred latch for \"result\[9\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.sv(11) " "Inferred latch for \"result\[10\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.sv(11) " "Inferred latch for \"result\[11\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.sv(11) " "Inferred latch for \"result\[12\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.sv(11) " "Inferred latch for \"result\[13\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.sv(11) " "Inferred latch for \"result\[14\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.sv(11) " "Inferred latch for \"result\[15\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.sv(11) " "Inferred latch for \"result\[16\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.sv(11) " "Inferred latch for \"result\[17\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.sv(11) " "Inferred latch for \"result\[18\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754988 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.sv(11) " "Inferred latch for \"result\[19\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754989 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.sv(11) " "Inferred latch for \"result\[20\]\" at ALU.sv(11)" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754989 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU:aluE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_VE VectorProcessor:DUT\|EXEC_Stage:execS\|ALU_VE:aluve " "Elaborating entity \"ALU_VE\" for hierarchy \"VectorProcessor:DUT\|EXEC_Stage:execS\|ALU_VE:aluve\"" {  } { { "EXEC_Stage.sv" "aluve" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619754989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(16) " "Verilog HDL assignment warning at ALU_VE.sv(16): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754993 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(17) " "Verilog HDL assignment warning at ALU_VE.sv(17): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754993 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(18) " "Verilog HDL assignment warning at ALU_VE.sv(18): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754993 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(19) " "Verilog HDL assignment warning at ALU_VE.sv(19): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754993 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(20) " "Verilog HDL assignment warning at ALU_VE.sv(20): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 ALU_VE.sv(21) " "Verilog HDL assignment warning at ALU_VE.sv(21): truncated value with size 21 to match size of target (15)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(22) " "Verilog HDL assignment warning at ALU_VE.sv(22): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(23) " "Verilog HDL assignment warning at ALU_VE.sv(23): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(24) " "Verilog HDL assignment warning at ALU_VE.sv(24): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(25) " "Verilog HDL assignment warning at ALU_VE.sv(25): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(26) " "Verilog HDL assignment warning at ALU_VE.sv(26): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(27) " "Verilog HDL assignment warning at ALU_VE.sv(27): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(28) " "Verilog HDL assignment warning at ALU_VE.sv(28): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(29) " "Verilog HDL assignment warning at ALU_VE.sv(29): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(30) " "Verilog HDL assignment warning at ALU_VE.sv(30): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(31) " "Verilog HDL assignment warning at ALU_VE.sv(31): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(32) " "Verilog HDL assignment warning at ALU_VE.sv(32): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(33) " "Verilog HDL assignment warning at ALU_VE.sv(33): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(34) " "Verilog HDL assignment warning at ALU_VE.sv(34): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(35) " "Verilog HDL assignment warning at ALU_VE.sv(35): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(36) " "Verilog HDL assignment warning at ALU_VE.sv(36): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(37) " "Verilog HDL assignment warning at ALU_VE.sv(37): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(38) " "Verilog HDL assignment warning at ALU_VE.sv(38): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(39) " "Verilog HDL assignment warning at ALU_VE.sv(39): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(42) " "Verilog HDL assignment warning at ALU_VE.sv(42): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(43) " "Verilog HDL assignment warning at ALU_VE.sv(43): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(44) " "Verilog HDL assignment warning at ALU_VE.sv(44): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(45) " "Verilog HDL assignment warning at ALU_VE.sv(45): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(46) " "Verilog HDL assignment warning at ALU_VE.sv(46): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 ALU_VE.sv(47) " "Verilog HDL assignment warning at ALU_VE.sv(47): truncated value with size 21 to match size of target (15)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(48) " "Verilog HDL assignment warning at ALU_VE.sv(48): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(49) " "Verilog HDL assignment warning at ALU_VE.sv(49): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(50) " "Verilog HDL assignment warning at ALU_VE.sv(50): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(51) " "Verilog HDL assignment warning at ALU_VE.sv(51): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754994 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(52) " "Verilog HDL assignment warning at ALU_VE.sv(52): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(53) " "Verilog HDL assignment warning at ALU_VE.sv(53): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(54) " "Verilog HDL assignment warning at ALU_VE.sv(54): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(55) " "Verilog HDL assignment warning at ALU_VE.sv(55): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(56) " "Verilog HDL assignment warning at ALU_VE.sv(56): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(57) " "Verilog HDL assignment warning at ALU_VE.sv(57): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(58) " "Verilog HDL assignment warning at ALU_VE.sv(58): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(59) " "Verilog HDL assignment warning at ALU_VE.sv(59): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(60) " "Verilog HDL assignment warning at ALU_VE.sv(60): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(61) " "Verilog HDL assignment warning at ALU_VE.sv(61): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(62) " "Verilog HDL assignment warning at ALU_VE.sv(62): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(63) " "Verilog HDL assignment warning at ALU_VE.sv(63): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(64) " "Verilog HDL assignment warning at ALU_VE.sv(64): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(65) " "Verilog HDL assignment warning at ALU_VE.sv(65): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(68) " "Verilog HDL assignment warning at ALU_VE.sv(68): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(69) " "Verilog HDL assignment warning at ALU_VE.sv(69): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(70) " "Verilog HDL assignment warning at ALU_VE.sv(70): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(71) " "Verilog HDL assignment warning at ALU_VE.sv(71): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(72) " "Verilog HDL assignment warning at ALU_VE.sv(72): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 ALU_VE.sv(73) " "Verilog HDL assignment warning at ALU_VE.sv(73): truncated value with size 21 to match size of target (15)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(74) " "Verilog HDL assignment warning at ALU_VE.sv(74): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(75) " "Verilog HDL assignment warning at ALU_VE.sv(75): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(76) " "Verilog HDL assignment warning at ALU_VE.sv(76): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(77) " "Verilog HDL assignment warning at ALU_VE.sv(77): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(78) " "Verilog HDL assignment warning at ALU_VE.sv(78): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(79) " "Verilog HDL assignment warning at ALU_VE.sv(79): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(80) " "Verilog HDL assignment warning at ALU_VE.sv(80): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(81) " "Verilog HDL assignment warning at ALU_VE.sv(81): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(82) " "Verilog HDL assignment warning at ALU_VE.sv(82): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(83) " "Verilog HDL assignment warning at ALU_VE.sv(83): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754995 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(84) " "Verilog HDL assignment warning at ALU_VE.sv(84): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(85) " "Verilog HDL assignment warning at ALU_VE.sv(85): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(86) " "Verilog HDL assignment warning at ALU_VE.sv(86): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(87) " "Verilog HDL assignment warning at ALU_VE.sv(87): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(88) " "Verilog HDL assignment warning at ALU_VE.sv(88): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(89) " "Verilog HDL assignment warning at ALU_VE.sv(89): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(90) " "Verilog HDL assignment warning at ALU_VE.sv(90): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 ALU_VE.sv(91) " "Verilog HDL assignment warning at ALU_VE.sv(91): truncated value with size 21 to match size of target (8)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_VE.sv(14) " "Verilog HDL Case Statement warning at ALU_VE.sv(14): incomplete case statement has no default case item" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU_VE.sv(11) " "Verilog HDL Always Construct warning at ALU_VE.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU_VE.sv(11) " "Inferred latch for \"result\[0\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU_VE.sv(11) " "Inferred latch for \"result\[1\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU_VE.sv(11) " "Inferred latch for \"result\[2\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU_VE.sv(11) " "Inferred latch for \"result\[3\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU_VE.sv(11) " "Inferred latch for \"result\[4\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU_VE.sv(11) " "Inferred latch for \"result\[5\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU_VE.sv(11) " "Inferred latch for \"result\[6\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU_VE.sv(11) " "Inferred latch for \"result\[7\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU_VE.sv(11) " "Inferred latch for \"result\[8\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU_VE.sv(11) " "Inferred latch for \"result\[9\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU_VE.sv(11) " "Inferred latch for \"result\[10\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU_VE.sv(11) " "Inferred latch for \"result\[11\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU_VE.sv(11) " "Inferred latch for \"result\[12\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU_VE.sv(11) " "Inferred latch for \"result\[13\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU_VE.sv(11) " "Inferred latch for \"result\[14\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU_VE.sv(11) " "Inferred latch for \"result\[15\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU_VE.sv(11) " "Inferred latch for \"result\[16\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU_VE.sv(11) " "Inferred latch for \"result\[17\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU_VE.sv(11) " "Inferred latch for \"result\[18\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU_VE.sv(11) " "Inferred latch for \"result\[19\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU_VE.sv(11) " "Inferred latch for \"result\[20\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU_VE.sv(11) " "Inferred latch for \"result\[21\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU_VE.sv(11) " "Inferred latch for \"result\[22\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU_VE.sv(11) " "Inferred latch for \"result\[23\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU_VE.sv(11) " "Inferred latch for \"result\[24\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754996 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU_VE.sv(11) " "Inferred latch for \"result\[25\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU_VE.sv(11) " "Inferred latch for \"result\[26\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU_VE.sv(11) " "Inferred latch for \"result\[27\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU_VE.sv(11) " "Inferred latch for \"result\[28\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU_VE.sv(11) " "Inferred latch for \"result\[29\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU_VE.sv(11) " "Inferred latch for \"result\[30\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU_VE.sv(11) " "Inferred latch for \"result\[31\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] ALU_VE.sv(11) " "Inferred latch for \"result\[32\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] ALU_VE.sv(11) " "Inferred latch for \"result\[33\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] ALU_VE.sv(11) " "Inferred latch for \"result\[34\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] ALU_VE.sv(11) " "Inferred latch for \"result\[35\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] ALU_VE.sv(11) " "Inferred latch for \"result\[36\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] ALU_VE.sv(11) " "Inferred latch for \"result\[37\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] ALU_VE.sv(11) " "Inferred latch for \"result\[38\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] ALU_VE.sv(11) " "Inferred latch for \"result\[39\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] ALU_VE.sv(11) " "Inferred latch for \"result\[40\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] ALU_VE.sv(11) " "Inferred latch for \"result\[41\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] ALU_VE.sv(11) " "Inferred latch for \"result\[42\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] ALU_VE.sv(11) " "Inferred latch for \"result\[43\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] ALU_VE.sv(11) " "Inferred latch for \"result\[44\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] ALU_VE.sv(11) " "Inferred latch for \"result\[45\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] ALU_VE.sv(11) " "Inferred latch for \"result\[46\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] ALU_VE.sv(11) " "Inferred latch for \"result\[47\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] ALU_VE.sv(11) " "Inferred latch for \"result\[48\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] ALU_VE.sv(11) " "Inferred latch for \"result\[49\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] ALU_VE.sv(11) " "Inferred latch for \"result\[50\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] ALU_VE.sv(11) " "Inferred latch for \"result\[51\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] ALU_VE.sv(11) " "Inferred latch for \"result\[52\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] ALU_VE.sv(11) " "Inferred latch for \"result\[53\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] ALU_VE.sv(11) " "Inferred latch for \"result\[54\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] ALU_VE.sv(11) " "Inferred latch for \"result\[55\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] ALU_VE.sv(11) " "Inferred latch for \"result\[56\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] ALU_VE.sv(11) " "Inferred latch for \"result\[57\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] ALU_VE.sv(11) " "Inferred latch for \"result\[58\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] ALU_VE.sv(11) " "Inferred latch for \"result\[59\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] ALU_VE.sv(11) " "Inferred latch for \"result\[60\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] ALU_VE.sv(11) " "Inferred latch for \"result\[61\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] ALU_VE.sv(11) " "Inferred latch for \"result\[62\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754997 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] ALU_VE.sv(11) " "Inferred latch for \"result\[63\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[64\] ALU_VE.sv(11) " "Inferred latch for \"result\[64\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[65\] ALU_VE.sv(11) " "Inferred latch for \"result\[65\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[66\] ALU_VE.sv(11) " "Inferred latch for \"result\[66\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[67\] ALU_VE.sv(11) " "Inferred latch for \"result\[67\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[68\] ALU_VE.sv(11) " "Inferred latch for \"result\[68\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[69\] ALU_VE.sv(11) " "Inferred latch for \"result\[69\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[70\] ALU_VE.sv(11) " "Inferred latch for \"result\[70\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[71\] ALU_VE.sv(11) " "Inferred latch for \"result\[71\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[72\] ALU_VE.sv(11) " "Inferred latch for \"result\[72\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[73\] ALU_VE.sv(11) " "Inferred latch for \"result\[73\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[74\] ALU_VE.sv(11) " "Inferred latch for \"result\[74\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[75\] ALU_VE.sv(11) " "Inferred latch for \"result\[75\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[76\] ALU_VE.sv(11) " "Inferred latch for \"result\[76\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[77\] ALU_VE.sv(11) " "Inferred latch for \"result\[77\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[78\] ALU_VE.sv(11) " "Inferred latch for \"result\[78\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[79\] ALU_VE.sv(11) " "Inferred latch for \"result\[79\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[80\] ALU_VE.sv(11) " "Inferred latch for \"result\[80\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[81\] ALU_VE.sv(11) " "Inferred latch for \"result\[81\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[82\] ALU_VE.sv(11) " "Inferred latch for \"result\[82\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[83\] ALU_VE.sv(11) " "Inferred latch for \"result\[83\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[84\] ALU_VE.sv(11) " "Inferred latch for \"result\[84\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[85\] ALU_VE.sv(11) " "Inferred latch for \"result\[85\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[86\] ALU_VE.sv(11) " "Inferred latch for \"result\[86\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[87\] ALU_VE.sv(11) " "Inferred latch for \"result\[87\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[88\] ALU_VE.sv(11) " "Inferred latch for \"result\[88\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[89\] ALU_VE.sv(11) " "Inferred latch for \"result\[89\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[90\] ALU_VE.sv(11) " "Inferred latch for \"result\[90\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[91\] ALU_VE.sv(11) " "Inferred latch for \"result\[91\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[92\] ALU_VE.sv(11) " "Inferred latch for \"result\[92\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[93\] ALU_VE.sv(11) " "Inferred latch for \"result\[93\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[94\] ALU_VE.sv(11) " "Inferred latch for \"result\[94\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[95\] ALU_VE.sv(11) " "Inferred latch for \"result\[95\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[96\] ALU_VE.sv(11) " "Inferred latch for \"result\[96\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[97\] ALU_VE.sv(11) " "Inferred latch for \"result\[97\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[98\] ALU_VE.sv(11) " "Inferred latch for \"result\[98\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754998 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[99\] ALU_VE.sv(11) " "Inferred latch for \"result\[99\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[100\] ALU_VE.sv(11) " "Inferred latch for \"result\[100\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[101\] ALU_VE.sv(11) " "Inferred latch for \"result\[101\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[102\] ALU_VE.sv(11) " "Inferred latch for \"result\[102\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[103\] ALU_VE.sv(11) " "Inferred latch for \"result\[103\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[104\] ALU_VE.sv(11) " "Inferred latch for \"result\[104\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[105\] ALU_VE.sv(11) " "Inferred latch for \"result\[105\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[106\] ALU_VE.sv(11) " "Inferred latch for \"result\[106\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[107\] ALU_VE.sv(11) " "Inferred latch for \"result\[107\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[108\] ALU_VE.sv(11) " "Inferred latch for \"result\[108\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[109\] ALU_VE.sv(11) " "Inferred latch for \"result\[109\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[110\] ALU_VE.sv(11) " "Inferred latch for \"result\[110\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[111\] ALU_VE.sv(11) " "Inferred latch for \"result\[111\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[112\] ALU_VE.sv(11) " "Inferred latch for \"result\[112\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[113\] ALU_VE.sv(11) " "Inferred latch for \"result\[113\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[114\] ALU_VE.sv(11) " "Inferred latch for \"result\[114\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[115\] ALU_VE.sv(11) " "Inferred latch for \"result\[115\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[116\] ALU_VE.sv(11) " "Inferred latch for \"result\[116\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[117\] ALU_VE.sv(11) " "Inferred latch for \"result\[117\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[118\] ALU_VE.sv(11) " "Inferred latch for \"result\[118\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[119\] ALU_VE.sv(11) " "Inferred latch for \"result\[119\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[120\] ALU_VE.sv(11) " "Inferred latch for \"result\[120\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[121\] ALU_VE.sv(11) " "Inferred latch for \"result\[121\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[122\] ALU_VE.sv(11) " "Inferred latch for \"result\[122\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[123\] ALU_VE.sv(11) " "Inferred latch for \"result\[123\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[124\] ALU_VE.sv(11) " "Inferred latch for \"result\[124\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[125\] ALU_VE.sv(11) " "Inferred latch for \"result\[125\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[126\] ALU_VE.sv(11) " "Inferred latch for \"result\[126\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[127\] ALU_VE.sv(11) " "Inferred latch for \"result\[127\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[128\] ALU_VE.sv(11) " "Inferred latch for \"result\[128\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[129\] ALU_VE.sv(11) " "Inferred latch for \"result\[129\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[130\] ALU_VE.sv(11) " "Inferred latch for \"result\[130\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[131\] ALU_VE.sv(11) " "Inferred latch for \"result\[131\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[132\] ALU_VE.sv(11) " "Inferred latch for \"result\[132\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[133\] ALU_VE.sv(11) " "Inferred latch for \"result\[133\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[134\] ALU_VE.sv(11) " "Inferred latch for \"result\[134\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[135\] ALU_VE.sv(11) " "Inferred latch for \"result\[135\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619754999 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[136\] ALU_VE.sv(11) " "Inferred latch for \"result\[136\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[137\] ALU_VE.sv(11) " "Inferred latch for \"result\[137\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[138\] ALU_VE.sv(11) " "Inferred latch for \"result\[138\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[139\] ALU_VE.sv(11) " "Inferred latch for \"result\[139\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[140\] ALU_VE.sv(11) " "Inferred latch for \"result\[140\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[141\] ALU_VE.sv(11) " "Inferred latch for \"result\[141\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[142\] ALU_VE.sv(11) " "Inferred latch for \"result\[142\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[143\] ALU_VE.sv(11) " "Inferred latch for \"result\[143\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[144\] ALU_VE.sv(11) " "Inferred latch for \"result\[144\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[145\] ALU_VE.sv(11) " "Inferred latch for \"result\[145\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[146\] ALU_VE.sv(11) " "Inferred latch for \"result\[146\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[147\] ALU_VE.sv(11) " "Inferred latch for \"result\[147\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[148\] ALU_VE.sv(11) " "Inferred latch for \"result\[148\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[149\] ALU_VE.sv(11) " "Inferred latch for \"result\[149\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[150\] ALU_VE.sv(11) " "Inferred latch for \"result\[150\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[151\] ALU_VE.sv(11) " "Inferred latch for \"result\[151\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[152\] ALU_VE.sv(11) " "Inferred latch for \"result\[152\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[153\] ALU_VE.sv(11) " "Inferred latch for \"result\[153\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[154\] ALU_VE.sv(11) " "Inferred latch for \"result\[154\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[155\] ALU_VE.sv(11) " "Inferred latch for \"result\[155\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[156\] ALU_VE.sv(11) " "Inferred latch for \"result\[156\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[157\] ALU_VE.sv(11) " "Inferred latch for \"result\[157\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[158\] ALU_VE.sv(11) " "Inferred latch for \"result\[158\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[159\] ALU_VE.sv(11) " "Inferred latch for \"result\[159\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[160\] ALU_VE.sv(11) " "Inferred latch for \"result\[160\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[161\] ALU_VE.sv(11) " "Inferred latch for \"result\[161\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[162\] ALU_VE.sv(11) " "Inferred latch for \"result\[162\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[163\] ALU_VE.sv(11) " "Inferred latch for \"result\[163\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[164\] ALU_VE.sv(11) " "Inferred latch for \"result\[164\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[165\] ALU_VE.sv(11) " "Inferred latch for \"result\[165\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[166\] ALU_VE.sv(11) " "Inferred latch for \"result\[166\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[167\] ALU_VE.sv(11) " "Inferred latch for \"result\[167\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[168\] ALU_VE.sv(11) " "Inferred latch for \"result\[168\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[169\] ALU_VE.sv(11) " "Inferred latch for \"result\[169\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[170\] ALU_VE.sv(11) " "Inferred latch for \"result\[170\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[171\] ALU_VE.sv(11) " "Inferred latch for \"result\[171\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[172\] ALU_VE.sv(11) " "Inferred latch for \"result\[172\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[173\] ALU_VE.sv(11) " "Inferred latch for \"result\[173\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[174\] ALU_VE.sv(11) " "Inferred latch for \"result\[174\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755000 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[175\] ALU_VE.sv(11) " "Inferred latch for \"result\[175\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[176\] ALU_VE.sv(11) " "Inferred latch for \"result\[176\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[177\] ALU_VE.sv(11) " "Inferred latch for \"result\[177\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[178\] ALU_VE.sv(11) " "Inferred latch for \"result\[178\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[179\] ALU_VE.sv(11) " "Inferred latch for \"result\[179\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[180\] ALU_VE.sv(11) " "Inferred latch for \"result\[180\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[181\] ALU_VE.sv(11) " "Inferred latch for \"result\[181\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[182\] ALU_VE.sv(11) " "Inferred latch for \"result\[182\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[183\] ALU_VE.sv(11) " "Inferred latch for \"result\[183\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[184\] ALU_VE.sv(11) " "Inferred latch for \"result\[184\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[185\] ALU_VE.sv(11) " "Inferred latch for \"result\[185\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[186\] ALU_VE.sv(11) " "Inferred latch for \"result\[186\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[187\] ALU_VE.sv(11) " "Inferred latch for \"result\[187\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[188\] ALU_VE.sv(11) " "Inferred latch for \"result\[188\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[189\] ALU_VE.sv(11) " "Inferred latch for \"result\[189\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[190\] ALU_VE.sv(11) " "Inferred latch for \"result\[190\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[191\] ALU_VE.sv(11) " "Inferred latch for \"result\[191\]\" at ALU_VE.sv(11)" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755001 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ALU_VE:aluve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_VV VectorProcessor:DUT\|EXEC_Stage:execS\|ADDER_VV:addVV " "Elaborating entity \"ADDER_VV\" for hierarchy \"VectorProcessor:DUT\|EXEC_Stage:execS\|ADDER_VV:addVV\"" {  } { { "EXEC_Stage.sv" "addVV" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619755002 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ADDER_VV.sv(11) " "Verilog HDL Always Construct warning at ADDER_VV.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ADDER_VV.sv(11) " "Inferred latch for \"result\[0\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ADDER_VV.sv(11) " "Inferred latch for \"result\[1\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ADDER_VV.sv(11) " "Inferred latch for \"result\[2\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ADDER_VV.sv(11) " "Inferred latch for \"result\[3\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ADDER_VV.sv(11) " "Inferred latch for \"result\[4\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ADDER_VV.sv(11) " "Inferred latch for \"result\[5\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ADDER_VV.sv(11) " "Inferred latch for \"result\[6\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ADDER_VV.sv(11) " "Inferred latch for \"result\[7\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ADDER_VV.sv(11) " "Inferred latch for \"result\[8\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ADDER_VV.sv(11) " "Inferred latch for \"result\[9\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755004 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ADDER_VV.sv(11) " "Inferred latch for \"result\[10\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ADDER_VV.sv(11) " "Inferred latch for \"result\[11\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ADDER_VV.sv(11) " "Inferred latch for \"result\[12\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ADDER_VV.sv(11) " "Inferred latch for \"result\[13\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ADDER_VV.sv(11) " "Inferred latch for \"result\[14\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ADDER_VV.sv(11) " "Inferred latch for \"result\[15\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ADDER_VV.sv(11) " "Inferred latch for \"result\[16\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ADDER_VV.sv(11) " "Inferred latch for \"result\[17\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ADDER_VV.sv(11) " "Inferred latch for \"result\[18\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ADDER_VV.sv(11) " "Inferred latch for \"result\[19\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ADDER_VV.sv(11) " "Inferred latch for \"result\[20\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ADDER_VV.sv(11) " "Inferred latch for \"result\[21\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ADDER_VV.sv(11) " "Inferred latch for \"result\[22\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ADDER_VV.sv(11) " "Inferred latch for \"result\[23\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ADDER_VV.sv(11) " "Inferred latch for \"result\[24\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ADDER_VV.sv(11) " "Inferred latch for \"result\[25\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ADDER_VV.sv(11) " "Inferred latch for \"result\[26\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ADDER_VV.sv(11) " "Inferred latch for \"result\[27\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ADDER_VV.sv(11) " "Inferred latch for \"result\[28\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ADDER_VV.sv(11) " "Inferred latch for \"result\[29\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ADDER_VV.sv(11) " "Inferred latch for \"result\[30\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ADDER_VV.sv(11) " "Inferred latch for \"result\[31\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] ADDER_VV.sv(11) " "Inferred latch for \"result\[32\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] ADDER_VV.sv(11) " "Inferred latch for \"result\[33\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] ADDER_VV.sv(11) " "Inferred latch for \"result\[34\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] ADDER_VV.sv(11) " "Inferred latch for \"result\[35\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] ADDER_VV.sv(11) " "Inferred latch for \"result\[36\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] ADDER_VV.sv(11) " "Inferred latch for \"result\[37\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] ADDER_VV.sv(11) " "Inferred latch for \"result\[38\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] ADDER_VV.sv(11) " "Inferred latch for \"result\[39\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] ADDER_VV.sv(11) " "Inferred latch for \"result\[40\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] ADDER_VV.sv(11) " "Inferred latch for \"result\[41\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] ADDER_VV.sv(11) " "Inferred latch for \"result\[42\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] ADDER_VV.sv(11) " "Inferred latch for \"result\[43\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] ADDER_VV.sv(11) " "Inferred latch for \"result\[44\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] ADDER_VV.sv(11) " "Inferred latch for \"result\[45\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] ADDER_VV.sv(11) " "Inferred latch for \"result\[46\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] ADDER_VV.sv(11) " "Inferred latch for \"result\[47\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755005 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] ADDER_VV.sv(11) " "Inferred latch for \"result\[48\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] ADDER_VV.sv(11) " "Inferred latch for \"result\[49\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] ADDER_VV.sv(11) " "Inferred latch for \"result\[50\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] ADDER_VV.sv(11) " "Inferred latch for \"result\[51\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] ADDER_VV.sv(11) " "Inferred latch for \"result\[52\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] ADDER_VV.sv(11) " "Inferred latch for \"result\[53\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] ADDER_VV.sv(11) " "Inferred latch for \"result\[54\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] ADDER_VV.sv(11) " "Inferred latch for \"result\[55\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] ADDER_VV.sv(11) " "Inferred latch for \"result\[56\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] ADDER_VV.sv(11) " "Inferred latch for \"result\[57\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] ADDER_VV.sv(11) " "Inferred latch for \"result\[58\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] ADDER_VV.sv(11) " "Inferred latch for \"result\[59\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] ADDER_VV.sv(11) " "Inferred latch for \"result\[60\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] ADDER_VV.sv(11) " "Inferred latch for \"result\[61\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] ADDER_VV.sv(11) " "Inferred latch for \"result\[62\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] ADDER_VV.sv(11) " "Inferred latch for \"result\[63\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[64\] ADDER_VV.sv(11) " "Inferred latch for \"result\[64\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[65\] ADDER_VV.sv(11) " "Inferred latch for \"result\[65\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[66\] ADDER_VV.sv(11) " "Inferred latch for \"result\[66\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[67\] ADDER_VV.sv(11) " "Inferred latch for \"result\[67\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[68\] ADDER_VV.sv(11) " "Inferred latch for \"result\[68\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[69\] ADDER_VV.sv(11) " "Inferred latch for \"result\[69\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[70\] ADDER_VV.sv(11) " "Inferred latch for \"result\[70\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[71\] ADDER_VV.sv(11) " "Inferred latch for \"result\[71\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[72\] ADDER_VV.sv(11) " "Inferred latch for \"result\[72\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[73\] ADDER_VV.sv(11) " "Inferred latch for \"result\[73\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[74\] ADDER_VV.sv(11) " "Inferred latch for \"result\[74\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[75\] ADDER_VV.sv(11) " "Inferred latch for \"result\[75\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[76\] ADDER_VV.sv(11) " "Inferred latch for \"result\[76\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[77\] ADDER_VV.sv(11) " "Inferred latch for \"result\[77\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[78\] ADDER_VV.sv(11) " "Inferred latch for \"result\[78\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[79\] ADDER_VV.sv(11) " "Inferred latch for \"result\[79\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[80\] ADDER_VV.sv(11) " "Inferred latch for \"result\[80\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[81\] ADDER_VV.sv(11) " "Inferred latch for \"result\[81\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[82\] ADDER_VV.sv(11) " "Inferred latch for \"result\[82\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[83\] ADDER_VV.sv(11) " "Inferred latch for \"result\[83\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755006 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[84\] ADDER_VV.sv(11) " "Inferred latch for \"result\[84\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[85\] ADDER_VV.sv(11) " "Inferred latch for \"result\[85\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[86\] ADDER_VV.sv(11) " "Inferred latch for \"result\[86\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[87\] ADDER_VV.sv(11) " "Inferred latch for \"result\[87\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[88\] ADDER_VV.sv(11) " "Inferred latch for \"result\[88\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[89\] ADDER_VV.sv(11) " "Inferred latch for \"result\[89\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[90\] ADDER_VV.sv(11) " "Inferred latch for \"result\[90\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[91\] ADDER_VV.sv(11) " "Inferred latch for \"result\[91\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[92\] ADDER_VV.sv(11) " "Inferred latch for \"result\[92\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[93\] ADDER_VV.sv(11) " "Inferred latch for \"result\[93\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[94\] ADDER_VV.sv(11) " "Inferred latch for \"result\[94\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[95\] ADDER_VV.sv(11) " "Inferred latch for \"result\[95\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[96\] ADDER_VV.sv(11) " "Inferred latch for \"result\[96\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[97\] ADDER_VV.sv(11) " "Inferred latch for \"result\[97\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[98\] ADDER_VV.sv(11) " "Inferred latch for \"result\[98\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[99\] ADDER_VV.sv(11) " "Inferred latch for \"result\[99\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[100\] ADDER_VV.sv(11) " "Inferred latch for \"result\[100\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[101\] ADDER_VV.sv(11) " "Inferred latch for \"result\[101\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[102\] ADDER_VV.sv(11) " "Inferred latch for \"result\[102\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[103\] ADDER_VV.sv(11) " "Inferred latch for \"result\[103\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[104\] ADDER_VV.sv(11) " "Inferred latch for \"result\[104\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[105\] ADDER_VV.sv(11) " "Inferred latch for \"result\[105\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[106\] ADDER_VV.sv(11) " "Inferred latch for \"result\[106\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[107\] ADDER_VV.sv(11) " "Inferred latch for \"result\[107\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[108\] ADDER_VV.sv(11) " "Inferred latch for \"result\[108\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[109\] ADDER_VV.sv(11) " "Inferred latch for \"result\[109\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[110\] ADDER_VV.sv(11) " "Inferred latch for \"result\[110\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[111\] ADDER_VV.sv(11) " "Inferred latch for \"result\[111\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[112\] ADDER_VV.sv(11) " "Inferred latch for \"result\[112\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[113\] ADDER_VV.sv(11) " "Inferred latch for \"result\[113\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[114\] ADDER_VV.sv(11) " "Inferred latch for \"result\[114\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[115\] ADDER_VV.sv(11) " "Inferred latch for \"result\[115\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[116\] ADDER_VV.sv(11) " "Inferred latch for \"result\[116\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[117\] ADDER_VV.sv(11) " "Inferred latch for \"result\[117\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[118\] ADDER_VV.sv(11) " "Inferred latch for \"result\[118\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[119\] ADDER_VV.sv(11) " "Inferred latch for \"result\[119\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[120\] ADDER_VV.sv(11) " "Inferred latch for \"result\[120\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[121\] ADDER_VV.sv(11) " "Inferred latch for \"result\[121\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755007 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[122\] ADDER_VV.sv(11) " "Inferred latch for \"result\[122\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[123\] ADDER_VV.sv(11) " "Inferred latch for \"result\[123\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[124\] ADDER_VV.sv(11) " "Inferred latch for \"result\[124\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[125\] ADDER_VV.sv(11) " "Inferred latch for \"result\[125\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[126\] ADDER_VV.sv(11) " "Inferred latch for \"result\[126\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[127\] ADDER_VV.sv(11) " "Inferred latch for \"result\[127\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[128\] ADDER_VV.sv(11) " "Inferred latch for \"result\[128\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[129\] ADDER_VV.sv(11) " "Inferred latch for \"result\[129\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[130\] ADDER_VV.sv(11) " "Inferred latch for \"result\[130\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[131\] ADDER_VV.sv(11) " "Inferred latch for \"result\[131\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[132\] ADDER_VV.sv(11) " "Inferred latch for \"result\[132\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[133\] ADDER_VV.sv(11) " "Inferred latch for \"result\[133\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[134\] ADDER_VV.sv(11) " "Inferred latch for \"result\[134\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[135\] ADDER_VV.sv(11) " "Inferred latch for \"result\[135\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[136\] ADDER_VV.sv(11) " "Inferred latch for \"result\[136\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[137\] ADDER_VV.sv(11) " "Inferred latch for \"result\[137\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[138\] ADDER_VV.sv(11) " "Inferred latch for \"result\[138\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[139\] ADDER_VV.sv(11) " "Inferred latch for \"result\[139\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[140\] ADDER_VV.sv(11) " "Inferred latch for \"result\[140\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[141\] ADDER_VV.sv(11) " "Inferred latch for \"result\[141\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[142\] ADDER_VV.sv(11) " "Inferred latch for \"result\[142\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[143\] ADDER_VV.sv(11) " "Inferred latch for \"result\[143\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[144\] ADDER_VV.sv(11) " "Inferred latch for \"result\[144\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[145\] ADDER_VV.sv(11) " "Inferred latch for \"result\[145\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[146\] ADDER_VV.sv(11) " "Inferred latch for \"result\[146\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[147\] ADDER_VV.sv(11) " "Inferred latch for \"result\[147\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[148\] ADDER_VV.sv(11) " "Inferred latch for \"result\[148\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[149\] ADDER_VV.sv(11) " "Inferred latch for \"result\[149\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[150\] ADDER_VV.sv(11) " "Inferred latch for \"result\[150\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[151\] ADDER_VV.sv(11) " "Inferred latch for \"result\[151\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[152\] ADDER_VV.sv(11) " "Inferred latch for \"result\[152\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[153\] ADDER_VV.sv(11) " "Inferred latch for \"result\[153\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[154\] ADDER_VV.sv(11) " "Inferred latch for \"result\[154\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[155\] ADDER_VV.sv(11) " "Inferred latch for \"result\[155\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755008 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[156\] ADDER_VV.sv(11) " "Inferred latch for \"result\[156\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[157\] ADDER_VV.sv(11) " "Inferred latch for \"result\[157\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[158\] ADDER_VV.sv(11) " "Inferred latch for \"result\[158\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[159\] ADDER_VV.sv(11) " "Inferred latch for \"result\[159\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[160\] ADDER_VV.sv(11) " "Inferred latch for \"result\[160\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[161\] ADDER_VV.sv(11) " "Inferred latch for \"result\[161\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[162\] ADDER_VV.sv(11) " "Inferred latch for \"result\[162\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[163\] ADDER_VV.sv(11) " "Inferred latch for \"result\[163\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[164\] ADDER_VV.sv(11) " "Inferred latch for \"result\[164\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[165\] ADDER_VV.sv(11) " "Inferred latch for \"result\[165\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[166\] ADDER_VV.sv(11) " "Inferred latch for \"result\[166\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[167\] ADDER_VV.sv(11) " "Inferred latch for \"result\[167\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[168\] ADDER_VV.sv(11) " "Inferred latch for \"result\[168\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[169\] ADDER_VV.sv(11) " "Inferred latch for \"result\[169\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[170\] ADDER_VV.sv(11) " "Inferred latch for \"result\[170\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[171\] ADDER_VV.sv(11) " "Inferred latch for \"result\[171\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[172\] ADDER_VV.sv(11) " "Inferred latch for \"result\[172\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[173\] ADDER_VV.sv(11) " "Inferred latch for \"result\[173\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[174\] ADDER_VV.sv(11) " "Inferred latch for \"result\[174\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[175\] ADDER_VV.sv(11) " "Inferred latch for \"result\[175\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[176\] ADDER_VV.sv(11) " "Inferred latch for \"result\[176\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[177\] ADDER_VV.sv(11) " "Inferred latch for \"result\[177\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[178\] ADDER_VV.sv(11) " "Inferred latch for \"result\[178\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[179\] ADDER_VV.sv(11) " "Inferred latch for \"result\[179\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[180\] ADDER_VV.sv(11) " "Inferred latch for \"result\[180\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[181\] ADDER_VV.sv(11) " "Inferred latch for \"result\[181\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[182\] ADDER_VV.sv(11) " "Inferred latch for \"result\[182\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[183\] ADDER_VV.sv(11) " "Inferred latch for \"result\[183\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[184\] ADDER_VV.sv(11) " "Inferred latch for \"result\[184\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[185\] ADDER_VV.sv(11) " "Inferred latch for \"result\[185\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[186\] ADDER_VV.sv(11) " "Inferred latch for \"result\[186\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[187\] ADDER_VV.sv(11) " "Inferred latch for \"result\[187\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[188\] ADDER_VV.sv(11) " "Inferred latch for \"result\[188\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[189\] ADDER_VV.sv(11) " "Inferred latch for \"result\[189\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[190\] ADDER_VV.sv(11) " "Inferred latch for \"result\[190\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[191\] ADDER_VV.sv(11) " "Inferred latch for \"result\[191\]\" at ADDER_VV.sv(11)" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622619755009 "|VectorProcessor_tb|VectorProcessor:DUT|EXEC_Stage:comb_4|ADDER_VV:addVV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM VectorProcessor:DUT\|EX_MEM:pipeExecMem " "Elaborating entity \"EX_MEM\" for hierarchy \"VectorProcessor:DUT\|EX_MEM:pipeExecMem\"" {  } { { "VectorProcessor.sv" "pipeExecMem" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619755010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage VectorProcessor:DUT\|MEM_Stage:memS " "Elaborating entity \"MEM_Stage\" for hierarchy \"VectorProcessor:DUT\|MEM_Stage:memS\"" {  } { { "VectorProcessor.sv" "memS" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619755017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem VectorProcessor:DUT\|MEM_Stage:memS\|Data_Mem:dataMem " "Elaborating entity \"Data_Mem\" for hierarchy \"VectorProcessor:DUT\|MEM_Stage:memS\|Data_Mem:dataMem\"" {  } { { "MEM_Stage.sv" "dataMem" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622619755030 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opType Data_Mem.sv(10) " "Verilog HDL Always Construct warning at Data_Mem.sv(10): variable \"opType\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622619756076 "|VectorProcessor_tb|VectorProcessor:DUT|MEM_Stage:memS|Data_Mem:dataMem"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/image.mem Data_Mem.sv(12) " "Verilog HDL File I/O error at Data_Mem.sv(12): can't open Verilog Design File \"C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/image.mem\"" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1622619756163 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "VectorProcessor:DUT\|MEM_Stage:memS\|Data_Mem:dataMem " "Can't elaborate user hierarchy \"VectorProcessor:DUT\|MEM_Stage:memS\|Data_Mem:dataMem\"" {  } { { "MEM_Stage.sv" "dataMem" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1622619756381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/output_files/VectorProcessor.map.smsg " "Generated suppressed messages file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/output_files/VectorProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1622619756442 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 94 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 94 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622619756452 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 02 01:42:36 2021 " "Processing ended: Wed Jun 02 01:42:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622619756452 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622619756452 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622619756452 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622619756452 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 94 s " "Quartus Prime Flow was unsuccessful. 4 errors, 94 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622619757063 ""}
