/*
 * Copyright (c) 2022 Jan Papesch
 * Copyright (c) 2025 Martin Rosenberg
 * All rights reserved.
 *
 * Distributed under the terms of GPL.
 *
 *
 *  RISC-V Debugging utilities
 *
 */

#include <string.h>

#include "../../../assert.h"
#include "../../../env.h"
#include "../../../fault.h"
#include "../../../physmem.h"
#include "../../../utils.h"
#include "cpu.h"
#include "csr.h"
#include "debug.h"
#include "mnemonics.h"

#define RV64_DEBUG_INDENT "  "

char *rv64_reg_name_table[__rv64_regname_type_count][RV64_REG_COUNT] = {
    { "x0", "x1", "x2", "x2", "x4", "x5", "x6", "x7",
            "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15",
            "x16", "x17", "x18", "x19", "x20", "x21", "x22", "x23",
            "x24", "x25", "x26", "x27", "x28", "x29", "x30", "x31" },
    { "zero", "ra", "sp", "gp", "tp", "t0", "t1", "t2",
            "s0/fp", "s1", "a0", "a1", "a2", "a3", "a4", "a5",
            "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7",
            "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6" }
};

char *rv64_csr_name_table[0x1000] = {
    [csr_cycle] = "cycle",
    [csr_time] = "time",
    [csr_instret] = "instret",

    [csr_hpmcounter3] = "hpmcounter3",
    [csr_hpmcounter4] = "hpmcounter4",
    [csr_hpmcounter5] = "hpmcounter5",
    [csr_hpmcounter6] = "hpmcounter6",
    [csr_hpmcounter7] = "hpmcounter7",
    [csr_hpmcounter8] = "hpmcounter8",
    [csr_hpmcounter9] = "hpmcounter9",
    [csr_hpmcounter10] = "hpmcounter10",
    [csr_hpmcounter11] = "hpmcounter11",
    [csr_hpmcounter12] = "hpmcounter12",
    [csr_hpmcounter13] = "hpmcounter13",
    [csr_hpmcounter14] = "hpmcounter14",
    [csr_hpmcounter15] = "hpmcounter15",
    [csr_hpmcounter16] = "hpmcounter16",
    [csr_hpmcounter17] = "hpmcounter17",
    [csr_hpmcounter18] = "hpmcounter18",
    [csr_hpmcounter19] = "hpmcounter19",
    [csr_hpmcounter20] = "hpmcounter20",
    [csr_hpmcounter21] = "hpmcounter21",
    [csr_hpmcounter22] = "hpmcounter22",
    [csr_hpmcounter23] = "hpmcounter23",
    [csr_hpmcounter24] = "hpmcounter24",
    [csr_hpmcounter25] = "hpmcounter25",
    [csr_hpmcounter26] = "hpmcounter26",
    [csr_hpmcounter27] = "hpmcounter27",
    [csr_hpmcounter28] = "hpmcounter28",
    [csr_hpmcounter29] = "hpmcounter29",
    [csr_hpmcounter30] = "hpmcounter30",
    [csr_hpmcounter31] = "hpmcounter31",

    [csr_cycleh] = "cycleh",
    [csr_timeh] = "timeh",
    [csr_instreth] = "instreth",
    [csr_hpmcounter3h] = "hpmcounter3h",
    [csr_hpmcounter4h] = "hpmcounter4h",
    [csr_hpmcounter5h] = "hpmcounter5h",
    [csr_hpmcounter6h] = "hpmcounter6h",
    [csr_hpmcounter7h] = "hpmcounter7h",
    [csr_hpmcounter8h] = "hpmcounter8h",
    [csr_hpmcounter9h] = "hpmcounter9h",
    [csr_hpmcounter10h] = "hpmcounter10h",
    [csr_hpmcounter11h] = "hpmcounter11h",
    [csr_hpmcounter12h] = "hpmcounter12h",
    [csr_hpmcounter13h] = "hpmcounter13h",
    [csr_hpmcounter14h] = "hpmcounter14h",
    [csr_hpmcounter15h] = "hpmcounter15h",
    [csr_hpmcounter16h] = "hpmcounter16h",
    [csr_hpmcounter17h] = "hpmcounter17h",
    [csr_hpmcounter18h] = "hpmcounter18h",
    [csr_hpmcounter19h] = "hpmcounter19h",
    [csr_hpmcounter20h] = "hpmcounter20h",
    [csr_hpmcounter21h] = "hpmcounter21h",
    [csr_hpmcounter22h] = "hpmcounter22h",
    [csr_hpmcounter23h] = "hpmcounter23h",
    [csr_hpmcounter24h] = "hpmcounter24h",
    [csr_hpmcounter25h] = "hpmcounter25h",
    [csr_hpmcounter26h] = "hpmcounter26h",
    [csr_hpmcounter27h] = "hpmcounter27h",
    [csr_hpmcounter28h] = "hpmcounter28h",
    [csr_hpmcounter29h] = "hpmcounter29h",
    [csr_hpmcounter30h] = "hpmcounter30h",
    [csr_hpmcounter31h] = "hpmcounter31h",

    [csr_sstatus] = "sstatus",
    [csr_sie] = "sie",
    [csr_stvec] = "stvec",
    [csr_scounteren] = "scounteren",

    [csr_senvcfg] = "senvcfg",

    [csr_sscratch] = "sscratch",
    [csr_sepc] = "sepc",
    [csr_scause] = "scause",
    [csr_stval] = "stval",
    [csr_sip] = "sip",

    [csr_satp] = "satp",
    [csr_scontext] = "scontext",

    [csr_mvendorid] = "mvendorid",
    [csr_marchid] = "marchid",
    [csr_mimpid] = "mimpid",
    [csr_mhartid] = "mhartid",
    [csr_mconfigptr] = "mconfigptr",

    [csr_mstatus] = "mstatus",
    [csr_misa] = "misa",
    [csr_medeleg] = "medeleg",
    [csr_mideleg] = "mideleg",
    [csr_mie] = "mie",
    [csr_mtvec] = "mtvec",
    [csr_mcounteren] = "mcounteren",

    [csr_mscratch] = "mscratch",
    [csr_mepc] = "mepc",
    [csr_mcause] = "mcause",
    [csr_mtval] = "mtval",
    [csr_mip] = "mip",
    [csr_mtinst] = "mtinst",
    [csr_mtval2] = "mtval2",

    [csr_menvcfg] = "menvcfg",
    [csr_menvcfgh] = "menvcfgh",
    [csr_mseccfg] = "mseccfg",
    [csr_mseccfgh] = "mseccfgh",

    [csr_scyclecmp] = "scyclecmp",

    [csr_pmpcfg0] = "pmpcfg0",
    [csr_pmpcfg1] = "pmpcfg1",
    [csr_pmpcfg2] = "pmpcfg2",
    [csr_pmpcfg3] = "pmpcfg3",
    [csr_pmpcfg4] = "pmpcfg4",
    [csr_pmpcfg5] = "pmpcfg5",
    [csr_pmpcfg6] = "pmpcfg6",
    [csr_pmpcfg7] = "pmpcfg7",
    [csr_pmpcfg8] = "pmpcfg8",
    [csr_pmpcfg9] = "pmpcfg9",
    [csr_pmpcfg10] = "pmpcfg10",
    [csr_pmpcfg11] = "pmpcfg11",
    [csr_pmpcfg12] = "pmpcfg12",
    [csr_pmpcfg13] = "pmpcfg13",
    [csr_pmpcfg14] = "pmpcfg14",
    [csr_pmpcfg15] = "pmpcfg15",

    [csr_pmpaddr0] = "pmpaddr0",
    [csr_pmpaddr1] = "pmpaddr1",
    [csr_pmpaddr2] = "pmpaddr2",
    [csr_pmpaddr3] = "pmpaddr3",
    [csr_pmpaddr4] = "pmpaddr4",
    [csr_pmpaddr5] = "pmpaddr5",
    [csr_pmpaddr6] = "pmpaddr6",
    [csr_pmpaddr7] = "pmpaddr7",
    [csr_pmpaddr8] = "pmpaddr8",
    [csr_pmpaddr9] = "pmpaddr9",
    [csr_pmpaddr10] = "pmpaddr10",
    [csr_pmpaddr11] = "pmpaddr11",
    [csr_pmpaddr12] = "pmpaddr12",
    [csr_pmpaddr13] = "pmpaddr13",
    [csr_pmpaddr14] = "pmpaddr14",
    [csr_pmpaddr15] = "pmpaddr15",
    [csr_pmpaddr16] = "pmpaddr16",
    [csr_pmpaddr17] = "pmpaddr17",
    [csr_pmpaddr18] = "pmpaddr18",
    [csr_pmpaddr19] = "pmpaddr19",
    [csr_pmpaddr20] = "pmpaddr20",
    [csr_pmpaddr21] = "pmpaddr21",
    [csr_pmpaddr22] = "pmpaddr22",
    [csr_pmpaddr23] = "pmpaddr23",
    [csr_pmpaddr24] = "pmpaddr24",
    [csr_pmpaddr25] = "pmpaddr25",
    [csr_pmpaddr26] = "pmpaddr26",
    [csr_pmpaddr27] = "pmpaddr27",
    [csr_pmpaddr28] = "pmpaddr28",
    [csr_pmpaddr29] = "pmpaddr29",
    [csr_pmpaddr30] = "pmpaddr30",
    [csr_pmpaddr31] = "pmpaddr31",
    [csr_pmpaddr32] = "pmpaddr32",
    [csr_pmpaddr33] = "pmpaddr33",
    [csr_pmpaddr34] = "pmpaddr34",
    [csr_pmpaddr35] = "pmpaddr35",
    [csr_pmpaddr36] = "pmpaddr36",
    [csr_pmpaddr37] = "pmpaddr37",
    [csr_pmpaddr38] = "pmpaddr38",
    [csr_pmpaddr39] = "pmpaddr39",
    [csr_pmpaddr40] = "pmpaddr40",
    [csr_pmpaddr41] = "pmpaddr41",
    [csr_pmpaddr42] = "pmpaddr42",
    [csr_pmpaddr43] = "pmpaddr43",
    [csr_pmpaddr44] = "pmpaddr44",
    [csr_pmpaddr45] = "pmpaddr45",
    [csr_pmpaddr46] = "pmpaddr46",
    [csr_pmpaddr47] = "pmpaddr47",
    [csr_pmpaddr48] = "pmpaddr48",
    [csr_pmpaddr49] = "pmpaddr49",
    [csr_pmpaddr50] = "pmpaddr50",
    [csr_pmpaddr51] = "pmpaddr51",
    [csr_pmpaddr52] = "pmpaddr52",
    [csr_pmpaddr53] = "pmpaddr53",
    [csr_pmpaddr54] = "pmpaddr54",
    [csr_pmpaddr55] = "pmpaddr55",
    [csr_pmpaddr56] = "pmpaddr56",
    [csr_pmpaddr57] = "pmpaddr57",
    [csr_pmpaddr58] = "pmpaddr58",
    [csr_pmpaddr59] = "pmpaddr59",
    [csr_pmpaddr60] = "pmpaddr60",
    [csr_pmpaddr61] = "pmpaddr61",
    [csr_pmpaddr62] = "pmpaddr62",
    [csr_pmpaddr63] = "pmpaddr63",

    [csr_mcycle] = "mcycle",
    [csr_minstret] = "minstret",

    [csr_mhpmcounter3] = "mhpmcounter3",
    [csr_mhpmcounter4] = "mhpmcounter4",
    [csr_mhpmcounter5] = "mhpmcounter5",
    [csr_mhpmcounter6] = "mhpmcounter6",
    [csr_mhpmcounter7] = "mhpmcounter7",
    [csr_mhpmcounter8] = "mhpmcounter8",
    [csr_mhpmcounter9] = "mhpmcounter9",
    [csr_mhpmcounter10] = "mhpmcounter10",
    [csr_mhpmcounter11] = "mhpmcounter11",
    [csr_mhpmcounter12] = "mhpmcounter12",
    [csr_mhpmcounter13] = "mhpmcounter13",
    [csr_mhpmcounter14] = "mhpmcounter14",
    [csr_mhpmcounter15] = "mhpmcounter15",
    [csr_mhpmcounter16] = "mhpmcounter16",
    [csr_mhpmcounter17] = "mhpmcounter17",
    [csr_mhpmcounter18] = "mhpmcounter18",
    [csr_mhpmcounter19] = "mhpmcounter19",
    [csr_mhpmcounter20] = "mhpmcounter20",
    [csr_mhpmcounter21] = "mhpmcounter21",
    [csr_mhpmcounter22] = "mhpmcounter22",
    [csr_mhpmcounter23] = "mhpmcounter23",
    [csr_mhpmcounter24] = "mhpmcounter24",
    [csr_mhpmcounter25] = "mhpmcounter25",
    [csr_mhpmcounter26] = "mhpmcounter26",
    [csr_mhpmcounter27] = "mhpmcounter27",
    [csr_mhpmcounter28] = "mhpmcounter28",
    [csr_mhpmcounter29] = "mhpmcounter29",
    [csr_mhpmcounter30] = "mhpmcounter30",
    [csr_mhpmcounter31] = "mhpmcounter31",

    [csr_mcycleh] = "mcycleh",
    [csr_minstreth] = "minstreth",

    [csr_mhpmcounter3h] = "mhpmcounter3h",
    [csr_mhpmcounter4h] = "mhpmcounter4h",
    [csr_mhpmcounter5h] = "mhpmcounter5h",
    [csr_mhpmcounter6h] = "mhpmcounter6h",
    [csr_mhpmcounter7h] = "mhpmcounter7h",
    [csr_mhpmcounter8h] = "mhpmcounter8h",
    [csr_mhpmcounter9h] = "mhpmcounter9h",
    [csr_mhpmcounter10h] = "mhpmcounter10h",
    [csr_mhpmcounter11h] = "mhpmcounter11h",
    [csr_mhpmcounter12h] = "mhpmcounter12h",
    [csr_mhpmcounter13h] = "mhpmcounter13h",
    [csr_mhpmcounter14h] = "mhpmcounter14h",
    [csr_mhpmcounter15h] = "mhpmcounter15h",
    [csr_mhpmcounter16h] = "mhpmcounter16h",
    [csr_mhpmcounter17h] = "mhpmcounter17h",
    [csr_mhpmcounter18h] = "mhpmcounter18h",
    [csr_mhpmcounter19h] = "mhpmcounter19h",
    [csr_mhpmcounter20h] = "mhpmcounter20h",
    [csr_mhpmcounter21h] = "mhpmcounter21h",
    [csr_mhpmcounter22h] = "mhpmcounter22h",
    [csr_mhpmcounter23h] = "mhpmcounter23h",
    [csr_mhpmcounter24h] = "mhpmcounter24h",
    [csr_mhpmcounter25h] = "mhpmcounter25h",
    [csr_mhpmcounter26h] = "mhpmcounter26h",
    [csr_mhpmcounter27h] = "mhpmcounter27h",
    [csr_mhpmcounter28h] = "mhpmcounter28h",
    [csr_mhpmcounter29h] = "mhpmcounter29h",
    [csr_mhpmcounter30h] = "mhpmcounter30h",
    [csr_mhpmcounter31h] = "mhpmcounter31h",

    [csr_mcountinhibit] = "mcountinhibit",

    [csr_mhpmevent3] = "mhpmevent3",
    [csr_mhpmevent4] = "mhpmevent4",
    [csr_mhpmevent5] = "mhpmevent5",
    [csr_mhpmevent6] = "mhpmevent6",
    [csr_mhpmevent7] = "mhpmevent7",
    [csr_mhpmevent8] = "mhpmevent8",
    [csr_mhpmevent9] = "mhpmevent9",
    [csr_mhpmevent10] = "mhpmevent10",
    [csr_mhpmevent11] = "mhpmevent11",
    [csr_mhpmevent12] = "mhpmevent12",
    [csr_mhpmevent13] = "mhpmevent13",
    [csr_mhpmevent14] = "mhpmevent14",
    [csr_mhpmevent15] = "mhpmevent15",
    [csr_mhpmevent16] = "mhpmevent16",
    [csr_mhpmevent17] = "mhpmevent17",
    [csr_mhpmevent18] = "mhpmevent18",
    [csr_mhpmevent19] = "mhpmevent19",
    [csr_mhpmevent20] = "mhpmevent20",
    [csr_mhpmevent21] = "mhpmevent21",
    [csr_mhpmevent22] = "mhpmevent22",
    [csr_mhpmevent23] = "mhpmevent23",
    [csr_mhpmevent24] = "mhpmevent24",
    [csr_mhpmevent25] = "mhpmevent25",
    [csr_mhpmevent26] = "mhpmevent26",
    [csr_mhpmevent27] = "mhpmevent27",
    [csr_mhpmevent28] = "mhpmevent28",
    [csr_mhpmevent29] = "mhpmevent29",
    [csr_mhpmevent30] = "mhpmevent30",
    [csr_mhpmevent31] = "mhpmevent31",

    [csr_tselect] = "tselect",
    [csr_tdata1] = "tdata1",
    [csr_tdata2] = "tdata2",
    [csr_tdata3] = "tdata3",
    [csr_mcontext] = "mcontext",

    [csr_dcsr] = "dcsr",
    [csr_dpc] = "dpc",
    [csr_dscratch0] = "dscratch0",
    [csr_dscratch1] = "dscratch1"
};

char *rv64_exc_name_table[32] = {
    [rv_exc_instruction_address_misaligned] = "Instruction address misaligned",
    [rv_exc_instruction_access_fault] = "Instruction access fault",
    [rv_exc_illegal_instruction] = "Illegal instruction",
    [rv_exc_breakpoint] = "Breakpoint",
    [rv_exc_load_address_misaligned] = "Load address misaligned",
    [rv_exc_load_access_fault] = "Load access fault",
    [rv_exc_store_amo_address_misaligned] = "Store/AMO address misaligned",
    [rv_exc_store_amo_access_fault] = "Store/Amo access fault",
    [rv_exc_umode_environment_call] = "U-Mode environment call",
    [rv_exc_smode_environment_call] = "S-Mode environment call",
    [rv_exc_mmode_environment_call] = "M-Mode environment call",
    [rv_exc_instruction_page_fault] = "Instruction page fault",
    [rv_exc_load_page_fault] = "Load page fault",
    [rv_exc_store_amo_page_fault] = "Store/Amo page fault"
};

char *rv64_interrupt_name_table[32] = {
    [1] = "Supervisor software interrupt",
    [3] = "Machine software interrupt",
    [5] = "Supervisor timer interrupt",
    [7] = "Machine timer interrupt",
    [9] = "Supervisor external interrupt",
    [11] = "Machine external interrupt",
};

static const char *mmode_command = "mmode";
static const char *smode_command = "smode";
static const char *counters_command = "counters";
static const char *all_command = "all";

char **rv64_regnames;
char **rv64_csrnames;
char **rv64_excnames;
char **rv64_interruptnames;

static rv64_regname_type_t curr_regname_type = rv64_regname_abi;

/**
 * @brief Initialize the debugging features
 *
 */
void rv64_debug_init(void)
{
    rv64_regnames = rv64_reg_name_table[curr_regname_type];
    rv64_csrnames = rv64_csr_name_table;
    rv64_excnames = rv64_exc_name_table;
    rv64_interruptnames = rv64_interrupt_name_table;
}

/**
 * @brief Change the names of the general purpose registers
 */
bool rv64_debug_change_regnames(rv64_regname_type_t type)
{
    if (type >= __rv64_regname_type_count) {
        error("Index out of range 0..%u", __rv64_regname_type_count - 1);
        return false;
    }
    curr_regname_type = (rv64_regname_type_t) type;
    rv64_regnames = rv64_reg_name_table[curr_regname_type];
    return true;
}

/**
 * @brief Dump the content of the general purpose registers to stdout
 */
void rv64_reg_dump(rv64_cpu_t *cpu)
{
    ASSERT(cpu != NULL);

    for (unsigned int i = 0; i < RV64_REG_COUNT; i += 4) {
        printf(" %5s: %16lx %5s: %16lx %5s: %16lx %5s: %16lx\n",
                rv64_regnames[i], cpu->regs[i],
                rv64_regnames[i + 1], cpu->regs[i + 1],
                rv64_regnames[i + 2], cpu->regs[i + 2],
                rv64_regnames[i + 3], cpu->regs[i + 3]);
    }

    char *priv_mode = cpu->priv_mode == rv_mmode ? "M" : cpu->priv_mode == rv_smode ? "S"
            : cpu->priv_mode == rv_umode                                            ? "U"
                                                                                    : "ERROR";

    printf(" %5s: %016lx %44s: %s\n",
            "pc", cpu->pc,
            "Privilege mode", priv_mode);
}

static void idump_common(uint32_t addr, rv_instr_t instr, string_t *s_opc,
        string_t *s_mnemonics, string_t *s_comments)
{

    string_printf(s_opc, "%08x", instr.val);

    rv_mnemonics_func_t mnem_func = rv64_decode_mnemonics(instr);

    mnem_func(addr, instr, s_mnemonics, s_comments);
}

/**
 * @brief Dump the given instruction as if it lied the given address in the context of the given CPU
 */
void rv64_idump(rv64_cpu_t *cpu, uint32_t addr, rv_instr_t instr)
{
    string_t s_cpu;
    string_t s_addr;
    string_t s_opc;
    string_t s_mnemonics;
    string_t s_comments;

    string_init(&s_cpu);
    string_init(&s_addr);
    string_init(&s_opc);
    string_init(&s_mnemonics);
    string_init(&s_comments);

    if (cpu != NULL) {
        string_printf(&s_cpu, "cpu%lu", cpu->csr.mhartid);
    }

    string_printf(&s_addr, "0x%08x", addr);

    idump_common(addr, instr, &s_opc, &s_mnemonics, &s_comments);

    if (cpu != NULL) {
        printf("%-5s ", s_cpu.str);
    }
    if (iaddr) {
        printf("%-10s ", s_addr.str);
    }
    if (iopc) {
        printf("%-8s ", s_opc.str);
    }

    printf("%-24s", s_mnemonics.str);

    if (icmt && s_comments.size > 0 && s_comments.str[0] != 0) {
        printf("    [ %s ]", s_comments.str);
    }

    printf("\n");

    string_done(&s_cpu);
    string_done(&s_addr);
    string_done(&s_opc);
    string_done(&s_mnemonics);
    string_done(&s_comments);
}

/**
 * @brief Dump the given instruction as if it lied on the given address from the global point of view
 */
void rv64_idump_phys(uint32_t addr, rv_instr_t instr)
{
    rv64_idump(NULL, addr, instr);
}

/**
 * @brief Dump the content of all CSRs
 */
void rv64_csr_dump_all(rv64_cpu_t *cpu)
{
    rv64_csr_dump_mmode(cpu);
    printf("\n");
    rv64_csr_dump_smode(cpu);
    printf("\n");
    rv64_csr_dump_counters(cpu);
}

/**
 * @brief Dump the content of all M-Mode CSRs
 */
extern void rv64_csr_dump_mmode(rv64_cpu_t *cpu)
{
    printf("\n");
    printf("Machine level CSRs\n");
    printf("\n");
    printf("Machine Information\n");
    rv64_csr_dump_common(cpu, csr_mvendorid);
    rv64_csr_dump_common(cpu, csr_marchid);
    rv64_csr_dump_common(cpu, csr_mimpid);
    rv64_csr_dump_common(cpu, csr_mhartid);
    rv64_csr_dump_common(cpu, csr_mconfigptr);
    printf("\n");
    printf("Trap Setup\n");
    rv64_csr_dump_common(cpu, csr_mstatus);
    rv64_csr_dump_common(cpu, csr_misa);
    rv64_csr_dump_common(cpu, csr_medeleg);
    rv64_csr_dump_common(cpu, csr_mideleg);
    rv64_csr_dump_common(cpu, csr_mie);
    rv64_csr_dump_common(cpu, csr_mtvec);
    rv64_csr_dump_common(cpu, csr_mcounteren);
    printf("\n");
    printf("Trap Handling\n");
    rv64_csr_dump_common(cpu, csr_mscratch);
    rv64_csr_dump_common(cpu, csr_mepc);
    rv64_csr_dump_common(cpu, csr_mcause);
    rv64_csr_dump_common(cpu, csr_mtval);
    rv64_csr_dump_common(cpu, csr_mip);
    printf("\n");
    printf("Configuration\n");
    rv64_csr_dump_common(cpu, csr_menvcfg);
    rv64_csr_dump_common(cpu, csr_mseccfg);
    printf("\n");
    printf("Debug/Trace\n");
    rv64_csr_dump_common(cpu, csr_mcontext);
}

/**
 * @brief Dump the content of all S-Mode CSRs
 */
extern void rv64_csr_dump_smode(rv64_cpu_t *cpu)
{
    printf("\n");
    printf("Supervisor level CSRs\n");
    printf("\n");
    printf("Trap Setup\n");
    rv64_csr_dump_common(cpu, csr_sstatus);
    rv64_csr_dump_common(cpu, csr_sie);
    rv64_csr_dump_common(cpu, csr_stvec);
    rv64_csr_dump_common(cpu, csr_scounteren);
    printf("\n");
    printf("Configuration\n");
    rv64_csr_dump_common(cpu, csr_senvcfg);
    printf("\n");
    printf("Trap Handling\n");
    rv64_csr_dump_common(cpu, csr_sscratch);
    rv64_csr_dump_common(cpu, csr_sepc);
    rv64_csr_dump_common(cpu, csr_scause);
    rv64_csr_dump_common(cpu, csr_stval);
    rv64_csr_dump_common(cpu, csr_sip);
    printf("\n");
    printf("Protection and Translation\n");
    rv64_csr_dump_common(cpu, csr_satp);
    printf("\n");
    printf("Debug/Trace\n");
    rv64_csr_dump_common(cpu, csr_scontext);
    printf("\n");
    printf("Custom\n");
    rv64_csr_dump_common(cpu, csr_scyclecmp);
}

/**
 * @brief Dump the content of all counter related CSRs
 */
extern void rv64_csr_dump_counters(rv64_cpu_t *cpu)
{
    printf("\n");
    printf("Unprivileged Counters/Timers\n");
    rv64_csr_dump_common(cpu, csr_cycle);
    rv64_csr_dump_common(cpu, csr_time);
    rv64_csr_dump_common(cpu, csr_instret);
    printf("\n");
    for (int i = 0; i < 29; ++i) {
        rv64_csr_dump_common(cpu, csr_hpmcounter3 + i);
    }
    printf("\n");
    printf("Counter Setup\n");
    rv64_csr_dump_common(cpu, csr_mcountinhibit);
    for (int i = 0; i < 29; ++i) {
        rv64_csr_dump_common(cpu, csr_mhpmevent3 + i);
    }
}

/**
 * @brief Dump the content of selected CSRs
 */
extern void rv64_csr_dump_reduced(rv64_cpu_t *cpu)
{
    printf("\n");
    printf("Machine level CSRs\n");
    printf("\n");
    printf("Trap Setup\n");
    rv64_csr_dump_common(cpu, csr_mstatus);
    rv64_csr_dump_common(cpu, csr_medeleg);
    rv64_csr_dump_common(cpu, csr_mideleg);
    rv64_csr_dump_common(cpu, csr_mie);
    rv64_csr_dump_common(cpu, csr_mtvec);
    rv64_csr_dump_common(cpu, csr_mcounteren);
    printf("\n");
    printf("Trap Handling\n");
    rv64_csr_dump_common(cpu, csr_mscratch);
    rv64_csr_dump_common(cpu, csr_mepc);
    rv64_csr_dump_common(cpu, csr_mcause);
    rv64_csr_dump_common(cpu, csr_mtval);
    rv64_csr_dump_common(cpu, csr_mip);
    printf("\n\n");
    printf("Supervisor level CSRs\n");
    printf("\n");
    printf("Trap Setup\n");
    rv64_csr_dump_common(cpu, csr_sstatus);
    rv64_csr_dump_common(cpu, csr_sie);
    rv64_csr_dump_common(cpu, csr_stvec);
    rv64_csr_dump_common(cpu, csr_scounteren);
    printf("\n");
    printf("Trap Handling\n");
    rv64_csr_dump_common(cpu, csr_sscratch);
    rv64_csr_dump_common(cpu, csr_sepc);
    rv64_csr_dump_common(cpu, csr_scause);
    rv64_csr_dump_common(cpu, csr_stval);
    rv64_csr_dump_common(cpu, csr_sip);
    printf("\n");
    printf("Protection and Translation\n");
    rv64_csr_dump_common(cpu, csr_satp);
    printf("\n");
    printf("Custom\n");
    rv64_csr_dump_common(cpu, csr_scyclecmp);
}

/**
 * @brief Dump the content of the given CSR
 */
bool rv64_csr_dump(rv64_cpu_t *cpu, csr_num_t csr)
{
    ASSERT((csr >= 0 && csr < 0x1000));
    ASSERT(cpu != NULL);

    if (rv64_csr_name_table[csr] == NULL) {
        printf("Invalid CSR!\n");
        return false;
    }

    printf("%s (0x%03x):\n", rv64_csr_name_table[csr], csr);

    rv64_csr_dump_common(cpu, csr);
    return true;
}

/**
 * @brief Dump the content of the given CSR based on the name
 */
bool rv64_csr_dump_by_name(rv64_cpu_t *cpu, const char *name)
{
    ASSERT(cpu != NULL);
    for (int i = 0; i < 0x1000; ++i) {

        if (rv64_csr_name_table[i] == NULL) {
            continue;
        }

        if (strcmp(name, rv64_csr_name_table[i]) == 0) {
            return rv64_csr_dump(cpu, i);
        }
    }
    printf("Specified name is not a valid CSR!\n");
    return false;
}

extern bool rv64_csr_dump_command(rv64_cpu_t *cpu, const char *command)
{
    ASSERT(cpu != NULL);
    if (strcmp(command, mmode_command) == 0) {
        rv64_csr_dump_mmode(cpu);
        return true;
    } else if (strcmp(command, smode_command) == 0) {
        rv64_csr_dump_smode(cpu);
        return true;
    } else if (strcmp(command, counters_command) == 0) {
        rv64_csr_dump_counters(cpu);
        return true;
    } else if (strcmp(command, all_command) == 0) {
        rv64_csr_dump_all(cpu);
        return true;
    }
    return false;
}

static char *rv_pte_rsw_string(unsigned rsw)
{
    switch (rsw) {
    case 0b00:
        return "00";
    case 0b01:
        return "01";
    case 0b10:
        return "10";
    case 0b11:
        return "11";
    }
    assert(false && "Unreachable code, RSW has only 2 bits");
}

static void rv64_pte_dump(sv39_pte_t pte)
{
    printf("[ PPN: 0x%012lx RSW: %s %s%s%s%s %s%s%s%s ]",
            (uint64_t) pte.ppn,
            rv_pte_rsw_string(pte.rsw),
            pte.d ? "D" : "-",
            pte.a ? "A" : "-",
            pte.g ? "G" : "-",
            pte.u ? "U" : "-",
            pte.x ? "X" : "-",
            pte.w ? "W" : "-",
            pte.r ? "R" : "-",
            pte.v ? "V" : "-");
}

static void rv64_pte_addr_dump(ptr55_t pte_addr, ptr55_t pt_base_addr, uint64_t vpn_i)
{
    printf(RV64_DEBUG_INDENT "This entry ^ physical address: 0x%09lx = 0x%09lx + 0x%03lx * %d\n", pte_addr, pt_base_addr, vpn_i, RV64_PTESIZE);
}

static void rv64_pte_translation_step_dump(const char *header, sv39_pte_t pte, ptr55_t pte_addr, ptr55_t pt_base_addr, uint64_t vpn_i)
{
    printf("%s ", header);
    rv64_pte_dump(pte);
    printf("\n");
    rv64_pte_addr_dump(pte_addr, pt_base_addr, vpn_i);
}

static bool rv64_translation_dump_success(uint64_t virt, ptr36_t phys)
{
    printf("\nOK: 0x%09lx => 0x%09lx\n", virt, phys);
    return true;
}

extern bool rv64_translate_sv39_dump(rv64_cpu_t *cpu, ptr55_t root_pagetable_phys, uint64_t virt)
{
    ASSERT(cpu != NULL);
    ASSERT(IS_ALIGNED(root_pagetable_phys, RV64_PAGEBYTES));

    uint32_t vpn0 = (virt & 0x1FF000) >> 12;
    uint32_t vpn1 = (virt & 0x3FE00000) >> 21;
    uint32_t vpn2 = (virt & 0x7FC0000000) >> 30;

    printf("VPN[2]: 0x%03x VPN[1]: 0x%03x VPN[0]: 0x%03x page offset: 0x%03x\n", vpn2, vpn1, vpn0, (uint32_t) (virt & 0xFFF));

    ptr55_t a = root_pagetable_phys;
    ptr55_t pte_addr = a + vpn2 * RV64_PTESIZE;
    uint64_t pte_val = physmem_read64(cpu->csr.mhartid, pte_addr, false);
    sv39_pte_t pte = sv39_pte_from_uint(pte_val);

    rv64_pte_translation_step_dump("PTE1:", pte, pte_addr, a, vpn2);

    if (!sv39_is_pte_valid(pte)) {
        printf("\nPAGE FAULT - Invalid PTE on 1st level\n");
        return false;
    }

    if (sv39_is_pte_leaf(pte)) {
        if (sv39_pte_ppn0(pte) != 0 || sv39_pte_ppn1(pte) != 0) {
            printf("\nFATAL - Misaligned Gigapage (PPN[0] and PPN[1] should be 0 but is 0x%03lx and 0x%03lx)\n", (uint64_t) sv39_pte_ppn0(pte), (uint64_t) sv39_pte_ppn1(pte));
            return false;
        }

        ptr55_t phys = sv39_make_phys_from_ppn(virt, pte, true);
        return rv64_translation_dump_success(virt, phys);
    } else {
        a = sv39_pte_ppn_phys(pte);

        pte_addr = a + vpn1 * RV64_PTESIZE;
        pte_val = physmem_read64(cpu->csr.mhartid, pte_addr, false);
        pte = sv39_pte_from_uint(pte_val);

        rv64_pte_translation_step_dump("PTE2:", pte, pte_addr, a, vpn1);

        if (!sv39_is_pte_valid(pte)) {
            printf("\nPAGE FAULT - Invalid PTE in 2nd level\n");
            return false;
        }

        if (sv39_is_pte_leaf(pte)) {
            if (sv39_pte_ppn0(pte) != 0) {
                printf("\nFATAL - Misaligned Megapage (PPN[0] should be 0 but is 0x%03lx)\n", (uint64_t) sv39_pte_ppn0(pte));
                return false;
            }

            ptr55_t phys = sv39_make_phys_from_ppn(virt, pte, true);
            return rv64_translation_dump_success(virt, phys);
        } else {
            // if it's not a leaf, we go deeper

            a = sv39_pte_ppn_phys(pte);

            pte_addr = a + vpn0 * RV64_PTESIZE;
            pte_val = physmem_read64(cpu->csr.mhartid, pte_addr, false);
            pte = sv39_pte_from_uint(pte_val);

            rv64_pte_translation_step_dump("PTE3:", pte, pte_addr, a, vpn0);

            if (!sv39_is_pte_valid(pte)) {
                printf("\nPAGE FAULT - Invalid PTE in 3rd level\n");
                return false;
            }

            if (!sv39_is_pte_leaf(pte)) {
                printf("\nFATAL - 3rd level PTE is non leaf (no XWR bit set)\n");
                return false;
            }

            ptr36_t phys = sv39_make_phys_from_ppn(virt, pte, false);
            return rv64_translation_dump_success(virt, phys);
        }
    }
}

extern bool rv64_translate_dump(rv64_cpu_t *cpu, uint64_t addr)
{
    ASSERT(cpu != NULL);

    if (sv39_effective_priv(cpu) > rv_smode) {
        printf("M-mode Bare translation\n");
        return rv64_translation_dump_success(addr, addr);
    }

    rv64_csr_dump_common(cpu, csr_satp);

    if (rv_csr_satp_is_bare(cpu)) {
        return rv64_translation_dump_success(addr, addr);
    }

    unsigned asid = rv_csr_satp_asid(cpu);
    sv39_pte_t pte;
    sv39_page_type_t page_type;

    if (rv64_tlb_get_mapping(&cpu->tlb, asid, addr, &pte, &page_type, false)) {
        printf("TLB Hit!\n");

        if (!sv39_is_pte_valid(pte)) {
            printf("\nFATAL - Invalid TLB Entry PTE!\n");
            return false;
        }

        // implement alignment check for gigapage

        if (page_type == gigapage && (sv39_pte_ppn0(pte) != 0 || sv39_pte_ppn1(pte) != 0)) {
            printf("\nFATAL - Misaligned Gigapage TLB Entry!\n");
            return false;
        }

        if (page_type == megapage && sv39_pte_ppn0(pte) != 0) {
            printf("\nFATAL - Misaligned Megapage TLB Entry!\n");
            return false;
        }

        ptr55_t phys = sv39_make_phys_from_ppn(addr, pte, page_type);
        return rv64_translation_dump_success(addr, phys);
    }

    uint64_t ppn = rv_csr_satp_ppn(cpu);
    ptr55_t root_pagetable_phys = ((ptr55_t) ppn) << RV64_PAGESIZE;
    return rv64_translate_sv39_dump(cpu, root_pagetable_phys, addr);
}

static bool rv64_is_zero_pte(sv39_pte_t pte)
{
    return sv39_uint_from_pte(pte) == 0;
}

static bool rv64_should_dump_pte(sv39_pte_t pte, bool verbose)
{
    return !rv64_is_zero_pte(pte) && (pte.v || verbose);
}

/* Dump L0 page tables */
static void rv64_pagetable_dump_third_level_pte(rv64_cpu_t *cpu, bool verbose, sv39_pte_t pte, virt_t pte_offset)
{
    if (!rv64_should_dump_pte(pte, verbose)) {
        return;
    }

    printf(RV64_DEBUG_INDENT RV64_DEBUG_INDENT "0x%06lx: ", pte_offset);
    rv64_pte_dump(pte);
    printf("\n");
}

/* Dump L1 page tables */
static void rv64_pagetable_dump_second_level_pte(rv64_cpu_t *cpu, bool verbose, sv39_pte_t pte, virt_t pte_offset)
{
    if (!rv64_should_dump_pte(pte, verbose)) {
        return;
    }

    printf(RV64_DEBUG_INDENT "0x%06lx: ", pte_offset);
    rv64_pte_dump(pte);

    if (sv39_is_pte_leaf(pte)) {
        printf(" [ Megapage ]\n");
        return;
    }
    printf("\n");

    ptr36_t third_level_pagetable_addr = sv39_pte_ppn_phys(pte);

    for (ptr36_t offset = 0; offset < RV64_PAGEBYTES; offset += RV64_PTESIZE) {

        ptr36_t pte_addr = third_level_pagetable_addr + offset;
        uint64_t pte_val = physmem_read64(cpu->csr.mhartid, pte_addr, false);
        sv39_pte_t pte = sv39_pte_from_uint(pte_val);

        rv64_pagetable_dump_third_level_pte(cpu, verbose, pte, offset);
    }
}

/* Dump L2 page tables */
static void rv64_pagetable_dump_first_level_pte(rv64_cpu_t *cpu, bool verbose, sv39_pte_t pte, virt_t pte_offset)
{
    if (!rv64_should_dump_pte(pte, verbose)) {
        return;
    }

    printf("0x%06lx: ", pte_offset);
    rv64_pte_dump(pte);

    if (sv39_is_pte_leaf(pte)) {
        printf(" [ Gigapage ]\n");
        return;
    }
    printf("\n");

    ptr36_t second_level_pagetable_addr = sv39_pte_ppn_phys(pte);

    for (ptr36_t offset = 0; offset < RV64_PAGEBYTES; offset += RV64_PTESIZE) {

        ptr36_t pte_addr = second_level_pagetable_addr + offset;
        uint64_t pte_val = physmem_read64(cpu->csr.mhartid, pte_addr, false);
        sv39_pte_t pte = sv39_pte_from_uint(pte_val);

        rv64_pagetable_dump_second_level_pte(cpu, verbose, pte, offset);
    }
}

extern bool rv64_pagetable_dump_from_phys(rv64_cpu_t *cpu, ptr36_t root_pagetable_phys, bool verbose)
{
    ASSERT(cpu != NULL);
    ASSERT(IS_ALIGNED(root_pagetable_phys, RV64_PAGEBYTES));

    for (ptr36_t offset = 0; offset < RV64_PAGEBYTES; offset += RV64_PTESIZE) {
        ptr36_t pte_addr = root_pagetable_phys + offset;
        uint64_t pte_val = physmem_read64(cpu->csr.mhartid, pte_addr, false);
        sv39_pte_t pte = sv39_pte_from_uint(pte_val);
        rv64_pagetable_dump_first_level_pte(cpu, verbose, pte, offset);
    }

    return true;
}

bool rv64_pagetable_dump(rv64_cpu_t *cpu, bool verbose)
{
    ASSERT(cpu != NULL);
    if (sv39_effective_priv(cpu) > rv_smode) {
        error("Pagetable not active - M-mode Bare translation mode\n");
        return false;
    }

    if (rv_csr_satp_is_bare(cpu)) {
        error("Pagetable not active - Bare translation mode\n");
        return false;
    }

    rv64_csr_dump_common(cpu, csr_satp);
    uint64_t ppn = rv_csr_satp_ppn(cpu);

    ptr36_t root_pagetable_addr = ((ptr36_t) ppn) << RV64_PAGESIZE;
    rv64_pagetable_dump_from_phys(cpu, root_pagetable_addr, verbose);
    return true;
}
