$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_counter4bit $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 4 % count [3:0] $end
  $scope module dut $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 4 % count [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b0000 %
#5000
1#
b0001 %
#10000
0#
#15000
1#
1$
b0000 %
#20000
0#
#25000
1#
#30000
0#
#35000
1#
0$
b0001 %
#40000
0#
#45000
1#
b0010 %
#50000
0#
#55000
1#
b0011 %
#60000
0#
#65000
1#
b0100 %
#70000
0#
#75000
1#
b0101 %
#80000
0#
#85000
1#
b0110 %
#90000
0#
#95000
1#
b0111 %
#100000
0#
#105000
1#
b1000 %
#110000
0#
#115000
1#
b1001 %
#120000
0#
#125000
1#
b1010 %
#130000
0#
#135000
1#
b1011 %
#140000
0#
#145000
1#
b1100 %
#150000
0#
#155000
1#
b1101 %
#160000
0#
#165000
1#
b1110 %
#170000
0#
#175000
1#
b1111 %
#180000
0#
#185000
1#
b0000 %
#190000
0#
#195000
1#
b0001 %
#200000
0#
#205000
1#
b0010 %
#210000
0#
#215000
1#
b0011 %
#220000
0#
#225000
1#
b0100 %
#230000
0#
#235000
1#
b0101 %
#240000
0#
#245000
1#
b0110 %
#250000
0#
#255000
1#
b0111 %
#260000
0#
#265000
1#
b1000 %
#270000
0#
#275000
1#
b1001 %
#280000
0#
#285000
1#
b1010 %
#290000
0#
#295000
1#
b1011 %
#300000
0#
#305000
1#
b1100 %
#310000
0#
#315000
1#
b1101 %
#320000
0#
#325000
1#
b1110 %
#330000
0#
#335000
1#
b1111 %
#340000
0#
#345000
1#
b0000 %
#350000
0#
#355000
1#
b0001 %
