{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527064219631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527064219632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 10:30:19 2018 " "Processing started: Wed May 23 10:30:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527064219632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064219632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DTMF -c DSP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DTMF -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064219633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527064219886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527064219886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BP_v0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BP_v0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_v0-rtl " "Found design unit 1: BP_v0-rtl" {  } { { "BP_v0.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/BP_v0.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233423 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_v0 " "Found entity 1: BP_v0" {  } { { "BP_v0.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/BP_v0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "ADC.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/ADC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233424 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/ADC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BP_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BP_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_v1-rtl " "Found design unit 1: BP_v1-rtl" {  } { { "BP_v1.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/BP_v1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233425 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_v1 " "Found entity 1: BP_v1" {  } { { "BP_v1.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/BP_v1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capa2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 capa2-arq " "Found design unit 1: capa2-arq" {  } { { "capa2.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/capa2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233425 ""} { "Info" "ISGN_ENTITY_NAME" "1 capa2 " "Found entity 1: capa2" {  } { { "capa2.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/capa2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capa3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capa3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 capa3-arq " "Found design unit 1: capa3-arq" {  } { { "capa3.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/capa3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233426 ""} { "Info" "ISGN_ENTITY_NAME" "1 capa3 " "Found entity 1: capa3" {  } { { "capa3.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/capa3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527064233426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233426 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "enbable23 capa2.vhd(59) " "VHDL error at capa2.vhd(59): object \"enbable23\" is used but not declared" {  } { { "capa2.vhd" "" { Text "/home/jep/Documents/epsem/SE/projecte/codi/SE-p2/DTMF_P2_V1/capa2.vhd" 59 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1527064233427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527064233531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 23 10:30:33 2018 " "Processing ended: Wed May 23 10:30:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527064233531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527064233531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527064233531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527064233651 ""}
