// Seed: 3512944053
module module_0 (
    id_1
);
  inout wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic id_2;
  logic id_3;
  assign id_3[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 (id_4);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout tri id_3;
  output uwire id_2;
  input wire id_1;
  assign id_2 = id_3;
  assign id_2 = id_3 + -1;
  assign id_3 = 1;
endmodule
