Analysis & Synthesis report for Radar_FPGA
Fri Feb 10 19:53:51 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: RangeSensor:rangeSensor|TriggerGenerator:trigger_gen|Counter:trigg
 13. Parameter Settings for User Entity Instance: RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|Counter:CounterPulse
 14. Parameter Settings for User Entity Instance: SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: expandInput:inst
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "SONAR_DISPLAY:inst26|ip:ip1"
 18. Port Connectivity Checks: "RangeSensor:rangeSensor|TriggerGenerator:trigger_gen|Counter:trigg"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 10 19:53:51 2023       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Radar_FPGA                                  ;
; Top-level Entity Name              ; Radar_FPGA                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 297                                         ;
;     Total combinational functions  ; 277                                         ;
;     Dedicated logic registers      ; 131                                         ;
; Total registers                    ; 131                                         ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; Radar_FPGA         ; Radar_FPGA         ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; toBDC_DotON.vhd                  ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd                                  ;         ;
; toBDC_DotOFF.vhd                 ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd                                 ;         ;
; Radar_FPGA.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf                                   ;         ;
; expandInput.vhd                  ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/expandInput.vhd                                  ;         ;
; bin2bcd_sequential.v             ; yes             ; User Verilog HDL File              ; C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v                             ;         ;
; counter.vhd                      ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/counter.vhd                                      ;         ;
; Distance_Calculation.vhd         ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd                         ;         ;
; TriggerGenerator.vhd             ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd                             ;         ;
; RangeSensor.vhd                  ; yes             ; User VHDL File                     ; C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd                                  ;         ;
; ip.v                             ; yes             ; User Wizard-Generated File         ; C:/AlteraPrj/Radar_FPGA/ip.v                                             ;         ;
; SONAR_DISPLAY.v                  ; yes             ; User Verilog HDL File              ; C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v                                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/ip_altpll.v                   ; yes             ; Auto-Generated Megafunction        ; C:/AlteraPrj/Radar_FPGA/db/ip_altpll.v                                   ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 297         ;
;                                             ;             ;
; Total combinational functions               ; 277         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 138         ;
;     -- 3 input functions                    ; 57          ;
;     -- <=2 input functions                  ; 82          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 186         ;
;     -- arithmetic mode                      ; 91          ;
;                                             ;             ;
; Total registers                             ; 131         ;
;     -- Dedicated logic registers            ; 131         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 66          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_CLK~input ;
; Maximum fan-out                             ; 112         ;
; Total fan-out                               ; 1400        ;
; Average fan-out                             ; 2.59        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                      ; Entity Name          ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------+----------------------+--------------+
; |Radar_FPGA                             ; 277 (0)             ; 131 (65)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 66   ; 0            ; 0          ; |Radar_FPGA                                                                              ; Radar_FPGA           ; work         ;
;    |RangeSensor:rangeSensor|            ; 108 (0)             ; 46 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|RangeSensor:rangeSensor                                                      ; RangeSensor          ; work         ;
;       |Distance_Calculation:pulsewidth| ; 69 (47)             ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth                      ; Distance_Calculation ; work         ;
;          |Counter:CounterPulse|         ; 22 (22)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|Counter:CounterPulse ; Counter              ; work         ;
;       |TriggerGenerator:trigger_gen|    ; 39 (15)             ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|RangeSensor:rangeSensor|TriggerGenerator:trigger_gen                         ; TriggerGenerator     ; work         ;
;          |Counter:trigg|                ; 24 (24)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|RangeSensor:rangeSensor|TriggerGenerator:trigger_gen|Counter:trigg           ; Counter              ; work         ;
;    |SONAR_DISPLAY:inst26|               ; 95 (95)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|SONAR_DISPLAY:inst26                                                         ; SONAR_DISPLAY        ; work         ;
;       |ip:ip1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|SONAR_DISPLAY:inst26|ip:ip1                                                  ; ip                   ; work         ;
;          |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component                          ; altpll               ; work         ;
;             |ip_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component|ip_altpll:auto_generated ; ip_altpll            ; work         ;
;    |bin2bcd_sequential:inst8|           ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|bin2bcd_sequential:inst8                                                     ; bin2bcd_sequential   ; work         ;
;    |toBDC_DotOFF:inst1|                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|toBDC_DotOFF:inst1                                                           ; toBDC_DotOFF         ; work         ;
;    |toBDC_DotOFF:inst2|                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|toBDC_DotOFF:inst2                                                           ; toBDC_DotOFF         ; work         ;
;    |toBDC_DotON:inst10|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Radar_FPGA|toBDC_DotON:inst10                                                           ; toBDC_DotON          ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+---------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------------------+---------------------+------------------------+
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[0] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[1] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[2] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[3] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[4] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[5] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[6] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[7] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[8] ; i_echo              ; yes                    ;
; RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|distance[9] ; i_echo              ; yes                    ;
; Number of user-specified and inferred latches = 10                  ;                     ;                        ;
+---------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; inst5[10..18]                          ; Stuck at GND due to stuck port data_in ;
; inst21[7]                              ; Stuck at GND due to stuck port data_in ;
; inst18[1..3]                           ; Stuck at GND due to stuck port data_in ;
; inst17[2,3]                            ; Stuck at GND due to stuck port data_in ;
; inst18[0]                              ; Stuck at GND due to stuck port data_in ;
; inst17[1]                              ; Stuck at GND due to stuck port data_in ;
; inst24[0..5]                           ; Stuck at GND due to stuck port data_in ;
; inst17[0]                              ; Stuck at GND due to stuck port data_in ;
; inst23[0..5]                           ; Stuck at GND due to stuck port data_in ;
; inst22[1,2]                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+---------------+---------------------------+------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                           ;
+---------------+---------------------------+------------------------------------------------------------------+
; inst18[3]     ; Stuck at GND              ; inst24[5], inst24[4], inst24[3], inst24[2], inst24[1], inst24[0] ;
;               ; due to stuck port data_in ;                                                                  ;
; inst17[3]     ; Stuck at GND              ; inst23[5], inst23[4], inst23[3], inst23[2], inst23[1], inst23[0] ;
;               ; due to stuck port data_in ;                                                                  ;
+---------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 131   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 103   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RangeSensor:rangeSensor|TriggerGenerator:trigger_gen|Counter:trigg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|Counter:CounterPulse ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 22    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component ;
+-------------------------------+----------------------+-------------------------------------------+
; Parameter Name                ; Value                ; Type                                      ;
+-------------------------------+----------------------+-------------------------------------------+
; OPERATION_MODE                ; NORMAL               ; Untyped                                   ;
; PLL_TYPE                      ; AUTO                 ; Untyped                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip ; Untyped                                   ;
; QUALIFY_CONF_DONE             ; OFF                  ; Untyped                                   ;
; COMPENSATE_CLOCK              ; CLK0                 ; Untyped                                   ;
; SCAN_CHAIN                    ; LONG                 ; Untyped                                   ;
; PRIMARY_CLOCK                 ; INCLK0               ; Untyped                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                ; Signed Integer                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                    ; Untyped                                   ;
; GATE_LOCK_SIGNAL              ; NO                   ; Untyped                                   ;
; GATE_LOCK_COUNTER             ; 0                    ; Untyped                                   ;
; LOCK_HIGH                     ; 1                    ; Untyped                                   ;
; LOCK_LOW                      ; 1                    ; Untyped                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                    ; Untyped                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                    ; Untyped                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                  ; Untyped                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                  ; Untyped                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                  ; Untyped                                   ;
; SKIP_VCO                      ; OFF                  ; Untyped                                   ;
; SWITCH_OVER_COUNTER           ; 0                    ; Untyped                                   ;
; SWITCH_OVER_TYPE              ; AUTO                 ; Untyped                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0              ; Untyped                                   ;
; BANDWIDTH                     ; 0                    ; Untyped                                   ;
; BANDWIDTH_TYPE                ; AUTO                 ; Untyped                                   ;
; SPREAD_FREQUENCY              ; 0                    ; Untyped                                   ;
; DOWN_SPREAD                   ; 0                    ; Untyped                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                  ; Untyped                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                  ; Untyped                                   ;
; CLK9_MULTIPLY_BY              ; 0                    ; Untyped                                   ;
; CLK8_MULTIPLY_BY              ; 0                    ; Untyped                                   ;
; CLK7_MULTIPLY_BY              ; 0                    ; Untyped                                   ;
; CLK6_MULTIPLY_BY              ; 0                    ; Untyped                                   ;
; CLK5_MULTIPLY_BY              ; 1                    ; Untyped                                   ;
; CLK4_MULTIPLY_BY              ; 1                    ; Untyped                                   ;
; CLK3_MULTIPLY_BY              ; 1                    ; Untyped                                   ;
; CLK2_MULTIPLY_BY              ; 1                    ; Untyped                                   ;
; CLK1_MULTIPLY_BY              ; 1                    ; Untyped                                   ;
; CLK0_MULTIPLY_BY              ; 1                    ; Signed Integer                            ;
; CLK9_DIVIDE_BY                ; 0                    ; Untyped                                   ;
; CLK8_DIVIDE_BY                ; 0                    ; Untyped                                   ;
; CLK7_DIVIDE_BY                ; 0                    ; Untyped                                   ;
; CLK6_DIVIDE_BY                ; 0                    ; Untyped                                   ;
; CLK5_DIVIDE_BY                ; 1                    ; Untyped                                   ;
; CLK4_DIVIDE_BY                ; 1                    ; Untyped                                   ;
; CLK3_DIVIDE_BY                ; 1                    ; Untyped                                   ;
; CLK2_DIVIDE_BY                ; 1                    ; Untyped                                   ;
; CLK1_DIVIDE_BY                ; 1                    ; Untyped                                   ;
; CLK0_DIVIDE_BY                ; 2                    ; Signed Integer                            ;
; CLK9_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK8_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK7_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK6_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK5_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK4_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK3_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK2_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK1_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK0_PHASE_SHIFT              ; 0                    ; Untyped                                   ;
; CLK5_TIME_DELAY               ; 0                    ; Untyped                                   ;
; CLK4_TIME_DELAY               ; 0                    ; Untyped                                   ;
; CLK3_TIME_DELAY               ; 0                    ; Untyped                                   ;
; CLK2_TIME_DELAY               ; 0                    ; Untyped                                   ;
; CLK1_TIME_DELAY               ; 0                    ; Untyped                                   ;
; CLK0_TIME_DELAY               ; 0                    ; Untyped                                   ;
; CLK9_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK8_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK7_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK6_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK5_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK4_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK3_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK2_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK1_DUTY_CYCLE               ; 50                   ; Untyped                                   ;
; CLK0_DUTY_CYCLE               ; 50                   ; Signed Integer                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                                   ;
; LOCK_WINDOW_UI                ;  0.05                ; Untyped                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED               ; Untyped                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED               ; Untyped                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED               ; Untyped                                   ;
; DPA_MULTIPLY_BY               ; 0                    ; Untyped                                   ;
; DPA_DIVIDE_BY                 ; 1                    ; Untyped                                   ;
; DPA_DIVIDER                   ; 0                    ; Untyped                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                    ; Untyped                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                    ; Untyped                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                    ; Untyped                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                    ; Untyped                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                    ; Untyped                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                    ; Untyped                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                    ; Untyped                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                    ; Untyped                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                    ; Untyped                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                    ; Untyped                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                    ; Untyped                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                    ; Untyped                                   ;
; EXTCLK3_TIME_DELAY            ; 0                    ; Untyped                                   ;
; EXTCLK2_TIME_DELAY            ; 0                    ; Untyped                                   ;
; EXTCLK1_TIME_DELAY            ; 0                    ; Untyped                                   ;
; EXTCLK0_TIME_DELAY            ; 0                    ; Untyped                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                   ; Untyped                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                   ; Untyped                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                   ; Untyped                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                   ; Untyped                                   ;
; VCO_MULTIPLY_BY               ; 0                    ; Untyped                                   ;
; VCO_DIVIDE_BY                 ; 0                    ; Untyped                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                    ; Untyped                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                    ; Untyped                                   ;
; VCO_MIN                       ; 0                    ; Untyped                                   ;
; VCO_MAX                       ; 0                    ; Untyped                                   ;
; VCO_CENTER                    ; 0                    ; Untyped                                   ;
; PFD_MIN                       ; 0                    ; Untyped                                   ;
; PFD_MAX                       ; 0                    ; Untyped                                   ;
; M_INITIAL                     ; 0                    ; Untyped                                   ;
; M                             ; 0                    ; Untyped                                   ;
; N                             ; 1                    ; Untyped                                   ;
; M2                            ; 1                    ; Untyped                                   ;
; N2                            ; 1                    ; Untyped                                   ;
; SS                            ; 1                    ; Untyped                                   ;
; C0_HIGH                       ; 0                    ; Untyped                                   ;
; C1_HIGH                       ; 0                    ; Untyped                                   ;
; C2_HIGH                       ; 0                    ; Untyped                                   ;
; C3_HIGH                       ; 0                    ; Untyped                                   ;
; C4_HIGH                       ; 0                    ; Untyped                                   ;
; C5_HIGH                       ; 0                    ; Untyped                                   ;
; C6_HIGH                       ; 0                    ; Untyped                                   ;
; C7_HIGH                       ; 0                    ; Untyped                                   ;
; C8_HIGH                       ; 0                    ; Untyped                                   ;
; C9_HIGH                       ; 0                    ; Untyped                                   ;
; C0_LOW                        ; 0                    ; Untyped                                   ;
; C1_LOW                        ; 0                    ; Untyped                                   ;
; C2_LOW                        ; 0                    ; Untyped                                   ;
; C3_LOW                        ; 0                    ; Untyped                                   ;
; C4_LOW                        ; 0                    ; Untyped                                   ;
; C5_LOW                        ; 0                    ; Untyped                                   ;
; C6_LOW                        ; 0                    ; Untyped                                   ;
; C7_LOW                        ; 0                    ; Untyped                                   ;
; C8_LOW                        ; 0                    ; Untyped                                   ;
; C9_LOW                        ; 0                    ; Untyped                                   ;
; C0_INITIAL                    ; 0                    ; Untyped                                   ;
; C1_INITIAL                    ; 0                    ; Untyped                                   ;
; C2_INITIAL                    ; 0                    ; Untyped                                   ;
; C3_INITIAL                    ; 0                    ; Untyped                                   ;
; C4_INITIAL                    ; 0                    ; Untyped                                   ;
; C5_INITIAL                    ; 0                    ; Untyped                                   ;
; C6_INITIAL                    ; 0                    ; Untyped                                   ;
; C7_INITIAL                    ; 0                    ; Untyped                                   ;
; C8_INITIAL                    ; 0                    ; Untyped                                   ;
; C9_INITIAL                    ; 0                    ; Untyped                                   ;
; C0_MODE                       ; BYPASS               ; Untyped                                   ;
; C1_MODE                       ; BYPASS               ; Untyped                                   ;
; C2_MODE                       ; BYPASS               ; Untyped                                   ;
; C3_MODE                       ; BYPASS               ; Untyped                                   ;
; C4_MODE                       ; BYPASS               ; Untyped                                   ;
; C5_MODE                       ; BYPASS               ; Untyped                                   ;
; C6_MODE                       ; BYPASS               ; Untyped                                   ;
; C7_MODE                       ; BYPASS               ; Untyped                                   ;
; C8_MODE                       ; BYPASS               ; Untyped                                   ;
; C9_MODE                       ; BYPASS               ; Untyped                                   ;
; C0_PH                         ; 0                    ; Untyped                                   ;
; C1_PH                         ; 0                    ; Untyped                                   ;
; C2_PH                         ; 0                    ; Untyped                                   ;
; C3_PH                         ; 0                    ; Untyped                                   ;
; C4_PH                         ; 0                    ; Untyped                                   ;
; C5_PH                         ; 0                    ; Untyped                                   ;
; C6_PH                         ; 0                    ; Untyped                                   ;
; C7_PH                         ; 0                    ; Untyped                                   ;
; C8_PH                         ; 0                    ; Untyped                                   ;
; C9_PH                         ; 0                    ; Untyped                                   ;
; L0_HIGH                       ; 1                    ; Untyped                                   ;
; L1_HIGH                       ; 1                    ; Untyped                                   ;
; G0_HIGH                       ; 1                    ; Untyped                                   ;
; G1_HIGH                       ; 1                    ; Untyped                                   ;
; G2_HIGH                       ; 1                    ; Untyped                                   ;
; G3_HIGH                       ; 1                    ; Untyped                                   ;
; E0_HIGH                       ; 1                    ; Untyped                                   ;
; E1_HIGH                       ; 1                    ; Untyped                                   ;
; E2_HIGH                       ; 1                    ; Untyped                                   ;
; E3_HIGH                       ; 1                    ; Untyped                                   ;
; L0_LOW                        ; 1                    ; Untyped                                   ;
; L1_LOW                        ; 1                    ; Untyped                                   ;
; G0_LOW                        ; 1                    ; Untyped                                   ;
; G1_LOW                        ; 1                    ; Untyped                                   ;
; G2_LOW                        ; 1                    ; Untyped                                   ;
; G3_LOW                        ; 1                    ; Untyped                                   ;
; E0_LOW                        ; 1                    ; Untyped                                   ;
; E1_LOW                        ; 1                    ; Untyped                                   ;
; E2_LOW                        ; 1                    ; Untyped                                   ;
; E3_LOW                        ; 1                    ; Untyped                                   ;
; L0_INITIAL                    ; 1                    ; Untyped                                   ;
; L1_INITIAL                    ; 1                    ; Untyped                                   ;
; G0_INITIAL                    ; 1                    ; Untyped                                   ;
; G1_INITIAL                    ; 1                    ; Untyped                                   ;
; G2_INITIAL                    ; 1                    ; Untyped                                   ;
; G3_INITIAL                    ; 1                    ; Untyped                                   ;
; E0_INITIAL                    ; 1                    ; Untyped                                   ;
; E1_INITIAL                    ; 1                    ; Untyped                                   ;
; E2_INITIAL                    ; 1                    ; Untyped                                   ;
; E3_INITIAL                    ; 1                    ; Untyped                                   ;
; L0_MODE                       ; BYPASS               ; Untyped                                   ;
; L1_MODE                       ; BYPASS               ; Untyped                                   ;
; G0_MODE                       ; BYPASS               ; Untyped                                   ;
; G1_MODE                       ; BYPASS               ; Untyped                                   ;
; G2_MODE                       ; BYPASS               ; Untyped                                   ;
; G3_MODE                       ; BYPASS               ; Untyped                                   ;
; E0_MODE                       ; BYPASS               ; Untyped                                   ;
; E1_MODE                       ; BYPASS               ; Untyped                                   ;
; E2_MODE                       ; BYPASS               ; Untyped                                   ;
; E3_MODE                       ; BYPASS               ; Untyped                                   ;
; L0_PH                         ; 0                    ; Untyped                                   ;
; L1_PH                         ; 0                    ; Untyped                                   ;
; G0_PH                         ; 0                    ; Untyped                                   ;
; G1_PH                         ; 0                    ; Untyped                                   ;
; G2_PH                         ; 0                    ; Untyped                                   ;
; G3_PH                         ; 0                    ; Untyped                                   ;
; E0_PH                         ; 0                    ; Untyped                                   ;
; E1_PH                         ; 0                    ; Untyped                                   ;
; E2_PH                         ; 0                    ; Untyped                                   ;
; E3_PH                         ; 0                    ; Untyped                                   ;
; M_PH                          ; 0                    ; Untyped                                   ;
; C1_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C2_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C3_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C4_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C5_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C6_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C7_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C8_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; C9_USE_CASC_IN                ; OFF                  ; Untyped                                   ;
; CLK0_COUNTER                  ; G0                   ; Untyped                                   ;
; CLK1_COUNTER                  ; G0                   ; Untyped                                   ;
; CLK2_COUNTER                  ; G0                   ; Untyped                                   ;
; CLK3_COUNTER                  ; G0                   ; Untyped                                   ;
; CLK4_COUNTER                  ; G0                   ; Untyped                                   ;
; CLK5_COUNTER                  ; G0                   ; Untyped                                   ;
; CLK6_COUNTER                  ; E0                   ; Untyped                                   ;
; CLK7_COUNTER                  ; E1                   ; Untyped                                   ;
; CLK8_COUNTER                  ; E2                   ; Untyped                                   ;
; CLK9_COUNTER                  ; E3                   ; Untyped                                   ;
; L0_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; L1_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; G0_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; G1_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; G2_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; G3_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; E0_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; E1_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; E2_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; E3_TIME_DELAY                 ; 0                    ; Untyped                                   ;
; M_TIME_DELAY                  ; 0                    ; Untyped                                   ;
; N_TIME_DELAY                  ; 0                    ; Untyped                                   ;
; EXTCLK3_COUNTER               ; E3                   ; Untyped                                   ;
; EXTCLK2_COUNTER               ; E2                   ; Untyped                                   ;
; EXTCLK1_COUNTER               ; E1                   ; Untyped                                   ;
; EXTCLK0_COUNTER               ; E0                   ; Untyped                                   ;
; ENABLE0_COUNTER               ; L0                   ; Untyped                                   ;
; ENABLE1_COUNTER               ; L0                   ; Untyped                                   ;
; CHARGE_PUMP_CURRENT           ; 2                    ; Untyped                                   ;
; LOOP_FILTER_R                 ;  1.000000            ; Untyped                                   ;
; LOOP_FILTER_C                 ; 5                    ; Untyped                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                 ; Untyped                                   ;
; LOOP_FILTER_R_BITS            ; 9999                 ; Untyped                                   ;
; LOOP_FILTER_C_BITS            ; 9999                 ; Untyped                                   ;
; VCO_POST_SCALE                ; 0                    ; Untyped                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                    ; Untyped                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                    ; Untyped                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                    ; Untyped                                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10               ; Untyped                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK0                     ; PORT_USED            ; Untyped                                   ;
; PORT_CLK1                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK2                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK3                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK4                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK5                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK6                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK7                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK8                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLK9                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_INCLK1                   ; PORT_UNUSED          ; Untyped                                   ;
; PORT_INCLK0                   ; PORT_USED            ; Untyped                                   ;
; PORT_FBIN                     ; PORT_UNUSED          ; Untyped                                   ;
; PORT_PLLENA                   ; PORT_UNUSED          ; Untyped                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED          ; Untyped                                   ;
; PORT_ARESET                   ; PORT_USED            ; Untyped                                   ;
; PORT_PFDENA                   ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED          ; Untyped                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_LOCKED                   ; PORT_USED            ; Untyped                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED          ; Untyped                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED          ; Untyped                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED          ; Untyped                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED          ; Untyped                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED          ; Untyped                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED          ; Untyped                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY    ; Untyped                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY    ; Untyped                                   ;
; M_TEST_SOURCE                 ; 5                    ; Untyped                                   ;
; C0_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C1_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C2_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C3_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C4_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C5_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C6_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C7_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C8_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; C9_TEST_SOURCE                ; 5                    ; Untyped                                   ;
; CBXI_PARAMETER                ; ip_altpll            ; Untyped                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                 ; Untyped                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                    ; Untyped                                   ;
; WIDTH_CLOCK                   ; 5                    ; Signed Integer                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                    ; Untyped                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                  ; Untyped                                   ;
; DEVICE_FAMILY                 ; MAX 10               ; Untyped                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED               ; Untyped                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                  ; Untyped                                   ;
; AUTO_CARRY_CHAINS             ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS           ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                  ; IGNORE_CASCADE                            ;
+-------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: expandInput:inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; i_n            ; 10    ; Signed Integer                       ;
; o_n            ; 19    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 1                                                   ;
; Entity Instance               ; SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "SONAR_DISPLAY:inst26|ip:ip1" ;
+--------+--------+----------+----------------------------+
; Port   ; Type   ; Severity ; Details                    ;
+--------+--------+----------+----------------------------+
; areset ; Input  ; Info     ; Stuck at GND               ;
; locked ; Output ; Info     ; Explicitly unconnected     ;
+--------+--------+----------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RangeSensor:rangeSensor|TriggerGenerator:trigger_gen|Counter:trigg" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 131                         ;
;     CLR               ; 82                          ;
;     ENA CLR           ; 21                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 279                         ;
;     arith             ; 91                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 24                          ;
;     normal            ; 188                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 138                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.40                        ;
; Average LUT depth     ; 3.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Feb 10 19:53:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Radar_FPGA -c Radar_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tobdc_doton.vhd
    Info (12022): Found design unit 1: toBDC_DotON-rtl File: C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd Line: 14
    Info (12023): Found entity 1: toBDC_DotON File: C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tobdc_dotoff.vhd
    Info (12022): Found design unit 1: toBDC_DotOFF-rtl File: C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd Line: 14
    Info (12023): Found entity 1: toBDC_DotOFF File: C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file radar_fpga.bdf
    Info (12023): Found entity 1: Radar_FPGA
Info (12021): Found 2 design units, including 1 entities, in source file num_to_bcd.vhd
    Info (12022): Found design unit 1: NUM_to_BCD-rtl File: C:/AlteraPrj/Radar_FPGA/NUM_to_BCD.vhd Line: 17
    Info (12023): Found entity 1: NUM_to_BCD File: C:/AlteraPrj/Radar_FPGA/NUM_to_BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file expandinput.vhd
    Info (12022): Found design unit 1: expandInput-rtl File: C:/AlteraPrj/Radar_FPGA/expandInput.vhd Line: 15
    Info (12023): Found entity 1: expandInput File: C:/AlteraPrj/Radar_FPGA/expandInput.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider.vhd
    Info (12022): Found design unit 1: clockdivider-rtl File: C:/AlteraPrj/Radar_FPGA/clockdivider.vhd Line: 22
    Info (12023): Found entity 1: clockdivider File: C:/AlteraPrj/Radar_FPGA/clockdivider.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd_sequential.v
    Info (12023): Found entity 1: bin2bcd_sequential File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-RTL File: C:/AlteraPrj/Radar_FPGA/counter.vhd Line: 13
    Info (12023): Found entity 1: Counter File: C:/AlteraPrj/Radar_FPGA/counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file distance_calculation.vhd
    Info (12022): Found design unit 1: Distance_Calculation-RTL File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 13
    Info (12023): Found entity 1: Distance_Calculation File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ultrasonicinterface.vhd
    Info (12022): Found design unit 1: ultrasonic-rtl File: C:/AlteraPrj/Radar_FPGA/UltrasonicInterface.vhd Line: 14
    Info (12023): Found entity 1: ultrasonic File: C:/AlteraPrj/Radar_FPGA/UltrasonicInterface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file triggergenerator.vhd
    Info (12022): Found design unit 1: TriggerGenerator-RTL File: C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd Line: 10
    Info (12023): Found entity 1: TriggerGenerator File: C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rangesensor.vhd
    Info (12022): Found design unit 1: RangeSensor-behavioral File: C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd Line: 15
    Info (12023): Found entity 1: RangeSensor File: C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ip.v
    Info (12023): Found entity 1: ip File: C:/AlteraPrj/Radar_FPGA/ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sonar_display.v
    Info (12023): Found entity 1: SONAR_DISPLAY File: C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v Line: 6
Info (12127): Elaborating entity "Radar_FPGA" for the top level hierarchy
Info (12128): Elaborating entity "RangeSensor" for hierarchy "RangeSensor:rangeSensor"
Info (12128): Elaborating entity "TriggerGenerator" for hierarchy "RangeSensor:rangeSensor|TriggerGenerator:trigger_gen" File: C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd Line: 41
Warning (10492): VHDL Process Statement warning at TriggerGenerator.vhd(30): signal "outputCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd Line: 30
Warning (10492): VHDL Process Statement warning at TriggerGenerator.vhd(36): signal "outputCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd Line: 36
Info (12128): Elaborating entity "Counter" for hierarchy "RangeSensor:rangeSensor|TriggerGenerator:trigger_gen|Counter:trigg" File: C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd Line: 23
Info (12128): Elaborating entity "Distance_Calculation" for hierarchy "RangeSensor:rangeSensor|Distance_Calculation:pulsewidth" File: C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd Line: 46
Warning (10492): VHDL Process Statement warning at Distance_Calculation.vhd(40): signal "Pulse_width" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 40
Warning (10631): VHDL Process Statement warning at Distance_Calculation.vhd(27): inferring latch(es) for signal or variable "distance", which holds its previous value in one or more paths through the process File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[0]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[1]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[2]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[3]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[4]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[5]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[6]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[7]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[8]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (10041): Inferred latch for "distance[9]" at Distance_Calculation.vhd(27) File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 27
Info (12128): Elaborating entity "Counter" for hierarchy "RangeSensor:rangeSensor|Distance_Calculation:pulsewidth|Counter:CounterPulse" File: C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd Line: 25
Info (12128): Elaborating entity "SONAR_DISPLAY" for hierarchy "SONAR_DISPLAY:inst26"
Warning (10230): Verilog HDL assignment warning at SONAR_DISPLAY.v(42): truncated value with size 32 to match size of target (10) File: C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v Line: 42
Warning (10230): Verilog HDL assignment warning at SONAR_DISPLAY.v(52): truncated value with size 32 to match size of target (10) File: C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v Line: 52
Warning (10230): Verilog HDL assignment warning at SONAR_DISPLAY.v(61): truncated value with size 32 to match size of target (1) File: C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v Line: 61
Warning (10230): Verilog HDL assignment warning at SONAR_DISPLAY.v(62): truncated value with size 32 to match size of target (1) File: C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v Line: 62
Info (12128): Elaborating entity "ip" for hierarchy "SONAR_DISPLAY:inst26|ip:ip1" File: C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component" File: C:/AlteraPrj/Radar_FPGA/ip.v Line: 104
Info (12130): Elaborated megafunction instantiation "SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component" File: C:/AlteraPrj/Radar_FPGA/ip.v Line: 104
Info (12133): Instantiated megafunction "SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component" with the following parameter: File: C:/AlteraPrj/Radar_FPGA/ip.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_altpll.v
    Info (12023): Found entity 1: ip_altpll File: C:/AlteraPrj/Radar_FPGA/db/ip_altpll.v Line: 31
Info (12128): Elaborating entity "ip_altpll" for hierarchy "SONAR_DISPLAY:inst26|ip:ip1|altpll:altpll_component|ip_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "toBDC_DotOFF" for hierarchy "toBDC_DotOFF:inst2"
Info (12128): Elaborating entity "bin2bcd_sequential" for hierarchy "bin2bcd_sequential:inst8"
Warning (10230): Verilog HDL assignment warning at bin2bcd_sequential.v(13): truncated value with size 32 to match size of target (4) File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 13
Warning (10230): Verilog HDL assignment warning at bin2bcd_sequential.v(14): truncated value with size 32 to match size of target (4) File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 14
Warning (10230): Verilog HDL assignment warning at bin2bcd_sequential.v(15): truncated value with size 32 to match size of target (4) File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 15
Warning (10230): Verilog HDL assignment warning at bin2bcd_sequential.v(16): truncated value with size 32 to match size of target (4) File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 16
Warning (10230): Verilog HDL assignment warning at bin2bcd_sequential.v(17): truncated value with size 32 to match size of target (4) File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 17
Warning (10230): Verilog HDL assignment warning at bin2bcd_sequential.v(18): truncated value with size 32 to match size of target (4) File: C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v Line: 18
Info (12128): Elaborating entity "expandInput" for hierarchy "expandInput:inst"
Info (12128): Elaborating entity "toBDC_DotON" for hierarchy "toBDC_DotON:inst10"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outputBCD2[7]" is stuck at GND
    Warning (13410): Pin "outputBCD3[2]" is stuck at GND
    Warning (13410): Pin "outputBCD3[1]" is stuck at GND
    Warning (13410): Pin "outputBCD4[5]" is stuck at GND
    Warning (13410): Pin "outputBCD4[4]" is stuck at GND
    Warning (13410): Pin "outputBCD4[3]" is stuck at GND
    Warning (13410): Pin "outputBCD4[2]" is stuck at GND
    Warning (13410): Pin "outputBCD4[1]" is stuck at GND
    Warning (13410): Pin "outputBCD4[0]" is stuck at GND
    Warning (13410): Pin "outputBCD5[5]" is stuck at GND
    Warning (13410): Pin "outputBCD5[4]" is stuck at GND
    Warning (13410): Pin "outputBCD5[3]" is stuck at GND
    Warning (13410): Pin "outputBCD5[2]" is stuck at GND
    Warning (13410): Pin "outputBCD5[1]" is stuck at GND
    Warning (13410): Pin "outputBCD5[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 375 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 308 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Fri Feb 10 19:53:51 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:47


