// Seed: 847838476
module module_0;
  wire id_2;
  assign id_1[1] = 1'b0;
endmodule
module module_1 (
    input tri0 id_0
    , id_11,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9
);
  assign id_11 = 1;
  always @(*) id_5 = id_8;
  assign id_5 = 1'b0;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
endmodule
