 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : PE
Version: O-2018.06-SP5-1
Date   : Sat Apr  9 21:19:23 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: in_w[7] (input port clocked by clk)
  Endpoint: out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[7] (in)                             0.06       0.16 r
  U410/Y (INVX2TS)                         0.11       0.26 f
  U384/Y (INVX2TS)                         0.11       0.38 r
  U387/Y (XOR2X2TS)                        0.30       0.67 r
  U449/Y (NAND2X2TS)                       0.19       0.87 f
  U448/Y (OAI22X1TS)                       0.24       1.11 r
  U574/CO (ADDFHX2TS)                      0.64       1.74 r
  U477/Y (OAI2BB1X4TS)                     0.11       1.85 f
  U476/Y (OAI2BB1X4TS)                     0.10       1.95 r
  U516/S (ADDFHX4TS)                       0.54       2.49 r
  U485/Y (NOR2X8TS)                        0.09       2.58 f
  U496/Y (NOR2X8TS)                        0.10       2.69 r
  U483/Y (NAND2BX4TS)                      0.10       2.79 f
  U479/Y (OAI21X4TS)                       0.18       2.97 r
  U284/Y (CLKINVX6TS)                      0.14       3.10 f
  U186/Y (INVX6TS)                         0.09       3.19 r
  U88/Y (INVX4TS)                          0.05       3.24 f
  U84/Y (INVX4TS)                          0.08       3.32 r
  U366/Y (AOI21X4TS)                       0.09       3.41 f
  U363/Y (XOR2X4TS)                        0.15       3.56 f
  U58/Y (OAI22X1TS)                        0.13       3.69 r
  out_reg_21_/D (DFFHQX1TS)                0.00       3.69 r
  data arrival time                                   3.69

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_21_/CK (DFFHQX1TS)               0.00       3.99 r
  library setup time                      -0.30       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.69
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[7] (input port clocked by clk)
  Endpoint: out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[7] (in)                             0.06       0.16 r
  U410/Y (INVX2TS)                         0.11       0.26 f
  U385/Y (INVX2TS)                         0.11       0.38 r
  U374/Y (INVX2TS)                         0.10       0.47 f
  U619/Y (NOR2X1TS)                        0.16       0.63 r
  U109/S (CMPR32X2TS)                      0.84       1.47 f
  U213/Y (OAI2BB1X2TS)                     0.13       1.60 r
  U467/Y (OAI2BB1X1TS)                     0.12       1.72 f
  U293/CO (ADDFHX2TS)                      0.31       2.03 f
  U357/Y (OR2X2TS)                         0.34       2.36 f
  U491/Y (AOI21X2TS)                       0.24       2.60 r
  U382/Y (OAI21X2TS)                       0.15       2.75 f
  U377/Y (CLKBUFX2TS)                      0.23       2.98 f
  U438/Y (INVX2TS)                         0.09       3.07 r
  U699/Y (OAI21X1TS)                       0.12       3.19 f
  U700/Y (AOI21X2TS)                       0.18       3.36 r
  U701/Y (XOR2X4TS)                        0.17       3.53 r
  U64/Y (OAI22X1TS)                        0.13       3.66 f
  out_reg_17_/D (DFFQX1TS)                 0.00       3.66 f
  data arrival time                                   3.66

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_17_/CK (DFFQX1TS)                0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.66
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[4] (input port clocked by clk)
  Endpoint: out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[4] (in)                             0.04       0.14 r
  U413/Y (INVX2TS)                         0.07       0.22 f
  U321/Y (INVX2TS)                         0.13       0.34 r
  U486/Y (XNOR2X4TS)                       0.20       0.54 r
  U450/Y (INVX2TS)                         0.15       0.70 f
  U452/Y (INVX2TS)                         0.15       0.84 r
  U453/Y (OAI2BB1X1TS)                     0.35       1.19 r
  U470/Y (XOR2X4TS)                        0.21       1.41 r
  U469/Y (XOR2X4TS)                        0.28       1.68 r
  U622/CO (ADDFHX2TS)                      0.44       2.12 r
  U280/Y (NOR2X2TS)                        0.07       2.20 f
  U96/Y (CLKINVX2TS)                       0.09       2.29 r
  U466/Y (NAND2X4TS)                       0.09       2.38 f
  U358/Y (NOR2X1TS)                        0.20       2.58 r
  U393/Y (INVX2TS)                         0.15       2.73 f
  U394/Y (INVX2TS)                         0.10       2.83 r
  U631/Y (NAND2X1TS)                       0.11       2.93 f
  U301/Y (NOR2XLTS)                        0.21       3.15 r
  U693/Y (AOI21X1TS)                       0.17       3.32 f
  U694/Y (XOR2X1TS)                        0.23       3.55 f
  U695/Y (OAI22X1TS)                       0.15       3.70 r
  out_reg_19_/D (DFFQX1TS)                 0.00       3.70 r
  data arrival time                                   3.70

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_19_/CK (DFFQX1TS)                0.00       3.99 r
  library setup time                      -0.29       3.70
  data required time                                  3.70
  -----------------------------------------------------------
  data required time                                  3.70
  data arrival time                                  -3.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[7] (input port clocked by clk)
  Endpoint: out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[7] (in)                             0.06       0.16 r
  U410/Y (INVX2TS)                         0.11       0.26 f
  U385/Y (INVX2TS)                         0.11       0.38 r
  U374/Y (INVX2TS)                         0.10       0.47 f
  U619/Y (NOR2X1TS)                        0.16       0.63 r
  U109/S (CMPR32X2TS)                      0.84       1.47 f
  U213/Y (OAI2BB1X2TS)                     0.13       1.60 r
  U467/Y (OAI2BB1X1TS)                     0.12       1.72 f
  U293/CO (ADDFHX2TS)                      0.31       2.03 f
  U357/Y (OR2X2TS)                         0.34       2.36 f
  U491/Y (AOI21X2TS)                       0.24       2.60 r
  U382/Y (OAI21X2TS)                       0.15       2.75 f
  U377/Y (CLKBUFX2TS)                      0.23       2.98 f
  U438/Y (INVX2TS)                         0.09       3.07 r
  U318/Y (OAI21XLTS)                       0.11       3.18 f
  U682/Y (AOI21X1TS)                       0.16       3.34 r
  U70/Y (XOR2X1TS)                         0.26       3.60 f
  U504/Y (OAI22X2TS)                       0.16       3.76 r
  out_reg_30_/D (DFFHQX4TS)                0.00       3.76 r
  data arrival time                                   3.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_30_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.23       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U372/Y (INVX2TS)                         0.09       3.16 f
  U276/Y (AOI21X2TS)                       0.18       3.34 r
  U275/Y (XOR2X2TS)                        0.18       3.52 r
  U325/Y (OAI22X1TS)                       0.15       3.67 f
  out_reg_18_/D (DFFQX2TS)                 0.00       3.67 f
  data arrival time                                   3.67

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_18_/CK (DFFQX2TS)                0.00       3.99 r
  library setup time                      -0.32       3.67
  data required time                                  3.67
  -----------------------------------------------------------
  data required time                                  3.67
  data arrival time                                  -3.67
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U186/Y (INVX6TS)                         0.06       3.14 f
  U88/Y (INVX4TS)                          0.06       3.19 r
  U84/Y (INVX4TS)                          0.06       3.25 f
  U371/Y (AOI21X2TS)                       0.18       3.43 r
  U490/Y (XNOR2X4TS)                       0.18       3.61 r
  U268/Y (OAI22X2TS)                       0.13       3.74 f
  out_reg_15_/D (DFFHQX4TS)                0.00       3.74 f
  data arrival time                                   3.74

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_15_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.25       3.74
  data required time                                  3.74
  -----------------------------------------------------------
  data required time                                  3.74
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U372/Y (INVX2TS)                         0.09       3.16 f
  U686/Y (AOI21X1TS)                       0.17       3.34 r
  U143/Y (XOR2X1TS)                        0.26       3.60 f
  U508/Y (OAI22X2TS)                       0.16       3.76 r
  out_reg_28_/D (DFFHQX4TS)                0.00       3.76 r
  data arrival time                                   3.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_28_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.23       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U372/Y (INVX2TS)                         0.09       3.16 f
  U644/Y (AOI21X1TS)                       0.17       3.34 r
  U73/Y (XOR2X1TS)                         0.26       3.60 f
  U507/Y (OAI22X2TS)                       0.16       3.76 r
  out_reg_20_/D (DFFHQX4TS)                0.00       3.76 r
  data arrival time                                   3.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_20_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.23       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U373/Y (INVX2TS)                         0.09       3.16 f
  U684/Y (AOI21X1TS)                       0.17       3.34 r
  U74/Y (XOR2X1TS)                         0.26       3.60 f
  U509/Y (OAI22X2TS)                       0.16       3.76 r
  out_reg_31_/D (DFFHQX4TS)                0.00       3.76 r
  data arrival time                                   3.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_31_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.23       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U373/Y (INVX2TS)                         0.09       3.16 f
  U671/Y (AOI21X1TS)                       0.17       3.34 r
  U72/Y (XOR2X1TS)                         0.26       3.60 f
  U506/Y (OAI22X2TS)                       0.16       3.76 r
  out_reg_29_/D (DFFHQX4TS)                0.00       3.76 r
  data arrival time                                   3.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_29_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.23       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  in_w[1] (in)                             0.04       0.14 f
  U370/Y (CLKBUFX2TS)                      0.26       0.40 f
  U551/Y (XOR2X4TS)                        0.21       0.61 r
  U389/Y (CLKINVX6TS)                      0.16       0.77 f
  U447/Y (NAND2X4TS)                       0.11       0.88 r
  U226/Y (INVX3TS)                         0.08       0.96 f
  U440/Y (INVX2TS)                         0.09       1.04 r
  U444/Y (OAI22X2TS)                       0.12       1.16 f
  U263/Y (NAND2BX1TS)                      0.28       1.44 f
  U130/Y (OAI2BB1X2TS)                     0.24       1.68 f
  U573/S (ADDFHX2TS)                       0.36       2.04 r
  U516/S (ADDFHX4TS)                       0.42       2.46 f
  U485/Y (NOR2X8TS)                        0.13       2.59 r
  U704/Y (CLKINVX1TS)                      0.12       2.71 f
  U519/Y (OAI2BB1X1TS)                     0.30       3.01 f
  U705/Y (AOI21X1TS)                       0.15       3.16 r
  U353/Y (XOR2XLTS)                        0.23       3.39 f
  U57/Y (AO22X2TS)                         0.34       3.74 f
  out_reg_12_/D (DFFHQX4TS)                0.00       3.74 f
  data arrival time                                   3.74

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_12_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.25       3.74
  data required time                                  3.74
  -----------------------------------------------------------
  data required time                                  3.74
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U82/Y (INVX2TS)                          0.08       3.15 f
  U621/Y (AOI21X1TS)                       0.17       3.32 r
  U75/Y (XOR2X1TS)                         0.25       3.57 f
  U63/Y (OAI22X1TS)                        0.17       3.74 r
  out_reg_14_/D (DFFHQX4TS)                0.00       3.74 r
  data arrival time                                   3.74

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_14_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.24       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U82/Y (INVX2TS)                          0.08       3.15 f
  U687/Y (AOI21X1TS)                       0.17       3.32 r
  U69/Y (XOR2X1TS)                         0.25       3.57 f
  U59/Y (OAI22X1TS)                        0.17       3.74 r
  out_reg_26_/D (DFFHQX4TS)                0.00       3.74 r
  data arrival time                                   3.74

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_26_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.24       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: in_w[4] (input port clocked by clk)
  Endpoint: out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[4] (in)                             0.04       0.14 r
  U413/Y (INVX2TS)                         0.07       0.22 f
  U321/Y (INVX2TS)                         0.13       0.34 r
  U486/Y (XNOR2X4TS)                       0.20       0.54 r
  U450/Y (INVX2TS)                         0.15       0.70 f
  U452/Y (INVX2TS)                         0.15       0.84 r
  U453/Y (OAI2BB1X1TS)                     0.35       1.19 r
  U470/Y (XOR2X4TS)                        0.21       1.41 r
  U469/Y (XOR2X4TS)                        0.28       1.68 r
  U622/CO (ADDFHX2TS)                      0.44       2.12 r
  U280/Y (NOR2X2TS)                        0.07       2.20 f
  U96/Y (CLKINVX2TS)                       0.09       2.29 r
  U466/Y (NAND2X4TS)                       0.09       2.38 f
  U358/Y (NOR2X1TS)                        0.20       2.58 r
  U393/Y (INVX2TS)                         0.15       2.73 f
  U395/Y (INVX2TS)                         0.11       2.84 r
  U674/Y (NAND2X1TS)                       0.11       2.95 f
  U316/Y (NOR2XLTS)                        0.21       3.16 r
  U676/Y (AOI21X1TS)                       0.19       3.35 f
  U71/Y (XOR2X1TS)                         0.24       3.59 f
  U505/Y (OAI22X2TS)                       0.16       3.75 r
  out_reg_27_/D (DFFHQX4TS)                0.00       3.75 r
  data arrival time                                   3.75

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_27_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.23       3.76
  data required time                                  3.76
  -----------------------------------------------------------
  data required time                                  3.76
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U696/Y (AOI21X1TS)                       0.18       3.16 r
  U185/Y (XOR2X1TS)                        0.25       3.40 f
  U65/Y (OAI2BB2X2TS)                      0.25       3.66 f
  out_reg_16_/D (DFFQX1TS)                 0.00       3.66 f
  data arrival time                                   3.66

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_16_/CK (DFFQX1TS)                0.00       3.99 r
  library setup time                      -0.32       3.67
  data required time                                  3.67
  -----------------------------------------------------------
  data required time                                  3.67
  data arrival time                                  -3.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U702/Y (INVX2TS)                         0.12       2.96 f
  U709/Y (AOI21X1TS)                       0.16       3.12 r
  U332/Y (XOR2XLTS)                        0.25       3.38 f
  U711/Y (AO22X4TS)                        0.28       3.66 f
  out_reg_10_/D (DFFQX1TS)                 0.00       3.66 f
  data arrival time                                   3.66

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_10_/CK (DFFQX1TS)                0.00       3.99 r
  library setup time                      -0.31       3.68
  data required time                                  3.68
  -----------------------------------------------------------
  data required time                                  3.68
  data arrival time                                  -3.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U702/Y (INVX2TS)                         0.12       2.96 f
  U712/Y (AOI21X1TS)                       0.17       3.13 r
  U187/Y (XOR2X1TS)                        0.26       3.39 f
  U279/Y (AO22X4TS)                        0.27       3.66 f
  out_reg_11_/D (DFFQX1TS)                 0.00       3.66 f
  data arrival time                                   3.66

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_11_/CK (DFFQX1TS)                0.00       3.99 r
  library setup time                      -0.31       3.68
  data required time                                  3.68
  -----------------------------------------------------------
  data required time                                  3.68
  data arrival time                                  -3.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: in_w[7] (input port clocked by clk)
  Endpoint: out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[7] (in)                             0.06       0.16 r
  U410/Y (INVX2TS)                         0.11       0.26 f
  U384/Y (INVX2TS)                         0.11       0.38 r
  U387/Y (XOR2X2TS)                        0.30       0.67 r
  U449/Y (NAND2X2TS)                       0.19       0.87 f
  U448/Y (OAI22X1TS)                       0.24       1.11 r
  U574/CO (ADDFHX2TS)                      0.64       1.74 r
  U477/Y (OAI2BB1X4TS)                     0.11       1.85 f
  U476/Y (OAI2BB1X4TS)                     0.10       1.95 r
  U516/S (ADDFHX4TS)                       0.54       2.49 r
  U485/Y (NOR2X8TS)                        0.09       2.58 f
  U496/Y (NOR2X8TS)                        0.10       2.69 r
  U483/Y (NAND2BX4TS)                      0.10       2.79 f
  U479/Y (OAI21X4TS)                       0.18       2.97 r
  U284/Y (CLKINVX6TS)                      0.14       3.10 f
  U82/Y (INVX2TS)                          0.11       3.21 r
  U464/Y (OAI2BB1X2TS)                     0.23       3.45 r
  U481/Y (XNOR2X4TS)                       0.15       3.60 r
  U184/Y (OAI22X2TS)                       0.13       3.73 f
  out_reg_23_/D (DFFHQX4TS)                0.00       3.73 f
  data arrival time                                   3.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_23_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.25       3.74
  data required time                                  3.74
  -----------------------------------------------------------
  data required time                                  3.74
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U186/Y (INVX6TS)                         0.06       3.14 f
  U462/Y (AOI21X1TS)                       0.17       3.31 r
  U328/Y (XOR2X1TS)                        0.25       3.55 f
  U60/Y (OAI22X1TS)                        0.17       3.73 r
  out_reg_24_/D (DFFHQX4TS)                0.00       3.73 r
  data arrival time                                   3.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_24_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.24       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U186/Y (INVX6TS)                         0.06       3.14 f
  U463/Y (AOI21X1TS)                       0.17       3.31 r
  U324/Y (XOR2X1TS)                        0.25       3.55 f
  U61/Y (OAI22X1TS)                        0.17       3.73 r
  out_reg_25_/D (DFFHQX4TS)                0.00       3.73 r
  data arrival time                                   3.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_25_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.24       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U479/Y (OAI21X4TS)                       0.14       2.98 f
  U284/Y (CLKINVX6TS)                      0.09       3.07 r
  U186/Y (INVX6TS)                         0.06       3.14 f
  U461/Y (AOI21X1TS)                       0.17       3.31 r
  U326/Y (XOR2X1TS)                        0.25       3.55 f
  U62/Y (OAI22X1TS)                        0.17       3.73 r
  out_reg_22_/D (DFFHQX4TS)                0.00       3.73 r
  data arrival time                                   3.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_22_/CK (DFFHQX4TS)               0.00       3.99 r
  library setup time                      -0.24       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U484/Y (AOI21X4TS)                       0.18       2.84 r
  U702/Y (INVX2TS)                         0.12       2.96 f
  U734/Y (XNOR2X1TS)                       0.21       3.17 f
  U55/Y (AO22X1TS)                         0.42       3.59 f
  out_reg_9_/D (DFFQX1TS)                  0.00       3.59 f
  data arrival time                                   3.59

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_9_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.59
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: in_w[7] (input port clocked by clk)
  Endpoint: out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[7] (in)                             0.06       0.16 r
  U410/Y (INVX2TS)                         0.11       0.26 f
  U384/Y (INVX2TS)                         0.11       0.38 r
  U387/Y (XOR2X2TS)                        0.30       0.67 r
  U449/Y (NAND2X2TS)                       0.19       0.87 f
  U448/Y (OAI22X1TS)                       0.24       1.11 r
  U574/CO (ADDFHX2TS)                      0.64       1.74 r
  U477/Y (OAI2BB1X4TS)                     0.11       1.85 f
  U476/Y (OAI2BB1X4TS)                     0.10       1.95 r
  U516/S (ADDFHX4TS)                       0.54       2.49 r
  U485/Y (NOR2X8TS)                        0.09       2.58 f
  U496/Y (NOR2X8TS)                        0.10       2.69 r
  U483/Y (NAND2BX4TS)                      0.10       2.79 f
  U479/Y (OAI21X4TS)                       0.18       2.97 r
  U284/Y (CLKINVX6TS)                      0.14       3.10 f
  U372/Y (INVX2TS)                         0.12       3.23 r
  U146/Y (XOR2X1TS)                        0.24       3.46 f
  U183/Y (OAI22X1TS)                       0.15       3.62 r
  out_reg_13_/D (DFFQX1TS)                 0.00       3.62 r
  data arrival time                                   3.62

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_13_/CK (DFFQX1TS)                0.00       3.99 r
  library setup time                      -0.29       3.70
  data required time                                  3.70
  -----------------------------------------------------------
  data required time                                  3.70
  data arrival time                                  -3.62
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: in_w[3] (input port clocked by clk)
  Endpoint: out_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  in_w[3] (in)                             0.02       0.12 f
  U408/Y (BUFX4TS)                         0.17       0.29 f
  U141/Y (BUFX6TS)                         0.16       0.44 f
  U120/Y (BUFX3TS)                         0.19       0.63 f
  U309/Y (XNOR2X2TS)                       0.20       0.84 f
  U445/Y (OAI22X2TS)                       0.24       1.08 r
  U223/Y (XOR2X1TS)                        0.28       1.36 r
  U216/Y (XOR2X1TS)                        0.29       1.65 f
  U512/S (ADDFHX2TS)                       0.38       2.03 r
  U100/Y (NAND2X1TS)                       0.16       2.19 f
  U480/Y (AOI2BB1X4TS)                     0.32       2.51 f
  U500/Y (OAI21X4TS)                       0.11       2.62 r
  U302/Y (INVX2TS)                         0.10       2.72 f
  U196/Y (OAI21X1TS)                       0.15       2.87 r
  U736/Y (XNOR2X1TS)                       0.24       3.12 f
  U56/Y (AO22X1TS)                         0.42       3.53 f
  out_reg_8_/D (DFFQX1TS)                  0.00       3.53 f
  data arrival time                                   3.53

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_8_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.53
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U156/Y (CLKINVX2TS)                      0.16       2.64 f
  U714/Y (AOI21X1TS)                       0.17       2.81 r
  U331/Y (XOR2XLTS)                        0.22       3.03 f
  U145/Y (AO22X1TS)                        0.41       3.45 f
  out_reg_6_/D (DFFQX1TS)                  0.00       3.45 f
  data arrival time                                   3.45

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_6_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U500/Y (OAI21X4TS)                       0.18       2.66 f
  U302/Y (INVX2TS)                         0.09       2.75 r
  U195/Y (XOR2X1TS)                        0.21       2.95 f
  U53/Y (AO22X1TS)                         0.42       3.37 f
  out_reg_7_/D (DFFQX1TS)                  0.00       3.37 f
  data arrival time                                   3.37

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_7_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U613/Y (OAI21X1TS)                       0.20       2.22 f
  U473/Y (AOI21X2TS)                       0.26       2.48 r
  U156/Y (CLKINVX2TS)                      0.16       2.64 f
  U718/Y (XNOR2X1TS)                       0.23       2.87 f
  U54/Y (AO22X1TS)                         0.42       3.29 f
  out_reg_5_/D (DFFQX1TS)                  0.00       3.29 f
  data arrival time                                   3.29

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_5_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.32       1.29 r
  U601/Y (NOR2X1TS)                        0.24       1.54 f
  U605/Y (OAI21X1TS)                       0.22       1.76 r
  U609/Y (AOI21X1TS)                       0.18       1.94 f
  U613/Y (OAI21X1TS)                       0.26       2.20 r
  U732/Y (XNOR2X1TS)                       0.31       2.51 f
  U144/Y (AO22X1TS)                        0.42       2.93 f
  out_reg_4_/D (DFFQX1TS)                  0.00       2.93 f
  data arrival time                                   2.93

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_4_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U605/Y (OAI21X1TS)                       0.20       1.80 f
  U609/Y (AOI21X1TS)                       0.22       2.02 r
  U338/Y (XOR2XLTS)                        0.34       2.35 f
  U337/Y (AO22XLTS)                        0.41       2.77 f
  out_reg_3_/D (DFFQX1TS)                  0.00       2.77 f
  data arrival time                                   2.77

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_3_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  U404/Y (CLKBUFX2TS)                      0.21       0.36 r
  U122/Y (NAND2X1TS)                       0.20       0.56 f
  U396/Y (INVX2TS)                         0.15       0.71 r
  U398/Y (INVX2TS)                         0.09       0.81 f
  U599/Y (OAI22X1TS)                       0.17       0.97 r
  U607/S (ADDHXLTS)                        0.35       1.32 f
  U601/Y (NOR2X1TS)                        0.28       1.60 r
  U135/Y (INVX2TS)                         0.12       1.72 f
  U727/Y (NAND2X1TS)                       0.10       1.82 r
  U212/Y (XOR2X1TS)                        0.22       2.04 f
  U323/Y (AO22XLTS)                        0.42       2.45 f
  out_reg_1_/D (DFFXLTS)                   0.00       2.45 f
  data arrival time                                   2.45

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_1_/CK (DFFXLTS)                  0.00       3.99 r
  library setup time                      -0.49       3.50
  data required time                                  3.50
  -----------------------------------------------------------
  data required time                                  3.50
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  in_w[1] (in)                             0.04       0.14 f
  U370/Y (CLKBUFX2TS)                      0.26       0.40 f
  U551/Y (XOR2X4TS)                        0.21       0.61 r
  U405/Y (INVX2TS)                         0.17       0.78 f
  U513/Y (NOR2BX2TS)                       0.18       0.95 r
  U227/S (ADDFHX1TS)                       0.51       1.46 f
  U106/Y (OR2X2TS)                         0.31       1.77 f
  U728/Y (NAND2X1TS)                       0.11       1.88 r
  U729/Y (XNOR2X1TS)                       0.22       2.09 f
  U333/Y (AO22XLTS)                        0.41       2.51 f
  out_reg_2_/D (DFFQX1TS)                  0.00       2.51 f
  data arrival time                                   2.51

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_2_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -2.51
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_0_/Q (DFFQX1TS)                  0.75       0.75 f
  U336/Y (OR2X1TS)                         0.36       1.11 f
  U335/Y (CLKAND2X2TS)                     0.19       1.31 f
  U334/Y (AO22XLTS)                        0.39       1.70 f
  out_reg_0_/D (DFFQX1TS)                  0.00       1.70 f
  data arrival time                                   1.70

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_reg_0_/CK (DFFQX1TS)                 0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.96


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U85/Y (CLKBUFX2TS)                       0.22       0.58 f
  U80/Y (CLKBUFX2TS)                       0.23       0.81 f
  U625/Y (CLKBUFX2TS)                      0.23       1.03 f
  U350/Y (AO22XLTS)                        0.47       1.51 f
  out_a_reg_5_/D (DFFQX1TS)                0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_5_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         2.15


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U726/Y (CLKBUFX2TS)                      0.22       1.03 f
  U343/Y (AO22XLTS)                        0.47       1.50 f
  out_w_reg_5_/D (DFFQX1TS)                0.00       1.50 f
  data arrival time                                   1.50

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_5_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U726/Y (CLKBUFX2TS)                      0.22       1.03 f
  U344/Y (AO22XLTS)                        0.47       1.50 f
  out_w_reg_6_/D (DFFQX1TS)                0.00       1.50 f
  data arrival time                                   1.50

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_6_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U726/Y (CLKBUFX2TS)                      0.22       1.03 f
  U342/Y (AO22XLTS)                        0.47       1.50 f
  out_w_reg_4_/D (DFFQX1TS)                0.00       1.50 f
  data arrival time                                   1.50

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_4_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U726/Y (CLKBUFX2TS)                      0.22       1.03 f
  U341/Y (AO22XLTS)                        0.47       1.50 f
  out_w_reg_3_/D (DFFQX1TS)                0.00       1.50 f
  data arrival time                                   1.50

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_3_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U721/Y (CLKBUFX2TS)                      0.22       1.03 f
  U340/Y (AO22XLTS)                        0.47       1.50 f
  out_w_reg_0_/D (DFFQX1TS)                0.00       1.50 f
  data arrival time                                   1.50

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_0_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U721/Y (CLKBUFX2TS)                      0.22       1.03 f
  U723/Y (AO22X1TS)                        0.47       1.49 f
  out_w_reg_2_/D (DFFQX1TS)                0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_2_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U721/Y (CLKBUFX2TS)                      0.22       1.03 f
  U724/Y (AO22X1TS)                        0.47       1.49 f
  out_w_reg_1_/D (DFFQX1TS)                0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_1_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_w_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U626/Y (NOR2BX1TS)                       0.31       0.43 f
  U627/Y (CLKBUFX2TS)                      0.25       0.69 f
  U725/Y (CLKBUFX2TS)                      0.23       0.92 f
  U738/Y (AO22X1TS)                        0.40       1.32 f
  out_w_reg_7_/D (DFFQX1TS)                0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_w_reg_7_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U626/Y (NOR2BX1TS)                       0.31       0.43 f
  U627/Y (CLKBUFX2TS)                      0.25       0.69 f
  U725/Y (CLKBUFX2TS)                      0.23       0.92 f
  U345/Y (AO22XLTS)                        0.40       1.32 f
  out_a_reg_0_/D (DFFQX1TS)                0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_0_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U626/Y (NOR2BX1TS)                       0.31       0.43 f
  U627/Y (CLKBUFX2TS)                      0.25       0.69 f
  U720/Y (CLKBUFX2TS)                      0.23       0.92 f
  U346/Y (AO22XLTS)                        0.40       1.32 f
  out_a_reg_1_/D (DFFQX1TS)                0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_1_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U626/Y (NOR2BX1TS)                       0.31       0.43 f
  U627/Y (CLKBUFX2TS)                      0.25       0.69 f
  U720/Y (CLKBUFX2TS)                      0.23       0.92 f
  U349/Y (AO22XLTS)                        0.40       1.32 f
  out_a_reg_4_/D (DFFQX1TS)                0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_4_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U626/Y (NOR2BX1TS)                       0.31       0.43 f
  U627/Y (CLKBUFX2TS)                      0.25       0.69 f
  U720/Y (CLKBUFX2TS)                      0.23       0.92 f
  U348/Y (AO22XLTS)                        0.40       1.32 f
  out_a_reg_3_/D (DFFQX1TS)                0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_3_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U626/Y (NOR2BX1TS)                       0.31       0.43 f
  U627/Y (CLKBUFX2TS)                      0.25       0.69 f
  U720/Y (CLKBUFX2TS)                      0.23       0.92 f
  U347/Y (AO22XLTS)                        0.40       1.32 f
  out_a_reg_2_/D (DFFQX1TS)                0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_2_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U352/Y (AO22XLTS)                        0.47       1.28 f
  out_a_reg_7_/D (DFFQX1TS)                0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_7_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         2.38


  Startpoint: out_a_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_6_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_6_/Q (DFFQX1TS)                0.73       0.73 f
  U351/Y (AO22XLTS)                        0.43       1.16 f
  out_a_reg_6_/D (DFFQX1TS)                0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_a_reg_6_/CK (DFFQX1TS)               0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         2.50


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_f_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  rstn (in)                                0.02       0.12 f
  U256/Y (AND2X2TS)                        0.24       0.36 f
  U89/Y (CLKBUFX2TS)                       0.21       0.58 f
  U86/Y (CLKBUFX2TS)                       0.23       0.80 f
  U721/Y (CLKBUFX2TS)                      0.22       1.03 f
  out_f_reg/D (DFFQX1TS)                   0.00       1.03 f
  data arrival time                                   1.03

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  out_f_reg/CK (DFFQX1TS)                  0.00       3.99 r
  library setup time                      -0.33       3.66
  data required time                                  3.66
  -----------------------------------------------------------
  data required time                                  3.66
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (MET)                                         2.64


  Startpoint: out_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_9_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_9_/Q (DFFQX1TS)                  0.82       0.82 f
  out0[9] (out)                            0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         3.07


  Startpoint: out_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_8_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_8_/Q (DFFQX1TS)                  0.82       0.82 f
  out0[8] (out)                            0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         3.07


  Startpoint: out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_18_/CK (DFFQX2TS)                0.00       0.00 r
  out_reg_18_/Q (DFFQX2TS)                 0.80       0.80 f
  out0[18] (out)                           0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         3.09


  Startpoint: out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_19_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_19_/Q (DFFQX1TS)                 0.77       0.77 f
  out0[19] (out)                           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         3.12


  Startpoint: out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_17_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_17_/Q (DFFQX1TS)                 0.77       0.77 f
  out0[17] (out)                           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         3.12


  Startpoint: out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_16_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_16_/Q (DFFQX1TS)                 0.77       0.77 f
  out0[16] (out)                           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         3.12


  Startpoint: out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_11_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_11_/Q (DFFQX1TS)                 0.77       0.77 f
  out0[11] (out)                           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         3.12


  Startpoint: out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_10_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_10_/Q (DFFQX1TS)                 0.77       0.77 f
  out0[10] (out)                           0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         3.12


  Startpoint: out_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_7_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_7_/Q (DFFQX1TS)                  0.76       0.76 f
  out0[7] (out)                            0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         3.13


  Startpoint: out_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_5_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_5_/Q (DFFQX1TS)                  0.76       0.76 f
  out0[5] (out)                            0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         3.13


  Startpoint: out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_13_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_13_/Q (DFFQX1TS)                 0.76       0.76 f
  out0[13] (out)                           0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         3.13


  Startpoint: out_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_4_/Q (DFFQX1TS)                  0.75       0.75 f
  out0[4] (out)                            0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         3.14


  Startpoint: out_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  out0[2] (out)                            0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         3.14


  Startpoint: out_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_6_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_6_/Q (DFFQX1TS)                  0.75       0.75 f
  out0[6] (out)                            0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         3.14


  Startpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_0_/Q (DFFQX1TS)                  0.75       0.75 f
  out0[0] (out)                            0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         3.14


  Startpoint: out_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_3_/Q (DFFQX1TS)                  0.74       0.74 f
  out0[3] (out)                            0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: out_w_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_7_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_7_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[7] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_2_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_2_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[2] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_1_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_1_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[1] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_7_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_7_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[7] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_6_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_6_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[6] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_5_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_5_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[5] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_4_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_4_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[4] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_3_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_3_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[3] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_2_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_2_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[2] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_1_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_1_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[1] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_a_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_0_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_0_/Q (DFFQX1TS)                0.73       0.73 f
  out_a[0] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_6_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_6_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[6] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_5_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_5_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[5] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_4_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_4_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[4] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_3_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_3_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[3] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_w_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_0_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_0_/Q (DFFQX1TS)                0.73       0.73 f
  out_w[0] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: out_f_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_f (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_f_reg/CK (DFFQX1TS)                  0.00       0.00 r
  out_f_reg/Q (DFFQX1TS)                   0.72       0.72 f
  out_f (out)                              0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         3.17


  Startpoint: out_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_1_/CK (DFFXLTS)                  0.00       0.00 r
  out_reg_1_/Q (DFFXLTS)                   0.71       0.71 r
  out0[1] (out)                            0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_21_/CK (DFFHQX1TS)               0.00       0.00 r
  out_reg_21_/Q (DFFHQX1TS)                0.42       0.42 f
  out0[21] (out)                           0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_14_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_14_/Q (DFFHQX4TS)                0.32       0.32 f
  out0[14] (out)                           0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         3.57


  Startpoint: out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_12_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_12_/Q (DFFHQX4TS)                0.31       0.31 f
  out0[12] (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         3.58


  Startpoint: out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_29_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_29_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[29] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_27_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_27_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[27] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_25_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_25_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[25] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_22_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_22_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[22] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_31_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_31_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[31] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_28_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_28_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[28] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_20_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_20_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[20] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_15_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_15_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[15] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_23_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_23_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[23] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_30_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_30_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[30] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_26_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_26_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[26] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_24_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_24_/Q (DFFHQX4TS)                0.30       0.30 f
  out0[24] (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.01       3.99
  output external delay                   -0.10       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         3.59


1
