--
-- Definition of a single port ROM for KCPSM program defined by 2041_example_14.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2041_example_14.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2041_example_14.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2041_example_14.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "00505040005350330045601D61C10F3E621D621D62BD6223621DC00161AA610E";
attribute INIT_01 of ram_256_x_16 : label is  "007861C161AF400661C161C161C10F3F621D5003004850220049505900525054";
attribute INIT_02 of ram_256_x_16 : label is  "61F70038622061F70040622061F70048622061C10F3D6328613E621D400061CE";
attribute INIT_03 of ram_256_x_16 : label is  "4006634A400662B661736293621D543E0F5961C161AF632D621D4006621D6220";
attribute INIT_04 of ram_256_x_16 : label is  "615F0903615F0902615F0901615F09006293621D543E0F5961C161AF632D621D";
attribute INIT_05 of ram_256_x_16 : label is  "606909005C590020585960696357400662B6606F626C621D400662B6615F0904";
attribute INIT_06 of ram_256_x_16 : label is  "0A00400062040200601D0300601D400662B660C9621D07005859606908005859";
attribute INIT_07 of ram_256_x_16 : label is  "54860248020850880A008D040D2BCE0150A10B04621D61FD50A50B0160B960A9";
attribute INIT_08 of ram_256_x_16 : label is  "8200810E0008010D0A016181548C0A000A00618F508802380218548602400210";
attribute INIT_09 of ram_256_x_16 : label is  "07180810090854880D708D010A00618F549A0700A900A80087016112548EC001";
attribute INIT_0A of ram_256_x_16 : label is  "50000F0D61AF54AA0F3A61AF0E2B4000618F50000A00406F618F50700A004070";
attribute INIT_0B of ram_256_x_16 : label is  "0B0450C40B000B0D8D030C0D0D2B40AD8E01000E6204027861AF037850000F0A";
attribute INIT_0C of ram_256_x_16 : label is  "614E62200510622061FD621D06104000080DCD01070DCD014000090D8D025400";
attribute INIT_0D of ram_256_x_16 : label is  "023861810700083409124000621D54CAC60154CEC50161F70010A900A8008701";
attribute INIT_0E of ram_256_x_16 : label is  "61C10F6640EF54E8870154EE0238614E0700083409120F70618F5CDF87016112";
attribute INIT_0F of ram_256_x_16 : label is  "0F66410054F9870154FF02FF614E0700083409120F70615F0700080009124000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"00505040005350330045601D61C10F3E621D621D62BD6223621DC00161AA610E",
               INIT_01 => X"007861C161AF400661C161C161C10F3F621D5003004850220049505900525054",
               INIT_02 => X"61F70038622061F70040622061F70048622061C10F3D6328613E621D400061CE",
               INIT_03 => X"4006634A400662B661736293621D543E0F5961C161AF632D621D4006621D6220",
               INIT_04 => X"615F0903615F0902615F0901615F09006293621D543E0F5961C161AF632D621D",
               INIT_05 => X"606909005C590020585960696357400662B6606F626C621D400662B6615F0904",
               INIT_06 => X"0A00400062040200601D0300601D400662B660C9621D07005859606908005859",
               INIT_07 => X"54860248020850880A008D040D2BCE0150A10B04621D61FD50A50B0160B960A9",
               INIT_08 => X"8200810E0008010D0A016181548C0A000A00618F508802380218548602400210",
               INIT_09 => X"07180810090854880D708D010A00618F549A0700A900A80087016112548EC001",
               INIT_0A => X"50000F0D61AF54AA0F3A61AF0E2B4000618F50000A00406F618F50700A004070",
               INIT_0B => X"0B0450C40B000B0D8D030C0D0D2B40AD8E01000E6204027861AF037850000F0A",
               INIT_0C => X"614E62200510622061FD621D06104000080DCD01070DCD014000090D8D025400",
               INIT_0D => X"023861810700083409124000621D54CAC60154CEC50161F70010A900A8008701",
               INIT_0E => X"61C10F6640EF54E8870154EE0238614E0700083409120F70618F5CDF87016112",
               INIT_0F => X"0F66410054F9870154FF02FF614E0700083409120F70615F0700080009124000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2041_example_14.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

