{
  "Top": "atax",
  "RtlTop": "atax",
  "RtlPrefix": "",
  "RtlSubPrefix": "atax_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "x_address0",
          "name": "x_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_ce0",
          "name": "x_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_q0",
          "name": "x_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "y_out": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "y_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_resource atax -core RAM_1P A",
      "set_directive_resource atax -core RAM_1P x",
      "set_directive_interface atax -mode ap_fifo y_out",
      "set_directive_pipeline atax\/lprd_2",
      "set_directive_pipeline atax\/lpwr_1",
      "set_directive_pipeline atax\/lp2",
      "set_directive_unroll atax\/lp2 -factor 4",
      "set_directive_pipeline atax\/lp4",
      "set_directive_unroll atax\/lp4 -factor 4",
      "set_directive_top atax -name atax"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "atax"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "21913",
    "Latency": "21912"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "atax",
    "Version": "1.0",
    "DisplayName": "Atax",
    "Revision": "2113848172",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_atax_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/atax.c"],
    "Vhdl": [
      "impl\/vhdl\/atax_atax_Pipeline_lp1_lp2.vhd",
      "impl\/vhdl\/atax_atax_Pipeline_lp3_lp4.vhd",
      "impl\/vhdl\/atax_atax_Pipeline_lprd_2.vhd",
      "impl\/vhdl\/atax_atax_Pipeline_lpwr_1.vhd",
      "impl\/vhdl\/atax_buff_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/atax_buff_x_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/atax_buff_y_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/atax_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/atax_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/atax_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/atax_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/atax_tmp1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/atax.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/atax_atax_Pipeline_lp1_lp2.v",
      "impl\/verilog\/atax_atax_Pipeline_lp3_lp4.v",
      "impl\/verilog\/atax_atax_Pipeline_lprd_2.v",
      "impl\/verilog\/atax_atax_Pipeline_lpwr_1.v",
      "impl\/verilog\/atax_buff_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/atax_buff_x_RAM_AUTO_1R1W.v",
      "impl\/verilog\/atax_buff_y_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/atax_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/atax_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/atax_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/atax_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/atax_tmp1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/atax.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/atax_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/atax_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/atax.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "atax_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name atax_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "atax_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name atax_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "x_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"x_address0": "DATA"},
      "ports": ["x_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"x_q0": "DATA"},
      "ports": ["x_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "y_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "y_out_",
      "portMap": {
        "y_out_din": "WR_DATA",
        "y_out_full_n": "FULL_N",
        "y_out_write": "WR_EN"
      },
      "ports": [
        "y_out_din",
        "y_out_full_n",
        "y_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "y_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "12"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_address0": {
      "dir": "out",
      "width": "6"
    },
    "x_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_q0": {
      "dir": "in",
      "width": "32"
    },
    "y_out_din": {
      "dir": "out",
      "width": "32"
    },
    "y_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "y_out_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "atax",
      "Instances": [
        {
          "ModuleName": "atax_Pipeline_lp1_lp2",
          "InstanceName": "grp_atax_Pipeline_lp1_lp2_fu_216"
        },
        {
          "ModuleName": "atax_Pipeline_lprd_2",
          "InstanceName": "grp_atax_Pipeline_lprd_2_fu_225"
        },
        {
          "ModuleName": "atax_Pipeline_lp3_lp4",
          "InstanceName": "grp_atax_Pipeline_lp3_lp4_fu_235"
        },
        {
          "ModuleName": "atax_Pipeline_lpwr_1",
          "InstanceName": "grp_atax_Pipeline_lpwr_1_fu_246"
        }
      ]
    },
    "Info": {
      "atax_Pipeline_lprd_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atax_Pipeline_lp1_lp2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atax_Pipeline_lp3_lp4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atax_Pipeline_lpwr_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "atax_Pipeline_lprd_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "lprd_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "atax_Pipeline_lp1_lp2": {
        "Latency": {
          "LatencyBest": "16391",
          "LatencyAvg": "16391",
          "LatencyWorst": "16391",
          "PipelineII": "16391",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "lp1_lp2",
            "TripCount": "1024",
            "Latency": "16389",
            "PipelineII": "16",
            "PipelineDepth": "22"
          }],
        "Area": {
          "FF": "547",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "378",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "atax_Pipeline_lp3_lp4": {
        "Latency": {
          "LatencyBest": "1033",
          "LatencyAvg": "1033",
          "LatencyWorst": "1033",
          "PipelineII": "1033",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.114"
        },
        "Loops": [{
            "Name": "lp3_lp4",
            "TripCount": "1024",
            "Latency": "1031",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1735",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1365",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "atax_Pipeline_lpwr_1": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.838"
        },
        "Loops": [{
            "Name": "lpwr_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "atax": {
        "Latency": {
          "LatencyBest": "21912",
          "LatencyAvg": "21912",
          "LatencyWorst": "21912",
          "PipelineII": "21913",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.114"
        },
        "Loops": [{
            "Name": "lprd_1",
            "TripCount": "64",
            "Latency": "4416",
            "PipelineII": "",
            "PipelineDepth": "69"
          }],
        "Area": {
          "BRAM_18K": "13",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "20",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "2967",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3097",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-02 12:52:41 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2.2"
  }
}
