simSeconds 0.059498276109000006
simTicks 59498374403.15
finalTick 886964846202595.2
simFreq 1000000000000.0
hostSeconds 176.21988742
hostTickRate 340784628.740358
hostMemory 54692492.700244
simInsts 110000020.569047
simOps 112506312.97814098
hostInstRate 647389.76837
hostOpRate 662391.3362039999
system.clk_domain.clock 999.9999999999999
system.cpu_clk_domain.clock 499.99999999999994
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 821.893522
system.l2.demandHits::switch_cpus.data 748218.808554
system.l2.demandHits::total 749040.702076
system.l2.overallHits::switch_cpus.inst 821.893522
system.l2.overallHits::switch_cpus.data 748218.808554
system.l2.overallHits::total 749040.702076
system.l2.demandMisses::cpu.inst 2.5277060000000002
system.l2.demandMisses::cpu.data 2.102329
system.l2.demandMisses::switch_cpus.inst 41.37958499999999
system.l2.demandMisses::switch_cpus.data 192987.980388
system.l2.demandMisses::total 193027.81880699995
system.l2.overallMisses::cpu.inst 2.5277060000000002
system.l2.overallMisses::cpu.data 2.102329
system.l2.overallMisses::switch_cpus.inst 41.37958499999999
system.l2.overallMisses::switch_cpus.data 192987.980388
system.l2.overallMisses::total 193027.81880699995
system.l2.demandMissLatency::switch_cpus.inst 4330965.9955
system.l2.demandMissLatency::switch_cpus.data 18270239428.2505
system.l2.demandMissLatency::total 18274456915.76
system.l2.overallMissLatency::switch_cpus.inst 4330965.9955
system.l2.overallMissLatency::switch_cpus.data 18270239428.2505
system.l2.overallMissLatency::total 18274456915.76
system.l2.demandAccesses::cpu.inst 2.5277060000000002
system.l2.demandAccesses::cpu.data 2.102329
system.l2.demandAccesses::switch_cpus.inst 863.2731070000002
system.l2.demandAccesses::switch_cpus.data 941206.7889419999
system.l2.demandAccesses::total 942068.520883
system.l2.overallAccesses::cpu.inst 2.5277060000000002
system.l2.overallAccesses::cpu.data 2.102329
system.l2.overallAccesses::switch_cpus.inst 863.2731070000002
system.l2.overallAccesses::switch_cpus.data 941206.7889419999
system.l2.overallAccesses::total 942068.520883
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 0.718588
system.l2.demandMissRate::switch_cpus.inst 0.140749046917
system.l2.demandMissRate::switch_cpus.data 0.255674401318
system.l2.demandMissRate::total 0.255351645619
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 0.718588
system.l2.overallMissRate::switch_cpus.inst 0.140749046917
system.l2.overallMissRate::switch_cpus.data 0.255674401318
system.l2.overallMissRate::total 0.255351645619
system.l2.demandAvgMissLatency::switch_cpus.inst 98780.34545891288
system.l2.demandAvgMissLatency::switch_cpus.data 94813.38557427395
system.l2.demandAvgMissLatency::total 94815.34441288545
system.l2.overallAvgMissLatency::switch_cpus.inst 98780.34545891288
system.l2.overallAvgMissLatency::switch_cpus.data 94813.38557427395
system.l2.overallAvgMissLatency::total 94815.34441288545
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 133549.06871
system.l2.writebacks::total 133549.06871
system.l2.demandMshrMisses::switch_cpus.inst 41.37958499999999
system.l2.demandMshrMisses::switch_cpus.data 192987.980388
system.l2.demandMshrMisses::total 193027.81880699995
system.l2.overallMshrMisses::switch_cpus.inst 41.37958499999999
system.l2.overallMshrMisses::switch_cpus.data 192987.980388
system.l2.overallMshrMisses::total 193027.81880699995
system.l2.demandMshrMissLatency::switch_cpus.inst 3917170.1455
system.l2.demandMshrMissLatency::switch_cpus.data 16340360834.260502
system.l2.demandMshrMissLatency::total 16344179937.580002
system.l2.overallMshrMissLatency::switch_cpus.inst 3917170.1455
system.l2.overallMshrMissLatency::switch_cpus.data 16340360834.260502
system.l2.overallMshrMissLatency::total 16344179937.580002
system.l2.demandMshrMissRate::switch_cpus.inst 0.140749046917
system.l2.demandMshrMissRate::switch_cpus.data 0.255674401318
system.l2.demandMshrMissRate::total 0.255351645619
system.l2.overallMshrMissRate::switch_cpus.inst 0.140749046917
system.l2.overallMshrMissRate::switch_cpus.data 0.255674401318
system.l2.overallMshrMissRate::total 0.255351645619
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 88780.34545891288
system.l2.demandAvgMshrMissLatency::switch_cpus.data 84813.39248716284
system.l2.demandAvgMshrMissLatency::total 84815.35132470273
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 88780.34545891288
system.l2.overallAvgMshrMissLatency::switch_cpus.data 84813.39248716284
system.l2.overallAvgMshrMissLatency::total 84815.35132470273
system.l2.replacements 183372.41494400002
system.l2.ReadCleanReq.hits::switch_cpus.inst 821.893522
system.l2.ReadCleanReq.hits::total 821.893522
system.l2.ReadCleanReq.misses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.misses::switch_cpus.inst 41.37958499999999
system.l2.ReadCleanReq.misses::total 41.54181299999999
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 4330965.9955
system.l2.ReadCleanReq.missLatency::total 4330965.9955
system.l2.ReadCleanReq.accesses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.accesses::switch_cpus.inst 863.2731070000002
system.l2.ReadCleanReq.accesses::total 863.4353350000001
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.140749046917
system.l2.ReadCleanReq.missRate::total 0.140749046917
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 98780.34545891288
system.l2.ReadCleanReq.avgMissLatency::total 98211.53099277349
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 41.37958499999999
system.l2.ReadCleanReq.mshrMisses::total 41.37958499999999
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 3917170.1455
system.l2.ReadCleanReq.mshrMissLatency::total 3917170.1455
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.140749046917
system.l2.ReadCleanReq.mshrMissRate::total 0.133023911785
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 88780.34545891288
system.l2.ReadCleanReq.avgMshrMissLatency::total 88780.34545891288
system.l2.ReadExReq.hits::switch_cpus.data 127848.18157599999
system.l2.ReadExReq.hits::total 127848.18157599999
system.l2.ReadExReq.misses::switch_cpus.data 41467.306219
system.l2.ReadExReq.misses::total 41467.306219
system.l2.ReadExReq.missLatency::switch_cpus.data 3643937612.4405003
system.l2.ReadExReq.missLatency::total 3643937612.4405003
system.l2.ReadExReq.accesses::switch_cpus.data 169315.487795
system.l2.ReadExReq.accesses::total 169315.487795
system.l2.ReadExReq.missRate::switch_cpus.data 0.279200602403
system.l2.ReadExReq.missRate::total 0.279200602403
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 88973.81801203577
system.l2.ReadExReq.avgMissLatency::total 88973.81801203577
system.l2.ReadExReq.mshrMisses::switch_cpus.data 41467.306219
system.l2.ReadExReq.mshrMisses::total 41467.306219
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3229264876.8105
system.l2.ReadExReq.mshrMissLatency::total 3229264876.8105
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.279200602403
system.l2.ReadExReq.mshrMissRate::total 0.279200602403
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 78973.82544342132
system.l2.ReadExReq.avgMshrMissLatency::total 78973.82544342132
system.l2.ReadSharedReq.hits::switch_cpus.data 620370.626978
system.l2.ReadSharedReq.hits::total 620370.626978
system.l2.ReadSharedReq.misses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.misses::switch_cpus.data 151520.755283
system.l2.ReadSharedReq.misses::total 151520.755283
system.l2.ReadSharedReq.missLatency::switch_cpus.data 14626308629.386
system.l2.ReadSharedReq.missLatency::total 14626308629.386
system.l2.ReadSharedReq.accesses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.accesses::switch_cpus.data 771891.382261
system.l2.ReadSharedReq.accesses::total 771891.382261
system.l2.ReadSharedReq.missRate::cpu.data 0.718588
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.24006382373499996
system.l2.ReadSharedReq.missRate::total 0.24006382373499996
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 96319.23320050191
system.l2.ReadSharedReq.avgMissLatency::total 96319.23320050191
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 151520.755283
system.l2.ReadSharedReq.mshrMisses::total 151520.755283
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 13111101959.886
system.l2.ReadSharedReq.mshrMissLatency::total 13111101959.886
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.24006382373499996
system.l2.ReadSharedReq.mshrMissRate::total 0.24006382373499996
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 86319.23802048039
system.l2.ReadSharedReq.avgMshrMissLatency::total 86319.23802048039
system.l2.WritebackClean.hits::writebacks 851.1568570000001
system.l2.WritebackClean.hits::total 851.1568570000001
system.l2.WritebackClean.accesses::writebacks 851.1568570000001
system.l2.WritebackClean.accesses::total 851.1568570000001
system.l2.WritebackDirty.hits::writebacks 749620.0792320002
system.l2.WritebackDirty.hits::total 749620.0792320002
system.l2.WritebackDirty.accesses::writebacks 749620.0792320002
system.l2.WritebackDirty.accesses::total 749620.0792320002
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.l2.tags.tagsInUse 31820.70672797353
system.l2.tags.totalRefs 2061459.3321669998
system.l2.tags.sampledRefs 216140.414944
system.l2.tags.avgRefs 10.423867580675001
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 7.600275817304
system.l2.tags.occupancies::cpu.inst 0.26456250945200005
system.l2.tags.occupancies::cpu.data 1.5934050931339998
system.l2.tags.occupancies::switch_cpus.inst 36.849688414826
system.l2.tags.occupancies::switch_cpus.data 31774.659799514877
system.l2.tags.avgOccs::writebacks 0.00023196933099999998
system.l2.tags.avgOccs::cpu.inst 8.067187e-06
system.l2.tags.avgOccs::cpu.data 4.8615418e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.0011245279689999998
system.l2.tags.avgOccs::switch_cpus.data 0.9696857128070002
system.l2.tags.avgOccs::total 0.9710908791280002
system.l2.tags.occupanciesTaskId::1024 32768.0
system.l2.tags.ageTaskId_1024::0 23.827128999999992
system.l2.tags.ageTaskId_1024::1 220.10968400000002
system.l2.tags.ageTaskId_1024::2 2438.3142369999996
system.l2.tags.ageTaskId_1024::3 17645.790245000004
system.l2.tags.ratioOccsTaskId::1024 1.0
system.l2.tags.tagAccesses 15265885.219714
system.l2.tags.dataAccesses 15265885.219714
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.mem_ctrls.avgPriority_writebacks::samples 133549.06871
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 41.37958499999999
system.mem_ctrls.avgPriority_switch_cpus.data::samples 192897.315633
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.001446467531189
system.mem_ctrls.numReadWriteTurnArounds 7888.646184999999
system.mem_ctrls.numWriteReadTurnArounds 7888.646184999999
system.mem_ctrls.numStayReadState 518422.04551799997
system.mem_ctrls.numStayWriteState 125874.57855600002
system.mem_ctrls.readReqs 193027.81880699995
system.mem_ctrls.writeReqs 133549.06871
system.mem_ctrls.readBursts 193027.81880699995
system.mem_ctrls.writeBursts 133549.06871
system.mem_ctrls.servicedByWrQ 90.66475499999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.16805976
system.mem_ctrls.avgWrQLen 22.948758110000004
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 193027.81880699995
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 133549.06871
system.mem_ctrls.rdQLenPdf::0 151100.35959300003
system.mem_ctrls.rdQLenPdf::1 40497.689133
system.mem_ctrls.rdQLenPdf::2 1292.931109
system.mem_ctrls.rdQLenPdf::3 45.88632200000001
system.mem_ctrls.rdQLenPdf::4 0.287895
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.026949
system.mem_ctrls.wrQLenPdf::2 0.026949
system.mem_ctrls.wrQLenPdf::3 0.060263000000000004
system.mem_ctrls.wrQLenPdf::4 0.060263000000000004
system.mem_ctrls.wrQLenPdf::5 0.060263000000000004
system.mem_ctrls.wrQLenPdf::6 0.060263000000000004
system.mem_ctrls.wrQLenPdf::7 0.060263000000000004
system.mem_ctrls.wrQLenPdf::8 0.060263000000000004
system.mem_ctrls.wrQLenPdf::9 0.060263000000000004
system.mem_ctrls.wrQLenPdf::10 0.140426
system.mem_ctrls.wrQLenPdf::11 0.140426
system.mem_ctrls.wrQLenPdf::12 0.140426
system.mem_ctrls.wrQLenPdf::13 0.140426
system.mem_ctrls.wrQLenPdf::14 0.140426
system.mem_ctrls.wrQLenPdf::15 3326.013462
system.mem_ctrls.wrQLenPdf::16 3435.0976590000005
system.mem_ctrls.wrQLenPdf::17 7105.988356000001
system.mem_ctrls.wrQLenPdf::18 7875.642588
system.mem_ctrls.wrQLenPdf::19 7913.242306
system.mem_ctrls.wrQLenPdf::20 7914.400103
system.mem_ctrls.wrQLenPdf::21 7918.187038000002
system.mem_ctrls.wrQLenPdf::22 7931.1882940000005
system.mem_ctrls.wrQLenPdf::23 7935.279567000001
system.mem_ctrls.wrQLenPdf::24 7936.039037999999
system.mem_ctrls.wrQLenPdf::25 7957.8065689999985
system.mem_ctrls.wrQLenPdf::26 7969.14611
system.mem_ctrls.wrQLenPdf::27 8024.657808000001
system.mem_ctrls.wrQLenPdf::28 8044.357081
system.mem_ctrls.wrQLenPdf::29 8315.125622000001
system.mem_ctrls.wrQLenPdf::30 8066.692223000001
system.mem_ctrls.wrQLenPdf::31 7977.221074000001
system.mem_ctrls.wrQLenPdf::32 7889.487928999999
system.mem_ctrls.wrQLenPdf::33 11.479974
system.mem_ctrls.wrQLenPdf::34 0.8380399999999999
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 7888.646184999999
system.mem_ctrls.rdPerTurnAround::mean 22.383894273004998
system.mem_ctrls.rdPerTurnAround::gmean 20.970355809371
system.mem_ctrls.rdPerTurnAround::stdev 54.080847932071
system.mem_ctrls.rdPerTurnAround::0-511 278.08785300000005
system.mem_ctrls.rdPerTurnAround::512-1023 1.9073269999999998
system.mem_ctrls.rdPerTurnAround::14336-14847 0.149278
system.mem_ctrls.rdPerTurnAround::total 7888.646184999999
system.mem_ctrls.wrPerTurnAround::samples 7888.646184999999
system.mem_ctrls.wrPerTurnAround::mean 15.634281983011
system.mem_ctrls.wrPerTurnAround::gmean 15.603069486752002
system.mem_ctrls.wrPerTurnAround::stdev 0.993369211721
system.mem_ctrls.wrPerTurnAround::16 4422.513559999999
system.mem_ctrls.wrPerTurnAround::17 112.53829799999998
system.mem_ctrls.wrPerTurnAround::18 2875.759866
system.mem_ctrls.wrPerTurnAround::19 449.61777199999995
system.mem_ctrls.wrPerTurnAround::total 7888.646184999999
system.mem_ctrls.bytesReadWrQ 5802.544319999999
system.mem_ctrls.bytesReadSys 12353780.403647996
system.mem_ctrls.bytesWrittenSys 8547140.39744
system.mem_ctrls.avgRdBWSys 186589292.4259413
system.mem_ctrls.avgWrBWSys 129754849.50402
system.mem_ctrls.totGap 59498518300.9515
system.mem_ctrls.avgGap 246136.79846936004
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2648.2934399999995
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12345428.200512
system.mem_ctrls.requestorWriteBytes::writebacks 8547018.985151999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 63209.294737653014
system.mem_ctrls.requestorReadRate::switch_cpus.data 186457042.1755928
system.mem_ctrls.requestorWriteRate::writebacks 129752671.95404372
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 41.37958499999999
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 192987.980388
system.mem_ctrls.requestorWriteAccesses::writebacks 133549.06871
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 2211166.4867499997
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 8376553381.03375
system.mem_ctrls.requestorWriteTotalLat::writebacks 1344942229565.412
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 47555.78125331
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 43564.71724988001
system.mem_ctrls.requestorWriteAvgLat::writebacks 11230216.117041089
system.mem_ctrls.dram.bytesRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesRead::cpu.data 134.549056
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2648.2934399999995
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12351225.133632
system.mem_ctrls.dram.bytesRead::total 12353774.792447997
system.mem_ctrls.dram.bytesInstRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2648.2934399999995
system.mem_ctrls.dram.bytesInstRead::total 2658.6760319999994
system.mem_ctrls.dram.bytesWritten::writebacks 8547140.39744
system.mem_ctrls.dram.bytesWritten::total 8547140.39744
system.mem_ctrls.dram.numReads::cpu.inst 2.5277060000000002
system.mem_ctrls.dram.numReads::cpu.data 2.102329
system.mem_ctrls.dram.numReads::switch_cpus.inst 41.37958499999999
system.mem_ctrls.dram.numReads::switch_cpus.data 192987.892713
system.mem_ctrls.dram.numReads::total 193027.73113199996
system.mem_ctrls.dram.numWrites::writebacks 133549.06871
system.mem_ctrls.dram.numWrites::total 133549.06871
system.mem_ctrls.dram.bwRead::cpu.inst 26033.191752
system.mem_ctrls.dram.bwRead::cpu.data 21981.704111
system.mem_ctrls.dram.bwRead::switch_cpus.inst 63209.41054799999
system.mem_ctrls.dram.bwRead::switch_cpus.data 186549204.718115
system.mem_ctrls.dram.bwRead::total 186589197.034134
system.mem_ctrls.dram.bwInstRead::cpu.inst 26033.191752
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 63209.41054799999
system.mem_ctrls.dram.bwInstRead::total 65653.21313999999
system.mem_ctrls.dram.bwWrite::writebacks 129754849.341807
system.mem_ctrls.dram.bwWrite::total 129754849.341807
system.mem_ctrls.dram.bwTotal::writebacks 129754849.341807
system.mem_ctrls.dram.bwTotal::cpu.inst 26033.191752
system.mem_ctrls.dram.bwTotal::cpu.data 21981.704111
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 63209.41054799999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 186549204.718115
system.mem_ctrls.dram.bwTotal::total 316344046.802777
system.mem_ctrls.dram.readBursts 192937.154052
system.mem_ctrls.dram.writeBursts 133547.17164299998
system.mem_ctrls.dram.perBankRdBursts::0 11718.965592
system.mem_ctrls.dram.perBankRdBursts::1 12802.434641000002
system.mem_ctrls.dram.perBankRdBursts::2 11909.814607
system.mem_ctrls.dram.perBankRdBursts::3 12260.185988
system.mem_ctrls.dram.perBankRdBursts::4 12074.154212999998
system.mem_ctrls.dram.perBankRdBursts::5 12114.90811
system.mem_ctrls.dram.perBankRdBursts::6 12653.963461
system.mem_ctrls.dram.perBankRdBursts::7 12086.358286000002
system.mem_ctrls.dram.perBankRdBursts::8 12190.255347999999
system.mem_ctrls.dram.perBankRdBursts::9 11511.500796
system.mem_ctrls.dram.perBankRdBursts::10 12154.451384
system.mem_ctrls.dram.perBankRdBursts::11 11887.692914
system.mem_ctrls.dram.perBankRdBursts::12 12111.426137000002
system.mem_ctrls.dram.perBankRdBursts::13 11887.493954
system.mem_ctrls.dram.perBankRdBursts::14 11856.645111000002
system.mem_ctrls.dram.perBankRdBursts::15 11716.903509999998
system.mem_ctrls.dram.perBankWrBursts::0 8194.13173
system.mem_ctrls.dram.perBankWrBursts::1 8844.880141
system.mem_ctrls.dram.perBankWrBursts::2 8318.600367
system.mem_ctrls.dram.perBankWrBursts::3 8490.125181000001
system.mem_ctrls.dram.perBankWrBursts::4 8462.818647
system.mem_ctrls.dram.perBankWrBursts::5 8299.955692000001
system.mem_ctrls.dram.perBankWrBursts::6 8783.092577
system.mem_ctrls.dram.perBankWrBursts::7 8330.383021
system.mem_ctrls.dram.perBankWrBursts::8 8425.105005000001
system.mem_ctrls.dram.perBankWrBursts::9 8028.576731
system.mem_ctrls.dram.perBankWrBursts::10 8372.089913999998
system.mem_ctrls.dram.perBankWrBursts::11 8233.911930999999
system.mem_ctrls.dram.perBankWrBursts::12 8275.921831
system.mem_ctrls.dram.perBankWrBursts::13 8229.286633
system.mem_ctrls.dram.perBankWrBursts::14 8121.553346
system.mem_ctrls.dram.perBankWrBursts::15 8136.738896
system.mem_ctrls.dram.totQLat 4761157928.632999
system.mem_ctrls.dram.totBusLat 964685770.2600001
system.mem_ctrls.dram.totMemAccLat 8378729567.108001
system.mem_ctrls.dram.avgQLat 24838.330987370002
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 43588.330987370005
system.mem_ctrls.dram.readRowHits 52853.53957199999
system.mem_ctrls.dram.writeRowHits 21527.772851999995
system.mem_ctrls.dram.readRowHitRate 27.77989777
system.mem_ctrls.dram.writeRowHitRate 12.191394769999999
system.mem_ctrls.dram.bytesPerActivate::samples 252102.164958
system.mem_ctrls.dram.bytesPerActivate::mean 139.91896067965502
system.mem_ctrls.dram.bytesPerActivate::gmean 124.17932299825901
system.mem_ctrls.dram.bytesPerActivate::stdev 76.84202633226599
system.mem_ctrls.dram.bytesPerActivate::0-127 228166.71691399996
system.mem_ctrls.dram.bytesPerActivate::128-255 17510.918945
system.mem_ctrls.dram.bytesPerActivate::256-383 2001.9364509999998
system.mem_ctrls.dram.bytesPerActivate::384-511 991.10144
system.mem_ctrls.dram.bytesPerActivate::512-639 546.996459
system.mem_ctrls.dram.bytesPerActivate::640-767 305.412786
system.mem_ctrls.dram.bytesPerActivate::768-895 289.987051
system.mem_ctrls.dram.bytesPerActivate::896-1023 239.01892499999994
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1614.8182629999997
system.mem_ctrls.dram.bytesPerActivate::total 252102.164958
system.mem_ctrls.dram.dramBytesRead 12347977.859328
system.mem_ctrls.dram.dramBytesWritten 8547018.985151999
system.mem_ctrls.dram.avgRdBW 186.49703466738399
system.mem_ctrls.dram.avgWrBW 129.752672062175
system.mem_ctrls.dram.peakBW 12800.000000000002
system.mem_ctrls.dram.busUtil 2.46950855
system.mem_ctrls.dram.busUtilRead 1.45747262
system.mem_ctrls.dram.busUtilWrite 1.01519856
system.mem_ctrls.dram.pageHitRate 24.38444558
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.mem_ctrls.dram.rank0.actEnergy 913476445.7426999
system.mem_ctrls.dram.rank0.preEnergy 485522045.253465
system.mem_ctrls.dram.rank0.readEnergy 697012404.17172
system.mem_ctrls.dram.rank0.writeEnergy 353519213.99832
system.mem_ctrls.dram.rank0.refreshEnergy 4696684447.687441
system.mem_ctrls.dram.rank0.actBackEnergy 21595682460.9141
system.mem_ctrls.dram.rank0.preBackEnergy 4661534368.47792
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33403431386.245663
system.mem_ctrls.dram.rank0.averagePower 557.1292432822181
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 11911365286.568
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1986765746.3785
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 45600243370.2035
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 886539069.0122402
system.mem_ctrls.dram.rank1.preEnergy 471205670.76214504
system.mem_ctrls.dram.rank1.readEnergy 680558875.75956
system.mem_ctrls.dram.rank1.writeEnergy 343597021.97814
system.mem_ctrls.dram.rank1.refreshEnergy 4696684447.687441
system.mem_ctrls.dram.rank1.actBackEnergy 21632745945.412655
system.mem_ctrls.dram.rank1.preBackEnergy 4630323013.11072
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33341654043.7229
system.mem_ctrls.dram.rank1.averagePower 556.3444612316662
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 11828378566.704998
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1986765746.3785
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 45683230090.0665
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.membus.transDist::ReadResp 151560.50536900002
system.membus.transDist::WritebackDirty 133549.06871
system.membus.transDist::CleanEvict 49571.963759
system.membus.transDist::ReadExReq 41467.306219
system.membus.transDist::ReadExResp 41467.273563
system.membus.transDist::ReadSharedReq 151560.593702
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 569176.549094
system.membus.pktCount::total 569176.549094
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 20900913.057791997
system.membus.pktSize::total 20900913.057791997
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 193027.81880699995
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 193027.81880699995
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 193027.81880699995
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.membus.reqLayer0.occupancy 955965273.8265002
system.membus.reqLayer0.utilization 6.58e-05
system.membus.respLayer1.occupancy 1062299357.47275
system.membus.respLayer1.utilization 6.58e-05
system.membus.snoop_filter.totRequests 376148.85127600003
system.membus.snoop_filter.hitSingleRequests 183141.237954
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 118996748.80629998
system.switch_cpus.cpi 1.189897566512
system.switch_cpus.ipc 0.8665385032459999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 119391968.72378197
system.switch_cpus.instsIssued 114692920.921023
system.switch_cpus.squashedInstsIssued 1694.580092
system.switch_cpus.squashedInstsExamined 17111768.834409997
system.switch_cpus.squashedOperandsExamined 12939697.625965001
system.switch_cpus.numIssuedDist::samples 118989639.55448501
system.switch_cpus.numIssuedDist::mean 0.9870364885760001
system.switch_cpus.numIssuedDist::stdev 1.1727260526659997
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 57559727.195911996
system.switch_cpus.numIssuedDist::1 27555993.105567
system.switch_cpus.numIssuedDist::2 18994217.078201
system.switch_cpus.numIssuedDist::3 12138840.300163003
system.switch_cpus.numIssuedDist::4 1779421.3911879999
system.switch_cpus.numIssuedDist::5 519259.75652099994
system.switch_cpus.numIssuedDist::6 214918.48174899997
system.switch_cpus.numIssuedDist::7 89620.44075799998
system.switch_cpus.numIssuedDist::8 137641.804426
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.918228
system.switch_cpus.numIssuedDist::total 118989639.55448501
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 8599.264061
system.switch_cpus.statFuBusy::MemWrite 346.881751
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 83215276.08715102
system.switch_cpus.statIssuedInstType_0::IntMult 1048507.5575939999
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 57095.031044
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 10813.777106
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 50888.342624000004
system.switch_cpus.statIssuedInstType_0::SimdCmp 9864.487062
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 114151.508103
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 37479.84390200001
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23857086.739746
system.switch_cpus.statIssuedInstType_0::MemWrite 6291757.546691
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114692920.921023
system.switch_cpus.issueRate 0.9869838934
system.switch_cpus.fuBusy 8946.145812
system.switch_cpus.fuBusyRate 7.6579657e-05
system.switch_cpus.intInstQueueReads 346778952.26229805
system.switch_cpus.intInstQueueWrites 135691537.91874003
system.switch_cpus.intInstQueueWakeupAccesses 111632809.10596001
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1607170.29729
system.switch_cpus.vecInstQueueWrites 812199.6394519999
system.switch_cpus.vecInstQueueWakeupAccesses 780968.363989
system.switch_cpus.intAluAccesses 113898209.295154
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 803657.771681
system.switch_cpus.numSquashedInsts 1344923.4446540002
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 599.243148
system.switch_cpus.idleCycles 7271.317587000001
system.switch_cpus.MemDepUnit__0.insertedLoads 24481568.374229997
system.switch_cpus.MemDepUnit__0.insertedStores 6497844.6066000005
system.switch_cpus.MemDepUnit__0.conflictingLoads 3778406.8972090003
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 22256964.218724
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 2224604.155506
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2603590.795953
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 330028.465163
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 99528.93175099998
system.switch_cpus.branchPred.lookups_0::CallDirect 37163.695951999995
system.switch_cpus.branchPred.lookups_0::CallIndirect 41322.171603999996
system.switch_cpus.branchPred.lookups_0::DirectCond 19921834.066725
system.switch_cpus.branchPred.lookups_0::DirectUncond 851006.3946090001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 6096.490266000001
system.switch_cpus.branchPred.lookups_0::total 20956951.750907
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 23844.88853
system.switch_cpus.branchPred.squashes_0::CallDirect 1123.0260779999999
system.switch_cpus.branchPred.squashes_0::CallIndirect 1679.1160800000005
system.switch_cpus.branchPred.squashes_0::DirectCond 4954755.757181
system.switch_cpus.branchPred.squashes_0::DirectUncond 174428.049295
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 226.54599799999997
system.switch_cpus.branchPred.squashes_0::total 5156057.383162
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.012289999999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 29.356125
system.switch_cpus.branchPred.corrected_0::CallIndirect 91.13841199999999
system.switch_cpus.branchPred.corrected_0::DirectCond 1455665.08369
system.switch_cpus.branchPred.corrected_0::DirectUncond 127.428092
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.950504000000002
system.switch_cpus.branchPred.corrected_0::total 1455934.9691130002
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 75684.100362
system.switch_cpus.branchPred.committed_0::CallDirect 36040.669874
system.switch_cpus.branchPred.committed_0::CallIndirect 39643.055523999996
system.switch_cpus.branchPred.committed_0::DirectCond 14967077.705772
system.switch_cpus.branchPred.committed_0::DirectUncond 676578.1293839999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5869.944268000001
system.switch_cpus.branchPred.committed_0::total 15800893.605183998
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.000658
system.switch_cpus.branchPred.mispredicted_0::CallDirect 25.665754
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 85.34661200000001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1392017.595267
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 91.179294
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.751644
system.switch_cpus.branchPred.mispredicted_0::total 1392240.539229
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9907470.014739
system.switch_cpus.branchPred.targetProvider_0::BTB 10902968.527997999
system.switch_cpus.branchPred.targetProvider_0::RAS 99528.929777
system.switch_cpus.branchPred.targetProvider_0::Indirect 46984.27839299999
system.switch_cpus.branchPred.targetProvider_0::total 20956951.750907
system.switch_cpus.branchPred.targetWrong_0::NoBranch 677522.7416970001
system.switch_cpus.branchPred.targetWrong_0::Return 778404.9786789999
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.010974
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.237763
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1455934.9691130002
system.switch_cpus.branchPred.condPredicted 19921834.066725
system.switch_cpus.branchPred.condPredictedTaken 10036009.838691
system.switch_cpus.branchPred.condIncorrect 1455934.9691130002
system.switch_cpus.branchPred.predTakenBTBMiss 5260.111122000001
system.switch_cpus.branchPred.NotTakenMispredicted 677529.990434
system.switch_cpus.branchPred.TakenMispredicted 778404.9786789999
system.switch_cpus.branchPred.BTBLookups 20956951.750907
system.switch_cpus.branchPred.BTBUpdates 677416.8892280001
system.switch_cpus.branchPred.BTBHits 20033183.30568
system.switch_cpus.branchPred.BTBHitRatio 0.9536193154279997
system.switch_cpus.branchPred.BTBMispredicted 6939.324954
system.switch_cpus.branchPred.indirectLookups 47418.661869999996
system.switch_cpus.branchPred.indirectHits 46984.27839299999
system.switch_cpus.branchPred.indirectMisses 434.3834769999999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 99528.93175099998
system.switch_cpus.branchPred.btb.lookups::CallDirect 37163.695951999995
system.switch_cpus.branchPred.btb.lookups::CallIndirect 41322.171603999996
system.switch_cpus.branchPred.btb.lookups::DirectCond 19921834.066725
system.switch_cpus.branchPred.btb.lookups::DirectUncond 851006.3946090001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 6096.490266000001
system.switch_cpus.branchPred.btb.lookups::total 20956951.750907
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 99528.93175099998
system.switch_cpus.branchPred.btb.misses::CallDirect 56.164066
system.switch_cpus.branchPred.btb.misses::CallIndirect 41322.171603999996
system.switch_cpus.branchPred.btb.misses::DirectCond 776613.3918
system.switch_cpus.branchPred.btb.misses::DirectUncond 151.29573999999997
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 6096.490266000001
system.switch_cpus.branchPred.btb.misses::total 923768.445227
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 29.356125
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 677260.1050110001
system.switch_cpus.branchPred.btb.updates::DirectUncond 127.428092
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 677416.8892280001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 29.356125
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 677260.1050110001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 127.428092
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 677416.8892280001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.switch_cpus.branchPred.indirectBranchPred.lookups 47418.661869999996
system.switch_cpus.branchPred.indirectBranchPred.hits 46984.27839299999
system.switch_cpus.branchPred.indirectBranchPred.misses 434.3834769999999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 113.088916
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 47531.75078600001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 102330.75608600001
system.switch_cpus.branchPred.ras.pops 102331.07390900001
system.switch_cpus.branchPred.ras.squashes 26647.030688
system.switch_cpus.branchPred.ras.used 75684.100362
system.switch_cpus.branchPred.ras.correct 75684.09970400001
system.switch_cpus.branchPred.ras.incorrect 0.000658
system.switch_cpus.commit.commitSquashedInsts 17113119.135594998
system.switch_cpus.commit.branchMispredicts 1455778.1848960004
system.switch_cpus.commit.numCommittedDist::samples 112648949.68284999
system.switch_cpus.commit.numCommittedDist::mean 0.932069956428
system.switch_cpus.commit.numCommittedDist::stdev 1.141552226775
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 60216874.528261
system.switch_cpus.commit.numCommittedDist::1 21673897.011874
system.switch_cpus.commit.numCommittedDist::2 11662396.410387
system.switch_cpus.commit.numCommittedDist::3 19095781.732328005
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999999999999996
system.switch_cpus.commit.numCommittedDist::total 112648949.68284999
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 75683.725398
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 74503334.67901601
system.switch_cpus.commit.committedInstType_0::IntMult 1001093.136498
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 57085.50992
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 10576.20305
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50576.327914
system.switch_cpus.commit.committedInstType_0::SimdCmp 8281.405428
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 108500.78785700002
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 37474.673962999994
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 20953895.860121995
system.switch_cpus.commit.committedInstType_0::MemWrite 5555216.445863999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 102286035.02963202
system.switch_cpus.commit.commitEligibleSamples 19095781.732328005
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100005837.33859201
system.switch_cpus.commitStats0.numOps 102286035.02963202
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78101999
system.switch_cpus.commitStats0.numOpsNotNOP 102280197.47206001
system.switch_cpus.commitStats0.cpi 1.189897566512
system.switch_cpus.commitStats0.ipc 0.8665385032459999
system.switch_cpus.commitStats0.numMemRefs 26509112.305986
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88118944.512673
system.switch_cpus.commitStats0.numLoadInsts 20953895.860121995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5555216.445863999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 774822.9491980001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 74503334.67901601
system.switch_cpus.commitStats0.committedInstType::IntMult 1001093.136498
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 57085.50992
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10576.20305
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50576.327914
system.switch_cpus.commitStats0.committedInstType::SimdCmp 8281.405428
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 108500.78785700002
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 37474.673962999994
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 20953895.860121995
system.switch_cpus.commitStats0.committedInstType::MemWrite 5555216.445863999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 102286035.02963202
system.switch_cpus.commitStats0.committedControl::IsControl 15800893.803725999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15679696.703572003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 121197.10015400001
system.switch_cpus.commitStats0.committedControl::IsCondControl 14967077.968039999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 833815.8356860001
system.switch_cpus.commitStats0.committedControl::IsCall 75683.725398
system.switch_cpus.commitStats0.committedControl::IsReturn 75684.100362
system.switch_cpus.decode.idleCycles 35351425.324663
system.switch_cpus.decode.blockedCycles 23713554.2866
system.switch_cpus.decode.runCycles 57366736.82094599
system.switch_cpus.decode.unblockCycles 1102032.4707039997
system.switch_cpus.decode.squashCycles 1455890.6515720002
system.switch_cpus.decode.branchResolved 10352317.485226002
system.switch_cpus.decode.branchMispred 167.630317
system.switch_cpus.decode.decodedInsts 125199185.040997
system.switch_cpus.decode.squashedInsts 111.369279
system.switch_cpus.executeStats0.numInsts 113347997.913522
system.switch_cpus.executeStats0.numNop 5855.917469000001
system.switch_cpus.executeStats0.numBranches 17576510.753377996
system.switch_cpus.executeStats0.numLoadInsts 23380573.026127007
system.switch_cpus.executeStats0.numStoreInsts 6216533.523956
system.switch_cpus.executeStats0.instRate 0.975822145447
system.switch_cpus.executeStats0.numCCRegReads 53422585.88917499
system.switch_cpus.executeStats0.numCCRegWrites 53853079.194387004
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 151580193.470813
system.switch_cpus.executeStats0.numIntRegWrites 73053197.00082801
system.switch_cpus.executeStats0.numMemRefs 29597106.550083
system.switch_cpus.executeStats0.numMiscRegReads 10546893.043175
system.switch_cpus.executeStats0.numMiscRegWrites 1.0
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 24864.654462000002
system.switch_cpus.executeStats0.numVecPredRegWrites 9686.239140000001
system.switch_cpus.executeStats0.numVecRegReads 619263.5185639999
system.switch_cpus.executeStats0.numVecRegWrites 320459.47461100004
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11049481.736168003
system.switch_cpus.fetch.cycles 77823944.00861998
system.switch_cpus.fetch.squashCycles 2912094.8715780005
system.switch_cpus.fetch.cacheLines 38828953.42686299
system.switch_cpus.fetch.icacheSquashes 506020.7684029999
system.switch_cpus.fetch.nisnDist::samples 118989639.55448501
system.switch_cpus.fetch.nisnDist::mean 1.1078506402490003
system.switch_cpus.fetch.nisnDist::stdev 1.2567174360630005
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 56950264.99101501
system.switch_cpus.fetch.nisnDist::1 26605008.046615
system.switch_cpus.fetch.nisnDist::2 3310779.5433259998
system.switch_cpus.fetch.nisnDist::3 32123586.973529004
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999999999999996
system.switch_cpus.fetch.nisnDist::total 118989639.55448501
system.switch_cpus.fetchStats0.numInsts 126981609.79046702
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.0855461616759998
system.switch_cpus.fetchStats0.numBranches 20956951.750907
system.switch_cpus.fetchStats0.branchRate 0.17482450199700003
system.switch_cpus.fetchStats0.icacheStallCycles 39709648.110075995
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1455890.6515720002
system.switch_cpus.iew.blockCycles 8825989.762704
system.switch_cpus.iew.unblockCycles 883710.536424
system.switch_cpus.iew.dispatchedInsts 119397824.641251
system.switch_cpus.iew.dispSquashedInsts 246369.075151
system.switch_cpus.iew.dispLoadInsts 24481568.374229997
system.switch_cpus.iew.dispStoreInsts 6497844.6066000005
system.switch_cpus.iew.dispNonSpecInsts 0.0
system.switch_cpus.iew.iqFullEvents 25971.362093999996
system.switch_cpus.iew.lsqFullEvents 824815.4118889999
system.switch_cpus.iew.predictedTakenIncorrect 856465.224761
system.switch_cpus.iew.predictedNotTakenIncorrect 742138.924188
system.switch_cpus.iew.branchMispredicts 1598604.1489489996
system.switch_cpus.iew.instsToCommit 112727342.69700398
system.switch_cpus.iew.writebackCount 112413777.46994902
system.switch_cpus.iew.producerInst 61257921.419097
system.switch_cpus.iew.consumerInst 100041965.875974
system.switch_cpus.iew.wbRate 0.9681065319380001
system.switch_cpus.iew.wbFanout 0.6242534504739999
system.switch_cpus.lsq0.forwLoads 229405.02705799998
system.switch_cpus.lsq0.squashedLoads 3527672.475352999
system.switch_cpus.lsq0.ignoredResponses 680.5169279999999
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 942628.6187139999
system.switch_cpus.lsq0.rescheduledLoads 18035.753234999996
system.switch_cpus.lsq0.blockedByCache 4180.266413
system.switch_cpus.lsq0.loadToUse::samples 20953895.443332996
system.switch_cpus.lsq0.loadToUse::mean 5.7154130418769995
system.switch_cpus.lsq0.loadToUse::stdev 18.980546641735
system.switch_cpus.lsq0.loadToUse::0-9 19905768.038523
system.switch_cpus.lsq0.loadToUse::10-19 76570.659232
system.switch_cpus.lsq0.loadToUse::20-29 679409.9617280001
system.switch_cpus.lsq0.loadToUse::30-39 79765.880334
system.switch_cpus.lsq0.loadToUse::40-49 1069.943868
system.switch_cpus.lsq0.loadToUse::50-59 1656.1754929999997
system.switch_cpus.lsq0.loadToUse::60-69 1648.329012
system.switch_cpus.lsq0.loadToUse::70-79 1547.494692
system.switch_cpus.lsq0.loadToUse::80-89 1640.4139060000002
system.switch_cpus.lsq0.loadToUse::90-99 2311.6340440000004
system.switch_cpus.lsq0.loadToUse::100-109 2530.576481
system.switch_cpus.lsq0.loadToUse::110-119 3746.84937
system.switch_cpus.lsq0.loadToUse::120-129 3927.204953
system.switch_cpus.lsq0.loadToUse::130-139 15139.898081999996
system.switch_cpus.lsq0.loadToUse::140-149 44521.46371599999
system.switch_cpus.lsq0.loadToUse::150-159 4589.5025989999995
system.switch_cpus.lsq0.loadToUse::160-169 5454.687540000002
system.switch_cpus.lsq0.loadToUse::170-179 47549.373621000006
system.switch_cpus.lsq0.loadToUse::180-189 4322.670782
system.switch_cpus.lsq0.loadToUse::190-199 4574.8804310000005
system.switch_cpus.lsq0.loadToUse::200-209 50415.20009400001
system.switch_cpus.lsq0.loadToUse::210-219 2182.744925
system.switch_cpus.lsq0.loadToUse::220-229 181.87328799999997
system.switch_cpus.lsq0.loadToUse::230-239 233.47996899999998
system.switch_cpus.lsq0.loadToUse::240-249 221.07359099999996
system.switch_cpus.lsq0.loadToUse::250-259 265.29131699999994
system.switch_cpus.lsq0.loadToUse::260-269 403.8804149999999
system.switch_cpus.lsq0.loadToUse::270-279 314.60258
system.switch_cpus.lsq0.loadToUse::280-289 287.02740499999993
system.switch_cpus.lsq0.loadToUse::290-299 502.24468499999995
system.switch_cpus.lsq0.loadToUse::overflows 11143.700273
system.switch_cpus.lsq0.loadToUse::min_value 1.1968580000000002
system.switch_cpus.lsq0.loadToUse::max_value 1824.1192899999999
system.switch_cpus.lsq0.loadToUse::total 20953895.443332996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 59498374403.15
system.switch_cpus.rename.squashCycles 1455890.6515720002
system.switch_cpus.rename.idleCycles 36331226.941871
system.switch_cpus.rename.blockCycles 20415449.953404
system.switch_cpus.rename.serializeStallCycles 68.006011
system.switch_cpus.rename.runCycles 57306991.540882
system.switch_cpus.rename.unblockCycles 3480012.4607449993
system.switch_cpus.rename.renamedInsts 123711519.359885
system.switch_cpus.rename.ROBFullEvents 414090.53999600007
system.switch_cpus.rename.IQFullEvents 97888.74769999999
system.switch_cpus.rename.LQFullEvents 365421.430718
system.switch_cpus.rename.SQFullEvents 2486623.306987
system.switch_cpus.rename.fullRegistersEvents 65170.23903700001
system.switch_cpus.rename.renamedOperands 158740765.387342
system.switch_cpus.rename.lookups 235620794.696635
system.switch_cpus.rename.intLookups 164839603.32767698
system.switch_cpus.rename.vecLookups 628568.518057
system.switch_cpus.rename.vecPredLookups 19391.831971
system.switch_cpus.rename.committedMaps 130105176.79479899
system.switch_cpus.rename.undoneMaps 28635582.870966002
system.switch_cpus.rename.serializing 4.306461
system.switch_cpus.rename.tempSerializing 0.0
system.switch_cpus.rename.skidInsts 1028005.6937480001
system.switch_cpus.rob.reads 212950860.04896095
system.switch_cpus.rob.writes 245156362.213308
system.switch_cpus.rob.squashedLoads 3633530.4940039995
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 962680.9383610002
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78101999
system.switch_cpus.thread_0.numOps 102280197.47206001
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 772752.7714059999
system.tol2bus.transDist::WritebackDirty 883169.147942
system.tol2bus.transDist::WritebackClean 851.1568570000001
system.tol2bus.transDist::CleanEvict 241409.764411
system.tol2bus.transDist::ReadExReq 169315.487795
system.tol2bus.transDist::ReadExResp 169315.455139
system.tol2bus.transDist::ReadCleanReq 863.4353350000001
system.tol2bus.transDist::ReadSharedReq 771891.382261
system.tol2bus.pktCount::total 2826194.3205799996
system.tol2bus.pktSize::total 108322520.41728002
system.tol2bus.snoops 183372.41494400002
system.tol2bus.snoopTraffic 8547140.39744
system.tol2bus.snoopFanout::samples 1125440.935827
system.tol2bus.snoopFanout::mean 0.00028163794499999997
system.tol2bus.snoopFanout::stdev 0.016476751776
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1125166.1262029998
system.tol2bus.snoopFanout::1 274.809624
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9993420000000001
system.tol2bus.snoopFanout::total 1125440.935827
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 59498374403.15
system.tol2bus.reqLayer0.occupancy 1692534323.6634998
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 1311415.517131
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1411809777.7583218
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1884126.1751489996
system.tol2bus.snoop_filter.hitSingleRequests 942057.565933
system.tol2bus.snoop_filter.hitMultiRequests 23.515482
system.tol2bus.snoop_filter.totSnoops 251.38247499999997
system.tol2bus.snoop_filter.hitSingleSnoops 251.38247499999997
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 12439.958705
system.mem_ctrls.rdPerTurnAround::12-15 4.755879
system.mem_ctrls.rdPerTurnAround::16-19 459.89092200000005
system.mem_ctrls.rdPerTurnAround::20-23 1268.308986
system.mem_ctrls.rdPerTurnAround::24-27 772.288995
system.mem_ctrls.rdPerTurnAround::28-31 202.80474600000002
system.mem_ctrls.rdPerTurnAround::32-35 59.923575
system.mem_ctrls.rdPerTurnAround::36-39 30.582323999999996
system.mem_ctrls.rdPerTurnAround::40-43 15.250482
system.mem_ctrls.rdPerTurnAround::44-47 10.898253
system.mem_ctrls.rdPerTurnAround::48-51 5.543946
system.mem_ctrls.rdPerTurnAround::52-55 6.522924000000001
system.mem_ctrls.rdPerTurnAround::56-59 3.254949
system.mem_ctrls.rdPerTurnAround::60-63 2.988732
system.mem_ctrls.rdPerTurnAround::64-67 1.933176
system.mem_ctrls.rdPerTurnAround::68-71 1.557969
system.mem_ctrls.rdPerTurnAround::72-75 1.125621
system.mem_ctrls.rdPerTurnAround::76-79 1.125621
system.mem_ctrls.rdPerTurnAround::104-107 0.120744
system.mem_ctrls.wrPerTurnAround::20 25.453518999999996
system.mem_ctrls.wrPerTurnAround::21 2.471759
system.mem_ctrls.wrPerTurnAround::22 0.291411
system.mem_ctrls.rdPerTurnAround::15872-16383 0.346284
system.mem_ctrls.rdPerTurnAround::80-83 0.254463
system.mem_ctrls.rdPerTurnAround::108-111 0.254463
system.mem_ctrls.dram.bytesPerActivate::64-127 13.870494
system.mem_ctrls.dram.bytesPerActivate::192-255 13.870494
system.mem_ctrls.dram.bytesPerActivate::320-383 13.789380000000001
system.mem_ctrls.dram.bytesPerActivate::448-511 13.789380000000001
system.mem_ctrls.dram.bytesPerActivate::576-639 13.870494
system.mem_ctrls.dram.bytesPerActivate::704-767 13.870494
system.mem_ctrls.dram.bytesPerActivate::768-831 401.027616
system.mem_ctrls.rdPerTurnAround::1024-1535 0.257585
system.mem_ctrls.rdPerTurnAround::12-13 0.12784099999999998
system.mem_ctrls.rdPerTurnAround::14-15 5.760978
system.mem_ctrls.rdPerTurnAround::16-17 132.12318199999999
system.mem_ctrls.rdPerTurnAround::18-19 448.625055
system.mem_ctrls.rdPerTurnAround::20-21 689.709372
system.mem_ctrls.rdPerTurnAround::22-23 636.505344
system.mem_ctrls.rdPerTurnAround::24-25 446.18757300000004
system.mem_ctrls.rdPerTurnAround::26-27 250.940799
system.mem_ctrls.rdPerTurnAround::28-29 124.976002
system.mem_ctrls.rdPerTurnAround::30-31 53.033198000000006
system.mem_ctrls.rdPerTurnAround::32-33 19.80781
system.mem_ctrls.rdPerTurnAround::34-35 7.246017
system.mem_ctrls.rdPerTurnAround::36-37 3.157032
system.mem_ctrls.rdPerTurnAround::38-39 1.649914
system.mem_ctrls.rdPerTurnAround::40-41 0.390109
system.mem_ctrls.rdPerTurnAround::44-45 0.028534
system.l2.ReadExReq.misses::cpu.data 0.272021
system.l2.ReadExReq.accesses::cpu.data 0.272021
system.l2.ReadExReq.missRate::cpu.data 0.260389
system.mem_ctrls.rdPerTurnAround::0-2047 50.731142
system.mem_ctrls.rdPerTurnAround::32768-34815 0.000658
system.mem_ctrls.rdPerTurnAround::0-127 450.023308
system.mem_ctrls.rdPerTurnAround::128-255 0.000658
system.mem_ctrls.rdPerTurnAround::1408-1535 0.000658
system.mem_ctrls.rdPerTurnAround::2304-2431 0.000658
system.mem_ctrls.rdPerTurnAround::14848-15359 0.066359
system.mem_ctrls.rdPerTurnAround::0-15 0.66462
system.mem_ctrls.rdPerTurnAround::16-31 279.085015
system.mem_ctrls.rdPerTurnAround::32-47 10.689305
system.mem_ctrls.rdPerTurnAround::48-63 3.4338699999999998
system.mem_ctrls.rdPerTurnAround::64-79 0.88616
system.mem_ctrls.rdPerTurnAround::80-95 0.55385
system.mem_ctrls.rdPerTurnAround::96-111 0.38769499999999996
system.mem_ctrls.rdPerTurnAround::112-127 0.276925
system.mem_ctrls.rdPerTurnAround::128-143 0.38769499999999996
system.mem_ctrls.rdPerTurnAround::144-159 0.166155
system.mem_ctrls.rdPerTurnAround::160-175 0.11077
system.mem_ctrls.rdPerTurnAround::288-303 0.055385
system.mem_ctrls.rdPerTurnAround::0-1023 1201.4909440000001
system.mem_ctrls.rdPerTurnAround::16384-17407 0.032582
system.mem_ctrls.rdPerTurnAround::8-15 0.390984
system.mem_ctrls.rdPerTurnAround::16-23 121.628606
system.mem_ctrls.rdPerTurnAround::24-31 61.449652
system.mem_ctrls.rdPerTurnAround::32-39 6.1254159999999995
system.mem_ctrls.rdPerTurnAround::40-47 1.824592
system.mem_ctrls.rdPerTurnAround::48-55 1.172952
system.mem_ctrls.rdPerTurnAround::56-63 0.781968
system.mem_ctrls.rdPerTurnAround::64-71 0.130328
system.mem_ctrls.rdPerTurnAround::72-79 0.293238
system.mem_ctrls.rdPerTurnAround::80-87 0.358402
system.mem_ctrls.rdPerTurnAround::88-95 0.16291
system.mem_ctrls.rdPerTurnAround::96-103 0.130328
system.mem_ctrls.rdPerTurnAround::104-111 0.195492
system.mem_ctrls.rdPerTurnAround::112-119 0.16291
system.mem_ctrls.rdPerTurnAround::120-127 0.130328
system.mem_ctrls.rdPerTurnAround::128-135 0.032582
system.mem_ctrls.rdPerTurnAround::136-143 0.032582
system.mem_ctrls.rdPerTurnAround::24576-25599 0.024607
system.mem_ctrls.rdPerTurnAround::88-91 0.057141
system.mem_ctrls.rdPerTurnAround::17408-18431 0.113477
system.mem_ctrls.rdPerTurnAround::12800-13311 0.070359
system.mem_ctrls.rdPerTurnAround::42-43 0.158692
system.mem_ctrls.rdPerTurnAround::15360-15871 0.088333
system.mem_ctrls.rdPerTurnAround::54-55 0.088333
system.mem_ctrls.rdPerTurnAround::2048-3071 0.026949
system.mem_ctrls.rdPerTurnAround::19456-20479 0.026949
CPI 1.189967490668791

Per-Address PND Load Violations:
