#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr 19 18:38:06 2025
# Process ID: 7556
# Current directory: C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1
# Command line: vivado.exe -log Wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Wrapper.tcl -notrace
# Log file: C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper.vdi
# Journal file: C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: link_design -top Wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1329.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Wrapper' is not ideal for floorplanning, since the cellview 'AudioController' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1666.957 ; gain = 337.852
Finished Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
Parsing XDC File [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'audio_out[0]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[1]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[2]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[3]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[4]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[5]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[6]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[7]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[8]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[9]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[10]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[11]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[12]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[13]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[14]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_out[15]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[0]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[1]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[2]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[3]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[4]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[5]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[6]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[7]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[8]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[9]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[10]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[11]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[12]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[13]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[14]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[15]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'note_on'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audioEn'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'chSel'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micClk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micData'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servoSignal'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[0]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[1]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[2]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[3]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[4]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[5]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[6]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[7]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[8]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[9]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[10]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[11]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[12]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[13]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[14]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'frequency_in[15]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'note_on'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audioEn'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'chSel'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micClk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micData'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servoSignal'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:207]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:207]
Finished Parsing XDC File [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1666.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1666.957 ; gain = 337.852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1666.957 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 52a82396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1680.871 ; gain = 13.914

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a80fb0c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1893.809 ; gain = 0.086
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 132bbff42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.809 . Memory (MB): peak = 1893.809 ; gain = 0.086
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 108 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3be16f48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.926 . Memory (MB): peak = 1893.809 ; gain = 0.086
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3be16f48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1893.809 ; gain = 0.086
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 3be16f48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1893.809 ; gain = 0.086
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3be16f48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1893.809 ; gain = 0.086
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |              42  |             108  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1893.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 738ed43d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1893.809 ; gain = 0.086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 738ed43d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1995.238 ; gain = 0.000
Ending Power Optimization Task | Checksum: 738ed43d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1995.238 ; gain = 101.430

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 738ed43d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.238 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1995.238 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 738ed43d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1995.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.238 ; gain = 328.281
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1995.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
Command: report_drc -file Wrapper_drc_opted.rpt -pb Wrapper_drc_opted.pb -rpx Wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/dx_latch_A/loop1[15].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/dx_latch_A/loop1[16].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/dx_latch_A/loop1[18].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[0].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[10].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[11].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[12].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[13].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[14].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[15].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[16].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[17].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[18].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[19].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[1].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[20].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[21].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[22].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[8].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InstMem/dataOut_reg_0 has an input control pin InstMem/dataOut_reg_0/ADDRARDADDR[14] (net: InstMem/sel[11]) which is driven by a register (CPU/xm_latch_O/loop1[9].myDFF/q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1995.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 47e71ff9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1995.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c8ed0e24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.627 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b76f1f2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b76f1f2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1995.238 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2b76f1f2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 242d8ff9c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2797429ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2797429ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 1039 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 6, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 407 nets or LUTs. Breaked 6 LUTs, combined 401 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1995.238 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            401  |                   407  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            401  |                   407  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 22c329023

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1995.238 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 11fa7a315

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1995.238 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11fa7a315

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc14413e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176ac97f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 155012a19

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1429eb897

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1681de6fb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 174f53388

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1db99f40a

Time (s): cpu = 00:01:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cfbe01ce

Time (s): cpu = 00:01:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18d36bfbb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 1995.238 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18d36bfbb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 1995.238 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18f5acada

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.488 | TNS=-549.287 |
Phase 1 Physical Synthesis Initialization | Checksum: 129995d99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 2010.539 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12b1ea2db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 2010.539 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18f5acada

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 2010.539 ; gain = 15.301

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.777. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12cb5cdd0

Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301

Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301
Phase 4.1 Post Commit Optimization | Checksum: 12cb5cdd0

Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12cb5cdd0

Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12cb5cdd0

Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301
Phase 4.3 Placer Reporting | Checksum: 12cb5cdd0

Time (s): cpu = 00:02:08 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2010.539 ; gain = 0.000

Time (s): cpu = 00:02:08 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17bfcd81d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301
Ending Placer Task | Checksum: 1121283b9

Time (s): cpu = 00:02:08 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.539 ; gain = 15.301
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 122 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:53 . Memory (MB): peak = 2010.539 ; gain = 15.301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2010.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_placed.rpt -pb Wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2010.539 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 3.23s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2023.082 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-27.073 |
Phase 1 Physical Synthesis Initialization | Checksum: 196fa81da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2028.098 ; gain = 5.016
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-27.073 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 196fa81da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2028.098 ; gain = 5.016

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.547 | TNS=-27.073 |
INFO: [Physopt 32-663] Processed net audio/delay_buf_reg[723]_308[0].  Re-placed instance audio/delay_buf_reg[723][0]
INFO: [Physopt 32-735] Processed net audio/delay_buf_reg[723]_308[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.538 | TNS=-26.623 |
INFO: [Physopt 32-663] Processed net audio/delay_buf_reg[63]_968[0].  Re-placed instance audio/delay_buf_reg[63][0]
INFO: [Physopt 32-735] Processed net audio/delay_buf_reg[63]_968[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.477 | TNS=-26.356 |
INFO: [Physopt 32-663] Processed net audio/delay_buf_reg[303]_728[0].  Re-placed instance audio/delay_buf_reg[303][0]
INFO: [Physopt 32-735] Processed net audio/delay_buf_reg[303]_728[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.428 | TNS=-25.879 |
INFO: [Physopt 32-662] Processed net audio/delay_buf_reg[147]_884[0].  Did not re-place instance audio/delay_buf_reg[147][0]
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[147]_884[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][1]_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-25.190 |
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][1]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.419 | TNS=-23.841 |
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][1]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-23.175 |
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][1]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][2]_i_7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][2]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][3]_i_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][4]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][5]_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][5]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][5]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][8]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][8]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_10_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][9]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-13.982 |
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][9]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-4.880 |
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][9]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][9]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_25_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][9]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][9]_i_47_n_0.  Did not re-place instance audio/delay_buf[1023][9]_i_47
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][9]_i_50_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][9]_i_50_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][9]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.277 | TNS=-4.900 |
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][9]_i_51_n_0.  Did not re-place instance audio/delay_buf[1023][9]_i_51
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][9]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_sum7_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_18_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_18
INFO: [Physopt 32-572] Net audio/delay_buf[1023][7]_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_41_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_41
INFO: [Physopt 32-134] Processed net audio/delay_buf[1023][7]_i_41_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net audio/delay_buf[1023][7]_i_41_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-4.597 |
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_41_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_41
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][7]_i_18_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][7]_i_18_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-4.208 |
INFO: [Physopt 32-702] Processed net audio/sine_sum7_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][9]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][9]_i_36_n_0.  Did not re-place instance audio/delay_buf[1023][9]_i_36
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][9]_i_40_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][9]_i_40_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][9]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-2.797 |
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_59_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_74_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_74
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][7]_i_77_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][7]_i_77_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_74_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-0.423 |
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_74_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_74
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_130_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_130
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][7]_i_74_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][7]_i_74_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_130_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-0.287 |
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_73_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_73
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][7]_i_76_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][7]_i_76_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-0.171 |
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_17_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_17
INFO: [Physopt 32-572] Net audio/delay_buf[1023][7]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_36_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_36
INFO: [Physopt 32-134] Processed net audio/delay_buf[1023][7]_i_36_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net audio/delay_buf[1023][7]_i_36_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][9]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_67_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_67
INFO: [Physopt 32-710] Processed net audio/delay_buf[1023][7]_i_70_n_0. Critical path length was reduced through logic transformation on cell audio/delay_buf[1023][7]_i_70_comp.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.165 |
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_129_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_129
INFO: [Physopt 32-572] Net audio/delay_buf[1023][7]_i_129_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net audio/delay_buf[1023][7]_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.055 | TNS=-0.088 |
INFO: [Physopt 32-662] Processed net audio/delay_buf[1023][7]_i_120_n_0.  Did not re-place instance audio/delay_buf[1023][7]_i_120
INFO: [Physopt 32-572] Net audio/delay_buf[1023][7]_i_120_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf_reg[1023][7]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/delay_buf[1023][7]_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net audio/delay_buf[191][0]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net audio/delay_buf[191][0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.012 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.012 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 196fa81da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2034.148 ; gain = 11.066

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.012 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.012 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 196fa81da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2034.148 ; gain = 11.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2034.148 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.012 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.559  |         27.073  |            3  |              0  |                    18  |           0  |           2  |  00:00:19  |
|  Total          |          0.559  |         27.073  |            3  |              0  |                    18  |           0  |           3  |  00:00:19  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2034.148 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1198d34f2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2034.148 ; gain = 11.066
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 122 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 2034.148 ; gain = 23.609
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.891 ; gain = 5.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 90758ea3 ConstDB: 0 ShapeSum: 5d63da35 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 130f4a8af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2148.242 ; gain = 93.750
Post Restoration Checksum: NetGraph: 8e6ec64f NumContArr: a285e260 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 130f4a8af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2148.242 ; gain = 93.750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 130f4a8af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2154.590 ; gain = 100.098

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 130f4a8af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2154.590 ; gain = 100.098
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f332a5a7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2186.004 ; gain = 131.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.887  | TNS=0.000  | WHS=-1.745 | THS=-283.270|

Phase 2 Router Initialization | Checksum: 282e483ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2196.562 ; gain = 142.070

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.70436e-05 %
  Global Horizontal Routing Utilization  = 7.10429e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16392
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16392
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 282e483ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2199.066 ; gain = 144.574
Phase 3 Initial Routing | Checksum: 14560c681

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2242.871 ; gain = 188.379
INFO: [Route 35-580] Design has 22 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                     CPU/dx_latch_B/loop1[5].myDFF/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                    CPU/dx_latch_B/loop1[11].myDFF/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                    CPU/dx_latch_B/loop1[14].myDFF/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                    CPU/dx_latch_B/loop1[15].myDFF/q_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                     CPU/dx_latch_B/loop1[9].myDFF/q_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2564
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.114 | TNS=-3359.001| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 149b5c14f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:30 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1001
 Number of Nodes with overlaps = 391
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.460 | TNS=-3996.770| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 136b2ad56

Time (s): cpu = 00:02:05 ; elapsed = 00:01:35 . Memory (MB): peak = 2266.770 ; gain = 212.277
Phase 4 Rip-up And Reroute | Checksum: 136b2ad56

Time (s): cpu = 00:02:05 ; elapsed = 00:01:35 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16c779528

Time (s): cpu = 00:02:06 ; elapsed = 00:01:36 . Memory (MB): peak = 2266.770 ; gain = 212.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.114 | TNS=-3336.585| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c545d930

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c545d930

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.770 ; gain = 212.277
Phase 5 Delay and Skew Optimization | Checksum: c545d930

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15981699e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.770 ; gain = 212.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.014 | TNS=-3134.279| WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1280f86a0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.770 ; gain = 212.277
Phase 6 Post Hold Fix | Checksum: 1280f86a0

Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.45002 %
  Global Horizontal Routing Utilization  = 5.52053 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1522b4d9b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1522b4d9b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dfbeca67

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 2266.770 ; gain = 212.277

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.014 | TNS=-3134.279| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1dfbeca67

Time (s): cpu = 00:02:13 ; elapsed = 00:01:41 . Memory (MB): peak = 2266.770 ; gain = 212.277
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:13 ; elapsed = 00:01:41 . Memory (MB): peak = 2266.770 ; gain = 212.277

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 123 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2266.770 ; gain = 226.879
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2266.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
Command: report_drc -file Wrapper_drc_routed.rpt -pb Wrapper_drc_routed.pb -rpx Wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2266.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
Command: report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
268 Infos, 123 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Wrapper_route_status.rpt -pb Wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Wrapper_bus_skew_routed.rpt -pb Wrapper_bus_skew_routed.pb -rpx Wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 18:43:06 2025...
