timestamp 1741799621
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use nmos1x20_8x nmos1x20_8x_0 1 0 950 0 1 2058
node "m1_850_n74#" 1 170.819 850 -74 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53208 1308 0 0 0 0 0 0 0 0 0 0
node "m1_596_n154#" 2 539.066 596 -154 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111624 2644 0 0 0 0 0 0 0 0 0 0
node "m1_2098_56#" 8 2005.63 2098 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 256256 8136 0 0 0 0 0 0 0 0 0 0
node "m1_n8_56#" 8 2005.63 -8 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 256256 8136 0 0 0 0 0 0 0 0 0 0
node "m1_1358_4064#" 1 171.841 1358 4064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53208 1308 0 0 0 0 0 0 0 0 0 0
node "m1_1104_4064#" 2 500.299 1104 4064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111624 2644 0 0 0 0 0 0 0 0 0 0
node "m1_342_4064#" 1 171.841 342 4064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53208 1308 0 0 0 0 0 0 0 0 0 0
node "m1_88_4064#" 2 500.299 88 4064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111624 2644 0 0 0 0 0 0 0 0 0 0
substrate "a_n74_n98#" 0 0 -74 -98 ppd 0 0 0 0 0 0 0 0 0 0 548352 26112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 443904 26112 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_88_4064#" "m1_342_4064#" 362.718
cap "m1_88_4064#" "m1_1104_4064#" 87.1538
cap "m1_1104_4064#" "m1_1358_4064#" 362.718
cap "m1_596_n154#" "m1_850_n74#" 362.718
cap "nmos1x20_8x_0/a_n862_n2058#" "nmos1x20_8x_0/a_408_n2058#" 0.196149
cap "nmos1x20_8x_0/a_n950_n2000#" "nmos1x20_8x_0/a_408_n2058#" 10.108
cap "nmos1x20_8x_0/a_n950_n2000#" "nmos1x20_8x_0/a_154_n2058#" 9.14489
cap "a_n74_n98#" "nmos1x20_8x_0/a_n608_n2058#" 61.4347
cap "a_n74_n98#" "nmos1x20_8x_0/a_n862_n2058#" 68.4149
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 414.412
cap "nmos1x20_8x_0/a_408_n2058#" "nmos1x20_8x_0/a_154_n2058#" -29.0094
cap "a_n74_n98#" "nmos1x20_8x_0/a_408_n2058#" 53.0077
cap "a_n74_n98#" "nmos1x20_8x_0/a_154_n2058#" 106.205
cap "nmos1x20_8x_0/a_408_n2058#" "nmos1x20_8x_0/a_n608_n2058#" 0.433787
cap "a_n74_n98#" "nmos1x20_8x_0/a_662_n2058#" 61.4347
cap "nmos1x20_8x_0/a_154_n2058#" "nmos1x20_8x_0/a_408_n2058#" -9.73077
cap "nmos1x20_8x_0/a_662_n2058#" "nmos1x20_8x_0/a_408_n2058#" 0.433787
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 413.823
cap "a_n74_n98#" "nmos1x20_8x_0/a_916_n2058#" 68.4149
cap "nmos1x20_8x_0/a_n950_n2000#" "nmos1x20_8x_0/a_408_n2058#" 4.08962
cap "nmos1x20_8x_0/a_408_n2058#" "nmos1x20_8x_0/a_916_n2058#" 0.196149
cap "a_n74_n98#" "nmos1x20_8x_0/a_408_n2058#" 53.0077
cap "nmos1x20_8x_0/a_n950_n2000#" "a_n74_n98#" 474.923
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 475.342
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 474.923
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 475.342
cap "nmos1x20_8x_0/a_662_2000#" "nmos1x20_8x_0/a_916_2000#" -9.73077
cap "nmos1x20_8x_0/a_n100_2000#" "nmos1x20_8x_0/a_n950_n2000#" 14.1976
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 15.6266
cap "nmos1x20_8x_0/a_n950_n2000#" "nmos1x20_8x_0/a_916_2000#" 2.81161
cap "nmos1x20_8x_0/a_n100_2000#" "a_n74_n98#" 114.288
cap "nmos1x20_8x_0/a_n950_n2000#" "nmos1x20_8x_0/a_n354_2000#" 9.12473
cap "nmos1x20_8x_0/a_n100_2000#" "nmos1x20_8x_0/a_916_2000#" -19.4615
cap "a_n74_n98#" "nmos1x20_8x_0/a_916_2000#" 54.1852
cap "nmos1x20_8x_0/a_n100_2000#" "nmos1x20_8x_0/a_n354_2000#" -38.7402
cap "a_n74_n98#" "nmos1x20_8x_0/a_n354_2000#" 108.37
cap "nmos1x20_8x_0/a_662_2000#" "nmos1x20_8x_0/a_n950_n2000#" 9.12473
cap "nmos1x20_8x_0/a_916_2000#" "a_n74_n98#" 60.1028
cap "nmos1x20_8x_0/a_n354_2000#" "nmos1x20_8x_0/a_n950_n2000#" -8.67362e-19
cap "nmos1x20_8x_0/a_916_2000#" "nmos1x20_8x_0/a_n950_n2000#" 11.386
cap "nmos1x20_8x_0/a_662_2000#" "nmos1x20_8x_0/a_916_2000#" -29.0094
cap "a_n74_n98#" "nmos1x20_8x_0/a_n950_n2000#" 14.668
cap "nmos1x20_8x_0/a_662_2000#" "a_n74_n98#" 108.37
merge "nmos1x20_8x_0/a_408_n2058#" "nmos1x20_8x_0/a_n354_n2058#" -283.259 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18400 -984 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_n354_n2058#" "m1_596_n154#"
merge "nmos1x20_8x_0/a_n100_2000#" "nmos1x20_8x_0/a_n862_2000#" -279.439 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18400 -984 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_n862_2000#" "m1_88_4064#"
merge "nmos1x20_8x_0/a_n950_n2000#" "m1_2098_56#" -4514.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -419272 -16236 0 0 0 0 0 0 0 0 0 0
merge "m1_2098_56#" "m1_n8_56#"
merge "nmos1x20_8x_0/a_n354_2000#" "nmos1x20_8x_0/a_n608_2000#" -260.465 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18400 -984 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_n608_2000#" "m1_342_4064#"
merge "nmos1x20_8x_0/a_154_n2058#" "nmos1x20_8x_0/a_n100_n2058#" -260.181 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18400 -984 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_n100_n2058#" "m1_850_n74#"
merge "nmos1x20_8x_0/VSUBS" "a_n74_n98#" -3574.79 0 0 0 0 0 0 0 0 0 0 -224700 -10700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -181900 -10700 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_662_2000#" "nmos1x20_8x_0/a_408_2000#" -260.465 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18400 -984 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_408_2000#" "m1_1358_4064#"
merge "nmos1x20_8x_0/a_916_2000#" "nmos1x20_8x_0/a_154_2000#" -279.439 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18400 -984 0 0 0 0 0 0 0 0 0 0
merge "nmos1x20_8x_0/a_154_2000#" "m1_1104_4064#"
