#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_020f16d8 .scope module, "dff_async_clear" "dff_async_clear" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clearb"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "q"
o020f1fd4 .functor BUFZ 1, C4<z>; HiZ drive
v020f1538_0 .net "clearb", 0 0, o020f1fd4;  0 drivers
o020f1fec .functor BUFZ 1, C4<z>; HiZ drive
v020f1590_0 .net "clock", 0 0, o020f1fec;  0 drivers
o020f2004 .functor BUFZ 1, C4<z>; HiZ drive
v020f17a8_0 .net "d", 0 0, o020f2004;  0 drivers
v020f1800_0 .var "q", 0 0;
E_003af010/0 .event negedge, v020f1538_0;
E_003af010/1 .event posedge, v020f1590_0;
E_003af010 .event/or E_003af010/0, E_003af010/1;
S_003ae788 .scope module, "tb_Testing" "tb_Testing" 3 4;
 .timescale 0 0;
v003a46e0_0 .var "clk", 0 0;
v003a3780_0 .var "d", 0 0;
v003a37d8_0 .net "q", 0 0, v003a4688_0;  1 drivers
v003a3830_0 .var "rst", 0 0;
S_003ae858 .scope module, "dff" "dff_sync_clear" 3 7, 4 1 0, S_003ae788;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clearb"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "q"
v003a4580_0 .net "clearb", 0 0, v003a3830_0;  1 drivers
v003a45d8_0 .net "clock", 0 0, v003a46e0_0;  1 drivers
v003a4630_0 .net "d", 0 0, v003a3780_0;  1 drivers
v003a4688_0 .var "q", 0 0;
E_003af038 .event posedge, v003a45d8_0;
    .scope S_020f16d8;
T_0 ;
    %wait E_003af010;
    %load/vec4 v020f1538_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v020f1800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v020f17a8_0;
    %assign/vec4 v020f1800_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_003ae858;
T_1 ;
    %wait E_003af038;
    %load/vec4 v003a4580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v003a4688_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v003a4630_0;
    %assign/vec4 v003a4688_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_003ae788;
T_2 ;
    %wait E_003af038;
    %vpi_call 3 10 "$display", "d=%b, clk=%b, rst=%b, q=%b\012", v003a3780_0, v003a46e0_0, v003a3830_0, v003a37d8_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_003ae788;
T_3 ;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v003a46e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003a46e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v003a46e0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_003ae788;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v003a3780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003a3830_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003a3780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v003a3830_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003a3780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003a3830_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v003a3780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v003a3830_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_003ae788;
T_5 ;
    %vpi_call 3 35 "$dumpfile", "dFF.vcd" {0 0 0};
    %vpi_call 3 35 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dff_async_clear.v";
    "tb_Testing.v";
    "./dff_sync_clear.v";
