# header information:
HECE140PROJECT_SUGUNAKAR|9.07

# Views:
Vlayout|lay
Vnetlist.als|net.als
Vschematic|sch
VVHDL|vhdl

# Cell 4bit_comp;1{net.als}
C4bit_comp;1{net.als}||artwork|1491786710007|1492934512468||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Apr 23, 2017 01:01:52",#-------------------------------------------------,"","model and2_gate(A, B, Y, vdd, gnd)",gnd_2: ground(gnd),"nmos_0: nMOStran(A, net_30, net_24)","nmos_1: nMOStran(B, gnd, net_30)","nmos_2: nMOStran(net_24, gnd, Y)","pmos_0: PMOStran(A, net_24, vdd)","pmos_2: PMOStran(net_24, Y, vdd)","pmos_5: PMOStran(B, vdd, net_24)",pwr_2: power(vdd),set power = H@3,"","model and3_gate(A, B, C, Y, vdd, gnd)",gnd_1: ground(gnd),"nmos_1: nMOStran(A, net_61, net_8)","nmos_3: nMOStran(B, net_62, net_61)","nmos_4: nMOStran(net_8, gnd, Y)","nmos_7: nMOStran(C, net_62, gnd)","pmos_0: PMOStran(A, net_8, vdd)","pmos_1: PMOStran(B, net_8, vdd)","pmos_2: PMOStran(C, net_8, vdd)","pmos_4: PMOStran(net_8, Y, vdd)",pwr_1: power(vdd),set power = H@3,"","model and4_gate(A, B, C, D, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_1: nMOStran(A, net_12, net_54)","nmos_2: nMOStran(B, net_13, net_12)","nmos_3: nMOStran(C, net_14, net_13)","nmos_4: nMOStran(D, gnd, net_14)","nmos_9: nMOStran(net_54, gnd, Y)","pmos_0: PMOStran(A, net_54, vdd)","pmos_1: PMOStran(B, net_54, vdd)","pmos_2: PMOStran(C, net_54, vdd)","pmos_3: PMOStran(D, net_54, vdd)","pmos_9: PMOStran(net_54, Y, vdd)",pwr_0: power(vdd),set power = H@3,"","model and5_gate(A, B, C, D, E, Y, vdd, gnd)",gnd_1: ground(gnd),"nmos_0: nMOStran(A, net_54, net_43)","nmos_1: nMOStran(B, net_53, net_54)","nmos_2: nMOStran(C, net_52, net_53)","nmos_3: nMOStran(D, net_51, net_52)","nmos_4: nMOStran(E, gnd, net_51)","nmos_10: nMOStran(net_43, gnd, Y)","pmos_0: PMOStran(A, net_43, vdd)","pmos_1: PMOStran(B, net_43, vdd)","pmos_2: PMOStran(C, net_43, vdd)","pmos_3: PMOStran(D, net_43, vdd)","pmos_4: PMOStran(E, net_43, vdd)","pmos_10: PMOStran(net_43, Y, vdd)",pwr_1: power(vdd),set power = H@3,"","model nor2_gate(A, B, Y, vdd, gnd)",gnd_3: ground(gnd),"nmos_1: nMOStran(A, gnd, Y)","nmos_2: nMOStran(B, gnd, Y)","pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, Y, net_1)",pwr_1: power(vdd),set power = H@3,"","model not_gate(A, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, Y)","pmos_0: PMOStran(A, Y, vdd)",pwr_0: power(vdd),set power = H@3,"","model or4_gate(A, B, C, D, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, net_51)","nmos_1: nMOStran(B, gnd, net_51)","nmos_2: nMOStran(C, gnd, net_51)","nmos_3: nMOStran(D, gnd, net_51)","nmos_8: nMOStran(net_51, gnd, Y)","pmos_0: PMOStran(D, net_51, net_66)","pmos_1: PMOStran(C, net_66, net_67)","pmos_2: PMOStran(B, net_67, net_68)","pmos_3: PMOStran(A, net_68, vdd)","pmos_8: PMOStran(net_51, Y, vdd)",pwr_0: power(vdd),set power = H@3,"","model xnor_new_sch(A, B, Y, vdd, gnd)",gnd_0: ground(gnd),pwr_0: power(vdd),"nor2_gat_0: nor2_gate(A, net_2, net_20, vdd, gnd)","nor2_gat_1: nor2_gate(net_2, B, net_24, vdd, gnd)","nor2_gat_2: nor2_gate(A, B, net_2, vdd, gnd)","nor2_gat_3: nor2_gate(net_20, net_24, Y, vdd, gnd)",set power = H@3,"","model 4bit_comp(A0, A1, A2, A3, B0, B1, B2, B3, aeqb, agtb, altb, vdd, gnd)",gnd_0: ground(gnd),pwr_0: power(vdd),"and2_gat_0: and2_gate(net_242, A3, net_127, vdd, gnd)","and3_gat_0: and3_gate(net_80, net_78, A2, net_116, vdd, gnd)","and4_gat_0: and4_gate(net_80, net_91, net_99, net_134, aeqb, vdd, gnd)","and4_gat_1: and4_gate(net_80, net_91, net_258, A1, net_117, vdd, gnd)","and5_gat_0: and5_gate(net_80, net_91, net_99, net_111, A0, net_118, vdd, gnd)","nor2_gat_0: nor2_gate(aeqb, agtb, altb, vdd, gnd)","not_gate_0: not_gate(B3, net_242, vdd, gnd)","not_gate_1: not_gate(B2, net_78, vdd, gnd)","not_gate_2: not_gate(B1, net_258, vdd, gnd)","not_gate_3: not_gate(B0, net_111, vdd, gnd)","or4_gate_0: or4_gate(net_127, net_116, net_117, net_118, agtb, vdd, gnd)","xnor_new_0: xnor_new_sch(A3, B3, net_80, vdd, gnd)","xnor_new_1: xnor_new_sch(A2, B2, net_91, vdd, gnd)","xnor_new_2: xnor_new_sch(A1, B1, net_99, vdd, gnd)","xnor_new_3: xnor_new_sch(A0, B0, net_134, vdd, gnd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 4bit_comp;1{sch}
C4bit_comp;1{sch}||schematic|1491732601029|1493506621363|
Iand2_gate;1{sch}|and2_gat@0||30.5|-103|||D5G4;
Iand3_gate;1{sch}|and3_gat@0||39|-189.5|||D5G4;
Iand4_gate;1{sch}|and4_gat@0||188|429|||D5G4;
Iand4_gate;1{sch}|and4_gat@1||39|-270|||D5G4;
Iand5_gate;1{sch}|and5_gat@0||21.5|-384|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-1084.5|742.5||||
NOff-Page|conn@1||-1075|634||||
NOff-Page|conn@2||-1085.5|530||||
NOff-Page|conn@3||-1123|470||||
NOff-Page|conn@4||-1124.5|344.5||||
NOff-Page|conn@5||-1126|284.5||||
NOff-Page|conn@6||-1123|152.5||||
NOff-Page|conn@7||-1121|92.5||||
NOff-Page|conn@8||449|441|||RR|
NOff-Page|conn@9||460|-44.5|||RR|
NOff-Page|conn@10||463.5|-224|||RR|
NGround|gnd@0||-459.5|610||||
Inor2_gate;1{sch}|nor2_gat@0||390|-50.5|||D5G4;
Inot_gate;1{sch}|not_gate@0||-81|-88.5|||D5G4;
Inot_gate;1{sch}|not_gate@1||-99.5|-193|||D5G4;
Inot_gate;1{sch}|not_gate@2||-90|-283|||D5G4;
Inot_gate;1{sch}|not_gate@3||-67|-403|||D5G4;
Ior4_gate;1{sch}|or4_gate@0||223|-226|||D5G4;
NWire_Pin|pin@24||-472.5|750||||
NWire_Pin|pin@25||-459|612||||
NWire_Pin|pin@27||-1054.5|661||||
NWire_Pin|pin@32||-1061|152.5||||
NWire_Pin|pin@34||-1082.5|721||||
NWire_Pin|pin@35||-1054.5|634||||
NWire_Pin|pin@41||-15|-183||||
NWire_Pin|pin@42||-54|-172.5||||
NWire_Pin|pin@43||-54|-149||||
NWire_Pin|pin@44||-144.5|-149||||
NWire_Pin|pin@45||-53.5|-191.5||||
NWire_Pin|pin@46||-53.5|-205.5||||
NWire_Pin|pin@49||-64|-278||||
NWire_Pin|pin@50||-64|-296.5||||
NWire_Pin|pin@52||-35|-265||||
NWire_Pin|pin@53||-35|-250||||
NWire_Pin|pin@54||-186.5|-250||||
NWire_Pin|pin@55||-24.5|-252||||
NWire_Pin|pin@56||-24.5|-233.5||||
NWire_Pin|pin@59||-49|-380||||
NWire_Pin|pin@60||-49|-368.5||||
NWire_Pin|pin@62||-32.5|-367||||
NWire_Pin|pin@63||-32.5|-355||||
NWire_Pin|pin@65||-21|-350||||
NWire_Pin|pin@66||-21|-334.5||||
NWire_Pin|pin@68||-35.5|-402||||
NWire_Pin|pin@69||-35.5|-440||||
NWire_Pin|pin@71||-14.5|-393||||
NWire_Pin|pin@73||155.5|-196||||
NWire_Pin|pin@74||155.5|-205||||
NWire_Pin|pin@75||166.5|-217||||
NWire_Pin|pin@76||166.5|-356||||
NWire_Pin|pin@77||155.5|-258||||
NWire_Pin|pin@78||155.5|-175.5||||
NWire_Pin|pin@80||56.5|-92.5||||
NWire_Pin|pin@83||22|447||||
NWire_Pin|pin@86||23|421||||
NWire_Pin|pin@87||22|694.5||||
NWire_Pin|pin@90||6|503.5||||
NWire_Pin|pin@91||6|436||||
NWire_Pin|pin@92||133|436||||
NWire_Pin|pin@94||23|126||||
NWire_Pin|pin@95||-5|318||||
NWire_Pin|pin@96||-5|426||||
NWire_Pin|pin@98||-687|-78.5||||
NWire_Pin|pin@99||-687|661||||
NWire_Pin|pin@100||-727.5|-103||||
NWire_Pin|pin@101||-727.5|721||||
NWire_Pin|pin@102||-144.5|694.5||||
NWire_Pin|pin@103||-782|-183||||
NWire_Pin|pin@104||-841|-205.5||||
NWire_Pin|pin@105||-782|470||||
NWire_Pin|pin@106||-841|530||||
NWire_Pin|pin@107||-144.5|-233.5||||
NWire_Pin|pin@108||-186.5|503.5||||
NWire_Pin|pin@110||-245|318||||
NWire_Pin|pin@111||-144.5|-334.5||||
NWire_Pin|pin@113||-186.5|-355||||
NWire_Pin|pin@114||-245|-368.5||||
NWire_Pin|pin@116||-973|-393||||
NWire_Pin|pin@117||-883|-273||||
NWire_Pin|pin@118||-883|284.5||||
NWire_Pin|pin@119||-936|-296.5||||
NWire_Pin|pin@120||-936|344.5||||
NWire_Pin|pin@121||-973|92.5||||
NWire_Pin|pin@122||-1053|-440||||
NWire_Pin|pin@123||-1053|152.5||||
NWire_Pin|pin@125||288.5|-42.5||||
NWire_Pin|pin@126||288.5|441||||
NWire_Pin|pin@127||290.5|-55.5||||
NWire_Pin|pin@128||290.5|-224||||
NWire_Pin|pin@130||-44|-78.5||||
NWire_Pin|pin@131||-44|-90||||
NWire_Pin|pin@132||165.5|-92.5||||
NWire_Pin|pin@135||165.5|-184||||
NPower|pwr@0||-472.5|803||||
Ixnor_new_sch;1{sch}|xnor_new@0||-447|670|||D5G4;
Ixnor_new_sch;1{sch}|xnor_new@1||-453|479|||D5G4;
Ixnor_new_sch;1{sch}|xnor_new@2||-453|293.5|||D5G4;
Ixnor_new_sch;1{sch}|xnor_new@3||-453|101.5|||D5G4;
Awire|net@50|||900|pwr@0||-472.5|803|pin@24||-472.5|750
Awire|net@51|||0|xnor_new@0|vdd|-459|750|pin@24||-472.5|750
Awire|net@52|||900|xnor_new@0|gnd|-459|716|pin@25||-459|612
Awire|net@53|||1800|gnd@0||-459.5|612|pin@25||-459|612
Awire|net@60|||0|xnor_new@3|A|-573.5|152.5|pin@32||-1061|152.5
Awire|net@62|||900|conn@0|y|-1082.5|742.5|pin@34||-1082.5|721
Awire|net@64|||1800|conn@1|y|-1073|634|pin@35||-1054.5|634
Awire|net@65|||900|pin@27||-1054.5|661|pin@35||-1054.5|634
Awire|net@72|||1800|conn@6|y|-1121|152.5|pin@32||-1061|152.5
Awire|net@78|||1800|not_gate@1|Y|-93.5|-183|pin@41||-15|-183
Awire|net@79|||2700|and3_gat@0|B|-15|-183.5|pin@41||-15|-183
Awire|net@80|||0|and3_gat@0|A|-15|-172.5|pin@42||-54|-172.5
Awire|net@81|||2700|pin@42||-54|-172.5|pin@43||-54|-149
Awire|net@82|||0|pin@43||-54|-149|pin@44||-144.5|-149
Awire|net@83|||0|and3_gat@0|C|-11|-191.5|pin@45||-53.5|-191.5
Awire|net@84|||900|pin@45||-53.5|-191.5|pin@46||-53.5|-205.5
Awire|net@88|||0|and4_gat@1|D|-16|-278|pin@49||-64|-278
Awire|net@89|||900|pin@49||-64|-278|pin@50||-64|-296.5
Awire|net@91|||0|and4_gat@1|B|-16|-265|pin@52||-35|-265
Awire|net@92|||2700|pin@52||-35|-265|pin@53||-35|-250
Awire|net@93|||0|pin@53||-35|-250|pin@54||-186.5|-250
Awire|net@94|||0|and4_gat@1|A|-16|-252|pin@55||-24.5|-252
Awire|net@95|||2700|pin@55||-24.5|-252|pin@56||-24.5|-233.5
Awire|net@99|||0|and5_gat@0|C|-13.5|-380|pin@59||-49|-380
Awire|net@100|||2700|pin@59||-49|-380|pin@60||-49|-368.5
Awire|net@102|||0|and5_gat@0|B|-13.5|-367|pin@62||-32.5|-367
Awire|net@103|||2700|pin@62||-32.5|-367|pin@63||-32.5|-355
Awire|net@105|||0|and5_gat@0|A|-13.5|-350|pin@65||-21|-350
Awire|net@106|||2700|pin@65||-21|-350|pin@66||-21|-334.5
Awire|net@108|||0|and5_gat@0|E|-9.5|-402|pin@68||-35.5|-402
Awire|net@109|||900|pin@68||-35.5|-402|pin@69||-35.5|-440
Awire|net@111|||1800|not_gate@3|Y|-61|-393|pin@71||-14.5|-393
Awire|net@114|||450|and5_gat@0|D|-13.5|-392|pin@71||-14.5|-393
Awire|net@116|||0|or4_gate@0|B|190|-196|pin@73||155.5|-196
Awire|net@117|||0|or4_gate@0|C|190|-205|pin@74||155.5|-205
Awire|net@118|||0|or4_gate@0|D|189|-217|pin@75||166.5|-217
Awire|net@119|||900|pin@75||166.5|-217|pin@76||166.5|-356
Awire|net@120|||1800|and5_gat@0|Y|61.5|-356|pin@76||166.5|-356
Awire|net@121|||900|pin@74||155.5|-205|pin@77||155.5|-258
Awire|net@122|||1800|and4_gat@1|Y|59|-258|pin@77||155.5|-258
Awire|net@123|||2700|pin@73||155.5|-196|pin@78||155.5|-175.5
Awire|net@124|||1800|and3_gat@0|Y|54|-175.5|pin@78||155.5|-175.5
Awire|net@127|||900|and2_gat@0|Y|56.5|-92|pin@80||56.5|-92.5
Awire|net@131|||0|and4_gat@0|A|133|447|pin@83||22|447
Awire|net@134|||0|and4_gat@0|D|133|421|pin@86||23|421
Awire|net@136|||2700|pin@83||22|447|pin@87||22|694.5
Awire|net@142|||900|pin@90||6|503.5|pin@91||6|436
Awire|net@143|||1800|pin@91||6|436|pin@92||133|436
Awire|net@144|||2700|and4_gat@0|B|133|434|pin@92||133|436
Awire|net@147|||1800|xnor_new@3|Y|-393|126|pin@94||23|126
Awire|net@149|||2700|pin@95||-5|318|pin@96||-5|426
Awire|net@152|||2700|pin@94||23|126|pin@86||23|421
Awire|net@153|||0|not_gate@0|A|-99|-78.5|pin@98||-687|-78.5
Awire|net@154|||0|xnor_new@0|B|-568|661|pin@99||-687|661
Awire|net@155|||0|pin@99||-687|661|pin@27||-1054.5|661
Awire|net@156|||2700|pin@98||-687|-78.5|pin@99||-687|661
Awire|net@158|||0|xnor_new@0|A|-567.5|721|pin@101||-727.5|721
Awire|net@160|||2700|pin@100||-727.5|-103|pin@101||-727.5|721
Awire|net@161|||2700|pin@101||-727.5|721|pin@101||-727.5|721
Awire|net@162|||1800|xnor_new@0|Y|-387|694.5|pin@102||-144.5|694.5
Awire|net@163|||1800|pin@102||-144.5|694.5|pin@87||22|694.5
Awire|net@164|||2700|pin@44||-144.5|-149|pin@102||-144.5|694.5
Awire|net@165|||0|not_gate@1|A|-117.5|-183|pin@103||-782|-183
Awire|net@167|||0|xnor_new@1|B|-574|470|pin@105||-782|470
Awire|net@169|||2700|pin@103||-782|-183|pin@105||-782|470
Awire|net@170|||0|xnor_new@1|A|-573.5|530|pin@106||-841|530
Awire|net@172|||2700|pin@104||-841|-205.5|pin@106||-841|530
Awire|net@173|||0|pin@56||-24.5|-233.5|pin@107||-144.5|-233.5
Awire|net@175|||900|pin@44||-144.5|-149|pin@107||-144.5|-233.5
Awire|net@176|||1800|xnor_new@1|Y|-393|503.5|pin@108||-186.5|503.5
Awire|net@177|||1800|pin@108||-186.5|503.5|pin@90||6|503.5
Awire|net@178|||2700|pin@54||-186.5|-250|pin@108||-186.5|503.5
Awire|net@180|||1800|xnor_new@2|Y|-393|318|pin@110||-245|318
Awire|net@181|||1800|pin@110||-245|318|pin@95||-5|318
Awire|net@183|||0|pin@66||-21|-334.5|pin@111||-144.5|-334.5
Awire|net@185|||900|pin@107||-144.5|-233.5|pin@111||-144.5|-334.5
Awire|net@192|||0|not_gate@3|A|-85|-393|pin@116||-973|-393
Awire|net@193|||900|pin@110||-245|318|pin@114||-245|-368.5
Awire|net@194|||0|not_gate@2|A|-108|-273|pin@117||-883|-273
Awire|net@195|||0|xnor_new@2|B|-574|284.5|pin@118||-883|284.5
Awire|net@197|||2700|pin@117||-883|-273|pin@118||-883|284.5
Awire|net@198|||0|pin@50||-64|-296.5|pin@119||-936|-296.5
Awire|net@199|||0|xnor_new@2|A|-573.5|344.5|pin@120||-936|344.5
Awire|net@201|||2700|pin@119||-936|-296.5|pin@120||-936|344.5
Awire|net@202|||0|xnor_new@3|B|-574|92.5|pin@121||-973|92.5
Awire|net@204|||2700|pin@116||-973|-393|pin@121||-973|92.5
Awire|net@206|||2700|pin@122||-1053|-440|pin@123||-1053|152.5
Awire|net@207|||1800|pin@32||-1061|152.5|pin@123||-1053|152.5
Awire|net@209|||0|nor2_gat@0|A|340|-42.5|pin@125||288.5|-42.5
Awire|net@210|||1800|and4_gat@0|Y|208|441|pin@126||288.5|441
Awire|net@212|||2700|pin@125||288.5|-42.5|pin@126||288.5|441
Awire|net@213|||0|nor2_gat@0|B|340|-55.5|pin@127||290.5|-55.5
Awire|net@214|||1800|or4_gate@0|Y|255|-224|pin@128||290.5|-224
Awire|net@216|||900|pin@127||290.5|-55.5|pin@128||290.5|-224
Awire|net@221|||1800|pin@34||-1082.5|721|pin@101||-727.5|721
Awire|net@222|||1800|conn@2|y|-1083.5|530|pin@106||-841|530
Awire|net@224|||1800|conn@3|y|-1121|470|pin@105||-782|470
Awire|net@225|||1800|conn@4|y|-1122.5|344.5|pin@120||-936|344.5
Awire|net@227|||1800|conn@5|y|-1124|284.5|pin@118||-883|284.5
Awire|net@229|||1800|conn@7|y|-1119|92.5|pin@121||-973|92.5
Awire|net@230|||0|and2_gat@0|B|-13.5|-103|pin@100||-727.5|-103
Awire|net@231|||0|pin@46||-53.5|-205.5|pin@104||-841|-205.5
Awire|net@233|||1800|pin@114||-245|-368.5|pin@60||-49|-368.5
Awire|net@234|||0|pin@63||-32.5|-355|pin@113||-186.5|-355
Awire|net@235|||0|pin@69||-35.5|-440|pin@122||-1053|-440
Awire|net@236|||1800|pin@128||290.5|-224|conn@10|y|461.5|-224
Awire|net@237|||1800|nor2_gat@0|Y|378|-44.5|conn@9|y|458|-44.5
Awire|net@238|||1800|pin@96||-5|426|and4_gat@0|C|137|426
Awire|net@239|||900|pin@54||-186.5|-250|pin@113||-186.5|-355
Awire|net@241|||0|conn@8|y|447|441|pin@126||288.5|441
Awire|net@242|||1800|not_gate@0|Y|-75|-78.5|pin@130||-44|-78.5
Awire|net@243|||900|pin@130||-44|-78.5|pin@131||-44|-90
Awire|net@244|||1800|pin@131||-44|-90|and2_gat@0|A|-13.5|-90
Awire|net@245||||pin@44||-144.5|-149|pin@44||-144.5|-149
Awire|net@246|||2700|pin@54||-186.5|-250|pin@54||-186.5|-250
Awire|net@247||||pin@98||-687|-78.5|pin@98||-687|-78.5
Awire|net@248|||1800|pin@80||56.5|-92.5|pin@132||165.5|-92.5
Awire|net@253|||900|pin@132||165.5|-92.5|pin@135||165.5|-184
Awire|net@258|||0|and4_gat@1|C|-12|-273|not_gate@2|Y|-84|-273
Awire|net@259|||1800|pin@135||165.5|-184|or4_gate@0|A|190|-184
Awire|net@260|||1800|pin@126||288.5|441|pin@126||288.5|441
EA0||D5G2;|conn@6|y|I
EA1||D5G2;|conn@4|a|I
EA2||D5G2;|conn@2|a|I
EA3||D5G2;|pin@34||I
EB0||D5G2;|conn@7|a|I
EB1||D5G2;|conn@5|a|I
EB2||D5G2;|conn@3|a|I
EB3||D5G2;|conn@1|a|I
Eaeqb||D5G2;|conn@8|a|O
Eagtb||D5G2;|conn@10|y|O
Ealtb||D5G2;|conn@9|a|O
Egnd||D5G2;|gnd@0||G
Evdd||D5G2;|pwr@0||P
X

# Cell 4bit_comp;1{vhdl}
C4bit_comp;1{vhdl}||artwork|1491786709941|1492657320360||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and2_gate{sch} --------------------,"entity and2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and2_gate;,"",architecture and2_gate_BODY of and2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_24, net_30: BIT;","",begin,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_30, net_24);","  nmos_1: nMOStran port map(B, gnd, net_30);","  nmos_2: nMOStran port map(net_24, gnd, Y);","  pmos_0: PMOStran port map(A, net_24, vdd);","  pmos_2: PMOStran port map(net_24, Y, vdd);","  pmos_5: PMOStran port map(B, vdd, net_24);",  pwr_2: power port map(vdd);,end and2_gate_BODY;,"",-------------------- Cell and3_gate{sch} --------------------,"entity and3_gate is port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and3_gate;,"",architecture and3_gate_BODY of and3_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_61, net_62, net_8: BIT;","",begin,  gnd_1: ground port map(gnd);,"  nmos_1: nMOStran port map(A, net_61, net_8);","  nmos_3: nMOStran port map(B, net_62, net_61);","  nmos_4: nMOStran port map(net_8, gnd, Y);","  nmos_7: nMOStran port map(C, net_62, gnd);","  pmos_0: PMOStran port map(A, net_8, vdd);","  pmos_1: PMOStran port map(B, net_8, vdd);","  pmos_2: PMOStran port map(C, net_8, vdd);","  pmos_4: PMOStran port map(net_8, Y, vdd);",  pwr_1: power port map(vdd);,end and3_gate_BODY;,"",-------------------- Cell and4_gate{sch} --------------------,"entity and4_gate is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and4_gate;,"",architecture and4_gate_BODY of and4_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_12, net_13, net_14, net_54: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(A, net_12, net_54);","  nmos_2: nMOStran port map(B, net_13, net_12);","  nmos_3: nMOStran port map(C, net_14, net_13);","  nmos_4: nMOStran port map(D, gnd, net_14);","  nmos_9: nMOStran port map(net_54, gnd, Y);","  pmos_0: PMOStran port map(A, net_54, vdd);","  pmos_1: PMOStran port map(B, net_54, vdd);","  pmos_2: PMOStran port map(C, net_54, vdd);","  pmos_3: PMOStran port map(D, net_54, vdd);","  pmos_9: PMOStran port map(net_54, Y, vdd);",  pwr_0: power port map(vdd);,end and4_gate_BODY;,"",-------------------- Cell and5_gate{sch} --------------------,"entity and5_gate is port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end and5_gate;,"",architecture and5_gate_BODY of and5_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_43, net_51, net_52, net_53, net_54: BIT;","",begin,  gnd_1: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_54, net_43);","  nmos_1: nMOStran port map(B, net_53, net_54);","  nmos_2: nMOStran port map(C, net_52, net_53);","  nmos_3: nMOStran port map(D, net_51, net_52);","  nmos_4: nMOStran port map(E, gnd, net_51);","  nmos_10: nMOStran port map(net_43, gnd, Y);","  pmos_0: PMOStran port map(A, net_43, vdd);","  pmos_1: PMOStran port map(B, net_43, vdd);","  pmos_2: PMOStran port map(C, net_43, vdd);","  pmos_3: PMOStran port map(D, net_43, vdd);","  pmos_4: PMOStran port map(E, net_43, vdd);","  pmos_10: PMOStran port map(net_43, Y, vdd);",  pwr_1: power port map(vdd);,end and5_gate_BODY;,"",-------------------- Cell nor2_gate{sch} --------------------,"entity nor2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end nor2_gate;,"",architecture nor2_gate_BODY of nor2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",  signal net_1: BIT;,"",begin,  gnd_3: ground port map(gnd);,"  nmos_1: nMOStran port map(A, gnd, Y);","  nmos_2: nMOStran port map(B, gnd, Y);","  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, Y, net_1);",  pwr_1: power port map(vdd);,end nor2_gate_BODY;,"",-------------------- Cell not_gate{sch} --------------------,entity not_gate is port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,  end not_gate;,"",architecture not_gate_BODY of not_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, Y);","  pmos_0: PMOStran port map(A, Y, vdd);",  pwr_0: power port map(vdd);,end not_gate_BODY;,"",-------------------- Cell or4_gate{sch} --------------------,"entity or4_gate is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end or4_gate;,"",architecture or4_gate_BODY of or4_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_51, net_66, net_67, net_68: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, net_51);","  nmos_1: nMOStran port map(B, gnd, net_51);","  nmos_2: nMOStran port map(C, gnd, net_51);","  nmos_3: nMOStran port map(D, gnd, net_51);","  nmos_8: nMOStran port map(net_51, gnd, Y);","  pmos_0: PMOStran port map(D, net_51, net_66);","  pmos_1: PMOStran port map(C, net_66, net_67);","  pmos_2: PMOStran port map(B, net_67, net_68);","  pmos_3: PMOStran port map(A, net_68, vdd);","  pmos_8: PMOStran port map(net_51, Y, vdd);",  pwr_0: power port map(vdd);,end or4_gate_BODY;,"",-------------------- Cell xnor_new_sch{sch} --------------------,"entity xnor_new_sch is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end xnor_new_sch;,"",architecture xnor_new_sch_BODY of xnor_new_sch is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component nor2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_2, net_20, net_24: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(vdd);,"  nor2_gat_0: nor2_gate port map(A, net_2, net_20, vdd, gnd);","  nor2_gat_1: nor2_gate port map(net_2, B, net_24, vdd, gnd);","  nor2_gat_2: nor2_gate port map(A, B, net_2, vdd, gnd);","  nor2_gat_3: nor2_gate port map(net_20, net_24, Y, vdd, gnd);",end xnor_new_sch_BODY;,"",-------------------- Cell 4bit_comp{sch} --------------------,"entity E_4bit_comp is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; aeqb, agtb, ",    altb: out BIT; vdd: out BIT; gnd: out BIT);,  end E_4bit_comp;,"",architecture E_4bit_comp_BODY of E_4bit_comp is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component and2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and3_gate port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and4_gate port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component and5_gate port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; ",    gnd: out BIT);,    end component;,"  component nor2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,  component not_gate port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,    end component;,"  component or4_gate port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component xnor_new_sch port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_111, net_116, net_117, net_118, net_127, net_134, net_242, net_258,","     net_78, net_80, net_91, net_99: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(vdd);,"  and2_gat_0: and2_gate port map(net_242, A3, net_127, vdd, gnd);","  and3_gat_0: and3_gate port map(net_80, net_78, A2, net_116, vdd, gnd);","  and4_gat_0: and4_gate port map(net_80, net_91, net_99, net_134, aeqb, vdd, ",    gnd);,"  and4_gat_1: and4_gate port map(net_80, net_91, net_258, A1, net_117, vdd, ",    gnd);,"  and5_gat_0: and5_gate port map(net_80, net_91, net_99, net_111, A0, net_118, ","    vdd, gnd);","  nor2_gat_0: nor2_gate port map(aeqb, agtb, altb, vdd, gnd);","  not_gate_0: not_gate port map(B3, net_242, vdd, gnd);","  not_gate_1: not_gate port map(B2, net_78, vdd, gnd);","  not_gate_2: not_gate port map(B1, net_258, vdd, gnd);","  not_gate_3: not_gate port map(B0, net_111, vdd, gnd);","  or4_gate_0: or4_gate port map(net_127, net_116, net_117, net_118, agtb, vdd, ",    gnd);,"  xnor_new_0: xnor_new_sch port map(A3, B3, net_80, vdd, gnd);","  xnor_new_1: xnor_new_sch port map(A2, B2, net_91, vdd, gnd);","  xnor_new_2: xnor_new_sch port map(A1, B1, net_99, vdd, gnd);","  xnor_new_3: xnor_new_sch port map(A0, B0, net_134, vdd, gnd);",end E_4bit_comp_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 4bit_comp_newlay;1{lay}
C4bit_comp_newlay;1{lay}|4bit_comp|mocmos|1492664142698|1493250416773||DRC_last_good_drc_area_date()G1492932250701|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492932250701
Iand2_lay;1{lay}|and2_lay@0||346.5|77|||D5G4;
Iand3_lay;1{lay}|and3_lay@0||364.5|-41|||D5G4;
Iand4_lay;1{lay}|and4_lay@0||365|-228.5|||D5G4;
Iand4_lay;1{lay}|and4_lay@1||562.5|523|||D5G4;
Iand5_lay;1{lay}|and5_lay@0||392.5|-464|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Polysilicon-1-Con|contact@0||442.5|752||||
NMetal-1-Polysilicon-1-Con|contact@1||-0.5|74||||
NMetal-1-Polysilicon-1-Con|contact@2||-6.5|-74||||
NMetal-1-Polysilicon-1-Con|contact@3||-3.5|-247||||
NMetal-1-Polysilicon-1-Con|contact@4||-7.5|-489||||
NMetal-1-Polysilicon-1-Con|contact@9||96.5|-540||||
NMetal-1-Polysilicon-1-Con|contact@10||285.5|-489||||
NMetal-1-Polysilicon-1-Con|contact@11||289.5|74||||
NMetal-1-Polysilicon-1-Con|contact@12||348.5|21.5||||
NMetal-1-Polysilicon-1-Con|contact@14||295.5|-125||||
NMetal-1-Polysilicon-1-Con|contact@16||270.5|752||||
NMetal-1-Polysilicon-1-Con|contact@17||296.5|-307||||
NMetal-1-Polysilicon-1-Con|contact@20||292.5|-247||||
NMetal-1-Polysilicon-1-Con|contact@21||244.5|576.5||||
NMetal-1-Polysilicon-1-Con|contact@22||210.5|372||||
NMetal-1-Polysilicon-1-Con|contact@23||871.5|520.5||||
NMetal-1-Polysilicon-1-Con|contact@24||999.5|235.5||||
NMetal-1-Polysilicon-1-Con|contact@25||564.5|410.5||||
NMetal-1-Polysilicon-1-Con|contact@26||521.5|447.5||||
NMetal-1-Polysilicon-1-Con|contact@28||292.5|-247||||
NMetal-1-Polysilicon-1-Con|contact@30||244.5|-178||||
NMetal-1-Polysilicon-1-Con|contact@32||285.5|-489||||
NMetal-1-Polysilicon-1-Con|contact@44||-598|598.5||||
NMetal-1-Polysilicon-1-Con|contact@45||-598|850||||
NMetal-1-Polysilicon-1-Con|contact@47||-590.5|360||||
NMetal-1-Polysilicon-1-Con|contact@48||-584.5|118.5||||
NMetal-1-Polysilicon-1-Con|contact@49||-729|850||||
NMetal-1-Polysilicon-1-Con|contact@50||-779.5|964.5||||
NMetal-1-Polysilicon-1-Con|contact@53||-871.5|598.5||||
NMetal-1-Polysilicon-1-Con|contact@54||-921.5|729||||
NMetal-1-Polysilicon-1-Con|contact@55||-1039.5|359.5||||
NMetal-1-Polysilicon-1-Con|contact@56||-1139.5|486.5||||
NMetal-1-Polysilicon-1-Con|contact@57||-1245.5|118.5||||
NMetal-1-Polysilicon-1-Con|contact@58||-1369|245||||
NMetal-1-Polysilicon-1-Con|contact@59||-729|74||||
NMetal-1-Polysilicon-1-Con|contact@60||-779.5|21.5||||
NMetal-1-Polysilicon-1-Con|contact@61||-871.5|-73.5||||
NMetal-1-Polysilicon-1-Con|contact@62||-921.5|-125||||
NMetal-1-Polysilicon-1-Con|contact@63||-1039.5|-247||||
NMetal-1-Polysilicon-1-Con|contact@65||-1245.5|-489||||
NMetal-1-Polysilicon-1-Con|contact@66||-1139.5|-307||||
NMetal-1-Polysilicon-1-Con|contact@67||-1369|-540||||
NMetal-1-Polysilicon-1-Con|contact@72||430.5|-498||||
NMetal-1-Polysilicon-1-Con|contact@73||243.5|-413||||
NMetal-1-Polysilicon-1-Con|contact@78||473|-396.5||||
NMetal-1-Polysilicon-1-Con|contact@79||473.5|-477.5||||
NMetal-1-Polysilicon-1-Con|contact@80||436|-413||||
NMetal-1-Polysilicon-1-Con|contact@81||436|-470||||
NMetal-1-Polysilicon-1-Con|contact@82||473|-396.5||||
NMetal-1-Polysilicon-1-Con|contact@83||594|76||||
NMetal-1-Polysilicon-1-Con|contact@84||738|-468.5||||
NMetal-1-Polysilicon-1-Con|contact@87||210.5|-396.5||||
NMetal-1-Metal-2-Con|contact@89||609|576||||
NMetal-1-Metal-2-Con|contact@90||411.5|-178.5||||
NMetal-1-Metal-2-Con|contact@91||404|-113.5||||
Inor2_lay;1{lay}|nor2_lay@0||977.5|253.5|||D5G4;
Inot;1{lay}|not@0||113.5|69|||D5G4;
Inot;1{lay}|not@1||112.5|-79|||D5G4;
Inot;1{lay}|not@2||122.5|-252|||D5G4;
Inot;1{lay}|not@3||122.5|-494|||D5G4;
Ior4_lay;1{lay}|or4_lay@0||739.5|-211.5|||D5G4;
NPolysilicon-1-Pin|pin@8||442.5|530.5||||
NMetal-1-Pin|pin@9||423.5|752||||
NMetal-1-Pin|pin@10||383.5|576||||
NMetal-1-Pin|pin@11||363.5|372||||
NPolysilicon-1-Pin|pin@13||0.5|74||||
NPolysilicon-1-Pin|pin@14||-5.5|-74||||
NPolysilicon-1-Pin|pin@15||-2.5|-247||||
NPolysilicon-1-Pin|pin@16||-6.5|-489||||
NMetal-1-Pin|pin@18||-213.5|-74||||
NMetal-1-Pin|pin@19||-35.5|-247||||
NMetal-1-Pin|pin@20||-35.5|-489||||
NMetal-1-Pin|pin@24||-1038.5|-489||||
NPolysilicon-1-Pin|pin@25||382.5|-540||||
NPolysilicon-1-Pin|pin@26||97.5|-540||||
NMetal-1-Pin|pin@27||46.5|-540||||
NMetal-1-Pin|pin@28||-531.5|-540||||
NMetal-1-Pin|pin@29||-1134.5|-540||||
NPolysilicon-1-Pin|pin@32||296.5|-307||||
NPolysilicon-1-Pin|pin@33||356.5|21.5||||
NMetal-1-Pin|pin@34||328|21.5||||
NMetal-1-Pin|pin@35||115|21.5||||
NMetal-1-Pin|pin@36||-104.5|21.5||||
NMetal-1-Pin|pin@37||-427.5|21.5||||
NMetal-1-Pin|pin@43||273.5|-125||||
NMetal-1-Pin|pin@44||241.5|-125||||
NMetal-1-Pin|pin@45||76.5|-125||||
NPolysilicon-1-Pin|pin@47||270.5|-25.5||||
NMetal-1-Pin|pin@48||246.5|-307||||
NMetal-1-Pin|pin@50||163.5|-247||||
NPolysilicon-1-Pin|pin@51||244|-394.5||||
NPolysilicon-1-Pin|pin@52||270.5|-362.5||||
NPolysilicon-1-Pin|pin@54||871.5|253.5||||
NMetal-1-Pin|pin@56||140|-489||||
NMetal-1-Pin|pin@57||363.5|447.5||||
NMetal-1-Pin|pin@58||429.5|410.5||||
NPolysilicon-1-Pin|pin@59||997.5|235.5||||
NMetal-1-Pin|pin@60||999.5|-212||||
NMetal-1-Pin|pin@62||295.5|-74||||
NPolysilicon-1-Pin|pin@63||270.5|-230.5||||
NPolysilicon-1-Pin|pin@64||270.5|-231.5||||
NPolysilicon-1-Pin|pin@65||564.5|410.5||||
NPolysilicon-1-Pin|pin@66||545.5|447.5||||
NPolysilicon-1-Pin|pin@67||521.5|447.5||||
NPolysilicon-1-Pin|pin@68||270.5|-35||||
NPolysilicon-1-Pin|pin@69||366.5|-125||||
NPolysilicon-1-Pin|pin@70||366.5|-125||||
NMetal-1-Pin|pin@73||546|-42||||
NPolysilicon-1-Pin|pin@74||371.5|-307||||
NPolysilicon-1-Pin|pin@75||371.5|-307||||
NPolysilicon-1-Pin|pin@76||353.5|-295.5||||
NPolysilicon-1-Pin|pin@77||293.5|-295.5||||
NPolysilicon-1-Pin|pin@78||292.5|-295.5||||
NPolysilicon-1-Pin|pin@79||292.5|-295.5||||
NPolysilicon-1-Pin|pin@80||292.5|-295.5||||
NPolysilicon-1-Pin|pin@81||292.5|-295.5||||
NPolysilicon-1-Pin|pin@82||292.5|-255.5||||
NPolysilicon-1-Pin|pin@83||270.5|-223.5||||
NMetal-1-Pin|pin@84||495.5|-230.5||||
NPolysilicon-1-Pin|pin@85||403.5|-540||||
NPolysilicon-1-Pin|pin@86||403.5|-540||||
NPolysilicon-1-Pin|pin@87||386.5|-527.5||||
NPolysilicon-1-Pin|pin@88||285.5|-527.5||||
NPolysilicon-1-Pin|pin@89||285.5|-527.5||||
NPolysilicon-1-Pin|pin@90||285.5|-527.5||||
NPolysilicon-1-Pin|pin@91||285.5|-489||||
NMetal-1-Pin|pin@105||911.5|-212||||
NMetal-1-Pin|pin@106||999.5|-212||||
NMetal-1-Pin|pin@107||1195.5|-212||||
NMetal-1-Pin|pin@108||1083.5|520.5||||
NMetal-1-Pin|pin@109||1075.5|256.5||||
NPolysilicon-1-Pin|pin@112||546.5|447.5||||
NMetal-1-Pin|pin@116||383.5|576||||
NMetal-1-Pin|pin@117||-69|752||||
NMetal-1-Pin|pin@120||-30.5|577||||
NMetal-1-Pin|pin@123||5.5|372||||
NMetal-1-Pin|pin@130||-316.5|499||||
NMetal-1-Pin|pin@131||-316.5|375.5||||
NMetal-1-Pin|pin@132||-316.5|372||||
NMetal-1-Pin|pin@133||-243|741.5||||
NMetal-1-Pin|pin@134||-243|581.5||||
NMetal-1-Pin|pin@135||-243|577||||
NMetal-1-Pin|pin@136||-73.5|977||||
NMetal-1-Pin|pin@137||-69|977||||
NMetal-1-Pin|pin@138||-1508|964.5||||
NMetal-1-Pin|pin@139||-1529.5|729||||
NMetal-1-Pin|pin@140||-1542|486.5||||
NMetal-1-Pin|pin@141||-1539|245.5||||
NPolysilicon-1-Pin|pin@145||-590.5|360||||
NPolysilicon-1-Pin|pin@147||-598|599||||
NPolysilicon-1-Pin|pin@149||-598|850.5||||
NMetal-1-Pin|pin@150||-1502.5|850||||
NMetal-1-Pin|pin@151||-1498|598.5||||
NMetal-1-Pin|pin@153||-1515|360||||
NMetal-1-Pin|pin@154||-1497|118.5||||
NMetal-1-Pin|pin@157||-762|21.5||||
NMetal-1-Pin|pin@158||-871.5|-74||||
NMetal-1-Pin|pin@159||-922|-125||||
NMetal-1-Pin|pin@163||-1369|-540||||
NMetal-1-Pin|pin@164||-921.5|729||||
NMetal-1-Pin|pin@165||-1039.5|360||||
NMetal-1-Pin|pin@166||-1369|245.5||||
NPolysilicon-1-Pin|pin@169||-729|794||||
NPolysilicon-1-Pin|pin@170||-779.5|901.5||||
NPolysilicon-1-Pin|pin@171||-921.5|677||||
NPolysilicon-1-Pin|pin@172||-871.5|552.5||||
NPolysilicon-1-Pin|pin@173||-1139.5|428.5||||
NPolysilicon-1-Pin|pin@174||-1039.5|301||||
NPolysilicon-1-Pin|pin@175||-1369|183||||
NPolysilicon-1-Pin|pin@176||-1245.5|52||||
NMetal-1-Pin|pin@177||429.5|258||||
NPolysilicon-1-Pin|pin@178||589|447.5||||
NPolysilicon-1-Pin|pin@179||591.5|410.5||||
NPolysilicon-1-Pin|pin@181||600|410.5||||
NPolysilicon-1-Pin|pin@188||391.5|-295.5||||
NPolysilicon-1-Pin|pin@189||405.5|-307||||
NPolysilicon-1-Pin|pin@196||430.5|-527.5||||
NPolysilicon-1-Pin|pin@197||458.5|-540||||
NPolysilicon-1-Pin|pin@198||459.5|-540||||
NPolysilicon-1-Pin|pin@199||270.5|-458||||
NPolysilicon-1-Pin|pin@200||270.5|-467||||
NPolysilicon-1-Pin|pin@202||333.5|-467||||
NMetal-1-Pin|pin@203||435.5|-413||||
NMetal-1-Pin|pin@209||473|-396.5||||
NPolysilicon-1-Pin|pin@210||473|-423.5||||
NPolysilicon-1-Pin|pin@211||473|-407.5||||
NPolysilicon-1-Pin|pin@213||436|-430.5||||
NPolysilicon-1-Pin|pin@214||594|-208||||
NMetal-1-Pin|pin@215||546|-222.5||||
NMetal-1-Pin|pin@216||495.5|-237.5||||
NMetal-1-Pin|pin@217||737.5|-468.5||||
NMetal-1-Pin|pin@219||845.5|521||||
NMetal-1-Pin|pin@220||845.5|520.5||||
NPolysilicon-1-Pin|pin@221||442.5|528||||
NPolysilicon-1-Pin|pin@222||603.5|410.5||||
NMetal-1-Pin|pin@223||608|576||||
NPolysilicon-1-Pin|pin@224||405.5|-291.5||||
NMetal-1-Pin|pin@225||411.5|-178||||
NPolysilicon-1-Pin|pin@226||391.5|-125||||
NMetal-1-Pin|pin@228||295.5|-102||||
NMetal-2-Pin|pin@229||404|-111.5||||
NMetal-1-Pin|pin@230||295.5|-112.5||||
Ixnor_new_sch;1{lay}|xnor_new@2||-555.5|931|||D5G4;
Ixnor_new_sch;1{lay}|xnor_new@3||-555.5|695.5|||D5G4;
Ixnor_new_sch;1{lay}|xnor_new@4||-548|453|||D5G4;
Ixnor_new_sch;1{lay}|xnor_new@5||-542|212|||D5G4;
APolysilicon-1|net@0|||S0|and2_lay@0|A|322.5|74|contact@11||289.5|74
AMetal-1|net@1||1|S0|contact@11||289.5|74|not@0|Y|116.5|74
AMetal-1|net@2||1|S0|contact@12||348.5|21.5|pin@34||328|21.5
AMetal-1|net@3||1|S0|pin@34||328|21.5|pin@35||115|21.5
AMetal-1|net@4||1|S0|pin@35||115|21.5|pin@36||-104.5|21.5
AMetal-1|net@5||1|S0|pin@36||-104.5|21.5|pin@37||-427.5|21.5
AMetal-1|net@14||1|S0|contact@14||295.5|-125|pin@43||273.5|-125
AMetal-1|net@15||1|S0|pin@43||273.5|-125|pin@44||241.5|-125
AMetal-1|net@16||1|S0|pin@44||241.5|-125|pin@45||76.5|-125
AMetal-1|net@22||1|S1800|contact@16||270.5|752|pin@9||423.5|752
APolysilicon-1|net@23|||S2700|pin@47||270.5|-25.5|contact@16||270.5|752
APolysilicon-1|net@24|||S0|contact@17||296.5|-307|pin@32||296.5|-307
AMetal-1|net@25||1|S0|contact@17||296.5|-307|pin@48||246.5|-307
AMetal-1|net@34|||S0|pin@50||163.5|-247|not@2|Y|125.5|-247
AMetal-1|net@40||1|S1800|contact@22||210.5|372|pin@11||363.5|372
APolysilicon-1|net@42|||S0|nor2_lay@0|A|949.5|253.5|pin@54||871.5|253.5
AMetal-1|net@43||1|S1800|pin@9||423.5|752|contact@0||442.5|752
APolysilicon-1|net@44|||S2700|pin@54||871.5|253.5|contact@23||871.5|520.5
AMetal-1|net@46||1|S1800|not@3|Y|125.5|-489|pin@56||140|-489
AMetal-1|net@47||1|S1800|pin@56||140|-489|contact@10||285.5|-489
AMetal-1|net@48||1|S2700|pin@11||363.5|372|pin@57||363.5|447.5
APolysilicon-1|net@50|||S1800|nor2_lay@0|B|966.5|235.5|pin@59||997.5|235.5
APolysilicon-1|net@53|||S1800|pin@59||997.5|235.5|contact@24||999.5|235.5
AMetal-1|net@54||1|S1800|not@1|Y|115.5|-74|pin@62||295.5|-74
AMetal-1|net@55|||S1800|pin@50||163.5|-247|contact@20||292.5|-247
APolysilicon-1|net@57|||S2700|pin@52||270.5|-362.5|pin@63||270.5|-230.5
APolysilicon-1|net@58|||S900|pin@63||270.5|-230.5|pin@64||270.5|-231.5
APolysilicon-1|net@59|||S0|pin@66||545.5|447.5|pin@67||521.5|447.5
AMetal-1|net@60||1|S1800|pin@58||429.5|410.5|contact@25||564.5|410.5
APolysilicon-1|net@61|||S900|pin@65||564.5|410.5|contact@25||564.5|410.5
AMetal-1|net@62||1|S1800|pin@57||363.5|447.5|contact@26||521.5|447.5
APolysilicon-1|net@63|||S2700|pin@67||521.5|447.5|contact@26||521.5|447.5
APolysilicon-1|net@64|||S0|not@0|A|96.5|74|pin@13||0.5|74
APolysilicon-1|net@65|||S900|and2_lay@0|B|356.5|57|pin@33||356.5|21.5
APolysilicon-1|net@66|||S0|pin@33||356.5|21.5|contact@12||348.5|21.5
APolysilicon-1|net@67|||S0|not@1|A|95.5|-74|pin@14||-5.5|-74
APolysilicon-1|net@68|||S900|pin@47||270.5|-25.5|pin@68||270.5|-35
APolysilicon-1|net@69|||S0|and3_lay@0|A|328.5|-35|pin@68||270.5|-35
APolysilicon-1|net@71|||S2700|pin@69||366.5|-125|pin@70||366.5|-125
APolysilicon-1|net@72|||S0|pin@70||366.5|-125|contact@14||295.5|-125
APolysilicon-1|net@76|||S0|not@2|A|105.5|-247|pin@15||-2.5|-247
AMetal-1|net@78||1|S1800|and3_lay@0|Y|443|-42|pin@73||546|-42
APolysilicon-1|net@80|||S900|pin@74||371.5|-307|pin@75||371.5|-307
APolysilicon-1|net@81|||S1800|pin@32||296.5|-307|pin@75||371.5|-307
APolysilicon-1|net@83|||S0|pin@76||353.5|-295.5|pin@77||293.5|-295.5
APolysilicon-1|net@84|||S0|not@3|A|105.5|-489|pin@16||-6.5|-489
APolysilicon-1|net@85|||S0|pin@77||293.5|-295.5|pin@79||292.5|-295.5
APolysilicon-1|net@86|||S0|pin@77||293.5|-295.5|pin@78||292.5|-295.5
APolysilicon-1|net@87|||S0|pin@77||293.5|-295.5|pin@80||292.5|-295.5
APolysilicon-1|net@88|||S0|pin@77||293.5|-295.5|pin@81||292.5|-295.5
APolysilicon-1|net@89|||S2700|pin@78||292.5|-295.5|pin@82||292.5|-255.5
APolysilicon-1|net@90|||S2700|pin@82||292.5|-255.5|contact@28||292.5|-247
AMetal-1|net@91|||S1800|contact@20||292.5|-247|contact@28||292.5|-247
APolysilicon-1|net@93|||S900|pin@83||270.5|-223.5|pin@63||270.5|-230.5
APolysilicon-1|net@96|||S2700|pin@51||244|-394.5|contact@30||244|-178
APolysilicon-1|net@97|||S2700|contact@30||244.5|-178|contact@21||244.5|577
AMetal-1|net@100||1|S1800|and4_lay@0|Y|438|-230.5|pin@84||495.5|-230.5
APolysilicon-1|net@102|||S2700|pin@85||403.5|-540|pin@86||403.5|-540
APolysilicon-1|net@103|||S1800|pin@25||382.5|-540|pin@86||403.5|-540
APolysilicon-1|net@105|||S0|pin@87||386.5|-527.5|pin@88||285.5|-527.5
APolysilicon-1|net@106|||S1800|pin@88||285.5|-527.5|pin@89||285.5|-527.5
APolysilicon-1|net@107|||S1800|pin@88||285.5|-527.5|pin@90||285.5|-527.5
APolysilicon-1|net@108|||S1800|contact@1||-0.5|74|pin@13||0.5|74
APolysilicon-1|net@109|||S2700|pin@88||285.5|-527.5|contact@32||285.5|-489
APolysilicon-1|net@110|||S1800|contact@32||285.5|-489|pin@91||285.5|-489
AMetal-1|net@111|||S0|contact@10||285.5|-489|contact@32||285.5|-489
APolysilicon-1|net@117|||S1800|contact@2||-6.5|-74|pin@14||-5.5|-74
APolysilicon-1|net@128|||S1800|contact@3||-3.5|-247|pin@15||-2.5|-247
APolysilicon-1|net@137|||S1800|contact@4||-7.5|-489|pin@16||-6.5|-489
AMetal-1|net@144||1|S1800|or4_lay@0|Y|785|-212|pin@105||911.5|-212
AMetal-1|net@145||1|S900|pin@60||999.5|-212|pin@106||999.5|-212
AMetal-1|net@146||1|S1800|pin@105||911.5|-212|pin@106||999.5|-212
AMetal-1|net@147||1|S1800|pin@106||999.5|-212|pin@107||1195.5|-212
AMetal-1|net@149||1|S1800|contact@23||871.5|520.5|pin@108||1083.5|520.5
APolysilicon-1|net@154|||S1800|pin@66||545.5|447.5|pin@112||546.5|447.5
AMetal-1|net@156||1|S0|contact@2||-6.5|-74|pin@18||-213.5|-74
AMetal-1|net@160||1|S1800|contact@21||244.5|576|pin@10||383.5|576
AMetal-1|net@165||1|S0|contact@3||-3.5|-247|pin@19||-35.5|-247
AMetal-1|net@166||1|S900|pin@10||383.5|576|pin@116||383.5|576
AMetal-1|net@169||1|S0|contact@4||-7.5|-489|pin@20||-35.5|-489
AMetal-1|net@182||1|S0|pin@20||-35.5|-489|pin@24||-1038.5|-489
APolysilicon-1|net@185|||S0|pin@25||382.5|-540|pin@26||97.5|-540
APolysilicon-1|net@186|||S1800|contact@9||96.5|-540|pin@26||97.5|-540
AMetal-1|net@187||1|S0|contact@9||96.5|-540|pin@27||46.5|-540
AMetal-1|net@188||1|S0|pin@27||46.5|-540|pin@28||-531.5|-540
AMetal-1|net@189||1|S0|pin@28||-531.5|-540|pin@29||-1134.5|-540
AMetal-1|net@190||1|S0|contact@16||270.5|752|pin@117||-69|752
AMetal-1|net@193||1|S0|contact@21||244.5|577|pin@120||-30.5|577
AMetal-1|net@204||1|S1800|xnor_new@4|Y|-458|499|pin@130||-316.5|499
AMetal-1|net@205||1|S900|pin@130||-316.5|499|pin@131||-316.5|375.5
AMetal-1|net@206||1|S900|pin@131||-316.5|375.5|pin@132||-316.5|372
AMetal-1|net@207||1|S0|pin@123||5.5|372|pin@132||-316.5|372
AMetal-1|net@208||1|S1800|xnor_new@3|Y|-465.5|741.5|pin@133||-243|741.5
AMetal-1|net@209||1|S900|pin@133||-243|741.5|pin@134||-243|581.5
AMetal-1|net@210||1|S900|pin@134||-243|581.5|pin@135||-243|577
AMetal-1|net@211||1|S0|pin@120||-30.5|577|pin@135||-243|577
AMetal-1|net@212||1|S1800|xnor_new@2|Y|-465.5|977|pin@136||-73.5|977
AMetal-1|net@213||1|S1800|pin@136||-73.5|977|pin@137||-69|977
AMetal-1|net@214||1|S2700|pin@117||-69|752|pin@137||-69|977
APolysilicon-1|net@222||3|S900|xnor_new@4|B|-590.5|417|pin@145||-590.5|360
APolysilicon-1|net@224||3|S900|xnor_new@3|B|-598|659.5|pin@147||-598|599
APolysilicon-1|net@226||3|S900|xnor_new@2|B|-598|895.5|pin@149||-598|850.5
APolysilicon-1|net@227||3|S2700|contact@44||-598|598.5|pin@147||-598|599
APolysilicon-1|net@228||3|S2700|contact@45||-598|850|pin@149||-598|850.5
APolysilicon-1|net@233|||S|contact@47||-590.5|360|pin@145||-590.5|360
APolysilicon-1|net@234||3|S900|xnor_new@5|B|-584.5|176|contact@48||-584.5|119
AMetal-1|net@243||1|S0|pin@37||-427.5|21.5|pin@157||-762|21.5
AMetal-1|net@244||1|S0|pin@18||-213.5|-74|pin@158||-871.5|-74
AMetal-1|net@245||1|S0|pin@45||76.5|-125|pin@159||-922|-125
AMetal-1|net@249||1|S0|pin@29||-1134.5|-540|pin@163||-1369|-540
AMetal-1|net@250||1|S0|contact@45||-598|850|contact@49||-729|850
AMetal-1|net@252||1|S0|xnor_new@2|A|-654|964.5|contact@50||-779.5|964.5
AMetal-1|net@253||1|S0|contact@50||-779.5|964.5|pin@138||-1508|964.5
AMetal-1|net@258||1|S0|contact@49||-729|850|pin@150||-1502.5|850
AMetal-1|net@261||1|S0|contact@44||-598|598.5|contact@53||-871.5|598.5
AMetal-1|net@262||1|S0|contact@53||-871.5|598.5|pin@151||-1498|598.5
AMetal-1|net@263||1|S0|xnor_new@3|A|-654|729|pin@164||-921.5|729
AMetal-1|net@264||1|S0|pin@164||-921.5|729|pin@139||-1529.5|729
AMetal-1|net@265||1|S900|contact@54||-921.5|729.5|pin@164||-921.5|729
AMetal-1|net@266||1|S0|contact@47||-590.5|360|pin@165||-1039.5|360
AMetal-1|net@267||1|S0|pin@165||-1039.5|360|pin@153||-1515|360
AMetal-1|net@268||1|S2700|contact@55||-1039.5|359.5|pin@165||-1039.5|360
AMetal-1|net@269||1|S0|xnor_new@4|A|-646.5|486.5|contact@56||-1139.5|486.5
AMetal-1|net@270||1|S0|contact@56||-1139.5|486.5|pin@140||-1542|486.5
AMetal-1|net@271||1|S0|contact@48||-584.5|118.5|contact@57||-1245.5|118.5
AMetal-1|net@272||1|S0|contact@57||-1245.5|118.5|pin@154||-1497|118.5
AMetal-1|net@273||1|S0|xnor_new@5|A|-640.5|245.5|pin@166||-1369|245.5
AMetal-1|net@274||1|S0|pin@166||-1369|245.5|pin@141||-1539|245.5
AMetal-1|net@275||1|S900|contact@58||-1369|245.5|pin@166||-1369|245.5
AMetal-1|net@279||1|S0|contact@1||-0.5|74|contact@59||-729|74
AMetal-1|net@281||1|S0|pin@157||-762|21.5|contact@60||-779.5|21.5
APolysilicon-1|net@283||3|S900|contact@49||-729|850|pin@169||-729|794
APolysilicon-1|net@284||3|S900|contact@50||-779.5|964.5|pin@170||-779.5|901.5
APolysilicon-1|net@285||3|S900|contact@54||-921.5|729|pin@171||-921.5|677
APolysilicon-1|net@286||3|S900|contact@53||-871.5|598.5|pin@172||-871.5|552.5
APolysilicon-1|net@287||3|S900|contact@56||-1139.5|486.5|pin@173||-1139.5|428.5
APolysilicon-1|net@288||3|S900|contact@55||-1039.5|359.5|pin@174||-1039.5|301
APolysilicon-1|net@289||3|S900|contact@58||-1369|245|pin@175||-1369|183
APolysilicon-1|net@290||3|S900|contact@57||-1245.5|118.5|pin@176||-1245.5|52
APolysilicon-1|net@291||2|S900|pin@169||-729|794|contact@59||-729|74
APolysilicon-1|net@292||2|S900|pin@170||-779.5|901.5|contact@60||-779.5|21.5
APolysilicon-1|net@293||3|S900|pin@172||-871.5|552.5|contact@61||-871.5|-74
AMetal-1|net@294||1|S1800|pin@158||-871.5|-74|contact@61||-871.5|-74
APolysilicon-1|net@295||3|S900|pin@171||-921.5|677|contact@62||-921.5|-125
AMetal-1|net@296||1|S1800|pin@159||-922|-125|contact@62||-921.5|-125
APolysilicon-1|net@297||3|S900|pin@174||-1039.5|301|contact@63||-1039.5|-247
AMetal-1|net@301||1|S0|pin@24||-1038.5|-489|contact@65||-1245.5|-489
APolysilicon-1|net@303||3|S900|pin@176||-1245.5|52|contact@65||-1245.5|-489
AMetal-1|net@304||1|S0|pin@48||246.5|-307|contact@66||-1139.5|-307
APolysilicon-1|net@306||3|S900|pin@173||-1139.5|428.5|contact@66||-1139.5|-307
APolysilicon-1|net@307||3|S900|pin@175||-1369|183|contact@67||-1369|-540
AMetal-1|net@308||1|S1800|pin@163||-1369|-540|contact@67||-1369|-540
AMetal-1|net@309||1|S1800|contact@63||-1039.5|-247|pin@19||-35.5|-247
AMetal-1|net@311||1|S2700|pin@177||429.5|258|pin@58||429.5|410.5
AMetal-1|net@312||1|S1800|xnor_new@5|Y|-452|258|pin@177||429.5|258
AMetal-1|net@314|||S1800|pin@10||383.5|576|pin@116||383.5|576
APolysilicon-1|net@315|||S900|and4_lay@1|D|589|494|pin@178||589|447.5
APolysilicon-1|net@316|||S0|pin@178||589|447.5|pin@66||545.5|447.5
APolysilicon-1|net@317|||S1800|pin@65||564.5|410.5|pin@179||591.5|410.5
APolysilicon-1|net@319|||S1800|pin@179||591.5|410.5|pin@181||600|410.5
APolysilicon-1|net@329|||S2700|pin@8||442.5|530.5|contact@0||442.5|752
APolysilicon-1|net@333|||S900|and4_lay@0|D|391.5|-257.5|pin@188||391.5|-295.5
APolysilicon-1|net@334|||S0|pin@188||391.5|-295.5|pin@76||353.5|-295.5
APolysilicon-1|net@335|||S1800|pin@75||371.5|-307|pin@189||405.5|-307
APolysilicon-1|net@348|||S900|pin@68||270.5|-35|pin@83||270.5|-223.5
APolysilicon-1|net@349|||S1800|pin@87||386.5|-527.5|pin@196||430.5|-527.5
APolysilicon-1|net@350|||S2700|pin@196||430.5|-527.5|contact@72||430.5|-498
AMetal-1|net@351|||S900|and5_lay@0|D|430.5|-496.5|contact@72||430.5|-498
APolysilicon-1|net@352|||S1800|pin@85||403.5|-540|pin@197||458.5|-540
APolysilicon-1|net@353|||S1800|pin@197||458.5|-540|pin@198||459.5|-540
APolysilicon-1|net@354|||S900|and5_lay@0|E|459.5|-491|pin@198||459.5|-540
APolysilicon-1|net@356|||S900|pin@199||270.5|-458|pin@200||270.5|-467
APolysilicon-1|net@358|||S1800|pin@200||270.5|-467|pin@202||333.5|-467
APolysilicon-1|net@359|||S900|and5_lay@0|A|333.5|-466|pin@202||333.5|-467
APolysilicon-1|net@360|||S2700|contact@73||244|-412.5|pin@51||244|-394.5
AMetal-1|net@361||1|S1800|contact@73||243.5|-413|pin@203||435.5|-413
APolysilicon-1|net@385|||S2700|pin@210||473|-423.5|pin@211||473|-407.5
APolysilicon-1|net@386|||S2700|pin@211||473|-407.5|contact@78||473|-396.5
AMetal-1|net@387||1|S1800|pin@209||473|-396.5|contact@78||473.5|-396.5
APolysilicon-1|net@388|||S900|pin@52||270.5|-362.5|pin@199||270.5|-458
AMetal-1|net@390||1|S1800|and5_lay@0|C|473|-477.5|contact@79||473.5|-477.5
APolysilicon-1|net@394|||S2700|pin@213||436|-430.5|contact@80||436|-413
AMetal-1|net@395||1|S1800|pin@203||435.5|-413|contact@80||436|-413
APolysilicon-1|net@396|||S900|pin@210||473|-423.5|contact@79||473|-477.5
APolysilicon-1|net@397|||S900|pin@213||436|-430.5|contact@81||436|-470
AMetal-1|net@398|||S0|and5_lay@0|B|436.5|-470|contact@81||436|-470
AMetal-1|net@399||1|S1800|pin@209||473|-396.5|contact@82||473.5|-396.5
APolysilicon-1|net@400|||S2700|contact@78||473.5|-396.5|contact@82||473.5|-396.5
APolysilicon-1|net@402|||S0|or4_lay@0|A|630.5|-208|pin@214||594|-208
AMetal-1|net@403||1|S1800|and2_lay@0|Y|387.5|76|contact@83||594|76
APolysilicon-1|net@405|||S2700|pin@214||594|-208|contact@83||594|76
AMetal-1|net@406||1|S900|pin@73||546|-42|pin@215||546|-222.5
AMetal-1|net@407||1|S1800|pin@215||546|-222.5|or4_lay@0|B|613.5|-222.5
AMetal-1|net@408||1|S900|pin@84||495.5|-230.5|pin@216||495.5|-237.5
AMetal-1|net@410||1|S0|or4_lay@0|C|613.5|-237.5|pin@216||495.5|-237.5
AMetal-1|net@411||1|S1800|and5_lay@0|Y|573|-468.5|pin@217||737.5|-468.5
AMetal-1|net@412||1|S1800|pin@217||737.5|-468.5|contact@84||738|-468.5
APolysilicon-1|net@413|||S900|or4_lay@0|D|738|-253|contact@84||738|-468.5
AMetal-1|net@421||1|S1800|contact@87||210.5|-396.5|contact@78||473|-396.5
AMetal-1|net@426||1|S0|contact@22||210.5|372|pin@123||5.5|372
APolysilicon-1|net@429||3|S2700|contact@87||210.5|-396.5|contact@22||210.5|372
AMetal-1|net@430||1|S1800|and4_lay@1|Y|635.5|521|pin@219||845.5|521
AMetal-1|net@431||1|S900|pin@219||845.5|521|pin@220||845.5|520.5
AMetal-1|net@432||1|S0|contact@23||871.5|520.5|pin@220||845.5|520.5
APolysilicon-1|net@433|||S0|and4_lay@1|A|517.5|528|pin@221||442.5|528
APolysilicon-1|net@434|||S900|pin@8||442.5|530.5|pin@221||442.5|528
APolysilicon-1|net@435|||S0|and4_lay@0|A|320|-223.5|pin@83||270.5|-223.5
APolysilicon-1|net@437|||S900|and4_lay@1|C|603.5|460|pin@222||603.5|410.5
APolysilicon-1|net@438|||S1800|pin@181||600|410.5|pin@222||603.5|410.5
AMetal-1|net@439||1|S1800|pin@10||383.5|576|pin@223||608|576
AMetal-2|net@440||1|S2700|and4_lay@1|B|609|554.5|contact@89||609|576
AMetal-1|net@441||1|S1800|pin@223||608|576|contact@89||609|576
APolysilicon-1|net@442|||S2700|pin@189||405.5|-307|pin@224||405.5|-291.5
APolysilicon-1|net@443|||S0|and4_lay@0|C|406|-291.5|pin@224||405.5|-291.5
AMetal-1|net@444||1|S1800|contact@30||244.5|-178|pin@225||411.5|-178
AMetal-2|net@445||1|S2700|and4_lay@0|B|411.5|-197|contact@90||411.5|-178.5
AMetal-1|net@446||1|S1800|pin@225||411.5|-178|contact@90||411.5|-178
APolysilicon-1|net@447|||S900|and3_lay@0|C|391.5|-61.5|pin@226||391.5|-125
APolysilicon-1|net@448|||S0|pin@226||391.5|-125|pin@70||366.5|-125
AMetal-1|net@450||1|S900|pin@62||295.5|-74|pin@228||295.5|-102
AMetal-2|net@451||1|S900|and3_lay@0|B|404|-101|pin@229||404|-111.5
AMetal-1|net@452||1|S900|pin@228||295.5|-102|pin@230||295.5|-112.5
AMetal-1|net@453||1|S1800|pin@230||295.5|-112.5|contact@91||404|-112.5
AMetal-2|net@454||1|S900|pin@229||404|-111.5|contact@91||404|-113.5
AMetal-1|net@455|||S2700|pin@60||999.5|-212|pin@106||999.5|-212
AMetal-1|net@463||1|S1800|nor2_lay@0|Y|981.5|256.5|pin@109||1075.5|256.5
AMetal-1|net@466||1|S900|contact@24||999.5|235.5|pin@60||999.5|-212
EA0||D5G2;|pin@141||I
EA1||D5G2;|pin@140||I
EA2||D5G2;|pin@139||I
EA3||D5G2;|pin@138||I
EB0||D5G2;|pin@154||I
EB1||D5G2;|pin@153||I
EB2||D5G2;|pin@151||I
EB3||D5G2;|pin@150||I
Eaeqb||D5G2;|pin@108||O
Eagtb||D5G2;|pin@107||O
Ealtb||D5G2;|pin@109||O
Egnd||D5G2;|xnor_new@2|gnd|G
Evdd||D5G2;|xnor_new@2|vdd|P
X

# Cell 4bit_comp_newlay;1{net.als}
C4bit_comp_newlay;1{net.als}|4bit_comp|artwork|1492680806419|1493250416773||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Apr 23, 2017 00:32:34",#-------------------------------------------------,"","model and2_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, net_5, net_1)","nmos_1: nMOStran(B, gnd, net_5)","nmos_2: nMOStran(net_1, Y, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)",set power = H@3,"","model and3_lay(A, B, C, Y, vdd, gnd)","nmos_0: nMOStran(A, net_31, net_4)","nmos_1: nMOStran(B, net_47, net_31)","nmos_2: nMOStran(net_4, Y, gnd)","nmos_3: nMOStran(C, net_47, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_1: PMOStran(B, net_4, net_4)","pmos_2: PMOStran(net_4, Y, vdd)","pmos_3: PMOStran(C, net_4, vdd)","pmos_4: PMOStran(A, vdd, net_4)",set power = H@3,"","model and4_lay(A, B, C, D, Y, vdd, gnd)","nmos_0: nMOStran(A, net_23, net_1)","nmos_1: nMOStran(B, net_39, net_23)","nmos_2: nMOStran(net_1, Y, gnd)","nmos_3: nMOStran(C, net_39, net_55)","nmos_4: nMOStran(D, net_55, gnd)",pin_1: power(vdd),pin_27: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)","pmos_3: PMOStran(C, vdd, net_1)","pmos_4: PMOStran(D, net_1, vdd)",set power = H@3,"","model and5_lay(A, B, C, D, E, Y, vdd, gnd)","nmos_0: nMOStran(A, net_12, net_1)","nmos_1: nMOStran(B, net_29, net_12)","nmos_2: nMOStran(net_1, Y, gnd)","nmos_3: nMOStran(C, net_29, net_46)","nmos_4: nMOStran(D, net_46, net_63)","nmos_5: nMOStran(E, net_63, gnd)",pin_22: power(vdd),pin_25: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)","pmos_3: PMOStran(C, vdd, net_1)","pmos_4: PMOStran(D, net_1, vdd)","pmos_5: PMOStran(E, vdd, net_1)",set power = H@3,"","model nor2_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, gnd, Y)","nmos_1: nMOStran(B, Y, gnd)",pin_2: power(vdd),pin_3: ground(gnd),"pmos_0: PMOStran(A, vdd, net_4)","pmos_1: PMOStran(B, net_4, Y)",set power = H@3,"","model not_(A, Y, vdd, gnd)","nmos_0: nMOStran(A, Y, gnd)",pin_2: power(vdd),pin_4: ground(gnd),"pmos_0: PMOStran(A, Y, vdd)",set power = H@3,"","model or4_lay(A, B, C, D, Y, Y1, vdd, gnd)","nmos_0: nMOStran(A, gnd, Y1)","nmos_1: nMOStran(B, Y1, gnd)","nmos_2: nMOStran(C, gnd, Y1)","nmos_3: nMOStran(D, Y1, gnd)","nmos_4: nMOStran(Y1, Y, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_0: PMOStran(A, vdd, net_19)","pmos_1: PMOStran(B, net_19, net_47)","pmos_2: PMOStran(C, net_47, net_33)","pmos_3: PMOStran(D, net_33, Y1)","pmos_4: PMOStran(Y1, Y, vdd)",set power = H@3,"","model xnor_new_sch(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, gnd, net_1)","nmos_1: nMOStran(net_45, net_1, gnd)","nmos_2: nMOStran(B, gnd, net_23)","nmos_3: nMOStran(net_45, net_23, gnd)","nmos_4: nMOStran(A, gnd, net_45)","nmos_5: nMOStran(B, net_45, gnd)","nmos_6: nMOStran(net_1, gnd, Y)","nmos_7: nMOStran(net_23, Y, gnd)",pin_0: power(vdd),pin_13: ground(gnd),"pmos_0: PMOStran(A, vdd, net_19)","pmos_1: PMOStran(net_45, net_19, net_1)","pmos_2: PMOStran(B, vdd, net_33)","pmos_3: PMOStran(net_45, net_33, net_23)","pmos_4: PMOStran(A, vdd, net_55)","pmos_5: PMOStran(B, net_55, net_45)","pmos_6: PMOStran(net_1, vdd, net_77)","pmos_7: PMOStran(net_23, net_77, Y)",set power = H@3,"","model 4bit_comp_newlay(A0, A1, A2, A3, B0, B1, B2, B3, aeqb, agtb, altb, vdd, gnd)","and2_lay_0: and2_lay(net_0, A3, net_402, n0, n1)","and3_lay_0: and3_lay(net_22, net_54, A2, net_78, n2, n3)","and4_lay_0: and4_lay(net_22, net_96, A1, net_34, net_100, n4, n5)","and4_lay_1: and4_lay(net_22, net_96, net_60, net_40, aeqb, n6, n7)","and5_lay_0: and5_lay(net_22, net_96, net_40, net_46, A0, net_411, n8, n9)","nor2_lay_0: nor2_lay(aeqb, agtb, altb, n10, n11)","not_0: not_(B3, net_0, n12, n13)","not_1: not_(B2, net_54, n14, n15)","not_2: not_(B1, net_34, n16, n17)","not_3: not_(B0, net_46, n18, n19)","or4_lay_0: or4_lay(net_402, net_78, net_100, net_411, agtb, n20, n21, n22)","xnor_new_2: xnor_new_sch(A3, B3, net_22, vdd, gnd)","xnor_new_3: xnor_new_sch(A2, B2, net_96, n23, n24)","xnor_new_4: xnor_new_sch(A1, B1, net_40, n25, n26)","xnor_new_5: xnor_new_sch(A0, B0, net_60, n27, n28)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 4bit_comp_newlay;1{vhdl}
C4bit_comp_newlay;1{vhdl}|4bit_comp|artwork|1492680806419|1493250416773||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell ECE140_project_sch:and2_lay{lay} ,-- --------------------,"entity and2_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end and2_lay;,"",architecture and2_lay_BODY of and2_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_5: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_5, net_1);","  nmos_1: nMOStran port map(B, gnd, net_5);","  nmos_2: nMOStran port map(net_1, Y, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);",end and2_lay_BODY;,"",-------------------- Cell ECE140_project_sch:and3_lay{lay} ,-- --------------------,"entity and3_lay is port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and3_lay;,"",architecture and3_lay_BODY of and3_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_31, net_4, net_47: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_31, net_4);","  nmos_1: nMOStran port map(B, net_47, net_31);","  nmos_2: nMOStran port map(net_4, Y, gnd);","  nmos_3: nMOStran port map(C, net_47, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_1: PMOStran port map(B, net_4, net_4);","  pmos_2: PMOStran port map(net_4, Y, vdd);","  pmos_3: PMOStran port map(C, net_4, vdd);","  pmos_4: PMOStran port map(A, vdd, net_4);",end and3_lay_BODY;,"",-------------------- Cell ECE140_project_sch:and4_lay{lay} ,-- --------------------,"entity and4_lay is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and4_lay;,"",architecture and4_lay_BODY of and4_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_23, net_39, net_55: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_23, net_1);","  nmos_1: nMOStran port map(B, net_39, net_23);","  nmos_2: nMOStran port map(net_1, Y, gnd);","  nmos_3: nMOStran port map(C, net_39, net_55);","  nmos_4: nMOStran port map(D, net_55, gnd);",  pin_1: power port map(vdd);,  pin_27: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);","  pmos_3: PMOStran port map(C, vdd, net_1);","  pmos_4: PMOStran port map(D, net_1, vdd);",end and4_lay_BODY;,"",-------------------- Cell ECE140_project_sch:and5_lay{lay} ,-- --------------------,"entity and5_lay is port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end and5_lay;,"",architecture and5_lay_BODY of and5_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_12, net_29, net_46, net_63: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_12, net_1);","  nmos_1: nMOStran port map(B, net_29, net_12);","  nmos_2: nMOStran port map(net_1, Y, gnd);","  nmos_3: nMOStran port map(C, net_29, net_46);","  nmos_4: nMOStran port map(D, net_46, net_63);","  nmos_5: nMOStran port map(E, net_63, gnd);",  pin_22: power port map(vdd);,  pin_25: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);","  pmos_3: PMOStran port map(C, vdd, net_1);","  pmos_4: PMOStran port map(D, net_1, vdd);","  pmos_5: PMOStran port map(E, vdd, net_1);",end and5_lay_BODY;,"",-------------------- Cell ECE140_project_sch:nor2_lay{lay} ,-- --------------------,"entity nor2_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end nor2_lay;,"",architecture nor2_lay_BODY of nor2_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"",  signal net_4: BIT;,"",begin,"  nmos_0: nMOStran port map(A, gnd, Y);","  nmos_1: nMOStran port map(B, Y, gnd);",  pin_2: power port map(vdd);,  pin_3: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_4);","  pmos_1: PMOStran port map(B, net_4, Y);",end nor2_lay_BODY;,"",-------------------- Cell ECE140_project_sch:not{lay} --------------------,entity not_ is port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,  end not_;,"",architecture not__BODY of not_ is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"",begin,"  nmos_0: nMOStran port map(A, Y, gnd);",  pin_2: power port map(vdd);,  pin_4: ground port map(gnd);,"  pmos_0: PMOStran port map(A, Y, vdd);",end not__BODY;,"",-------------------- Cell ECE140_project_sch:or4_lay{lay} --------------------,"entity or4_lay is port(A, B, C, D: in BIT; Y, Y1: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end or4_lay;,"",architecture or4_lay_BODY of or4_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_19, net_33, net_47: BIT;","",begin,"  nmos_0: nMOStran port map(A, gnd, Y1);","  nmos_1: nMOStran port map(B, Y1, gnd);","  nmos_2: nMOStran port map(C, gnd, Y1);","  nmos_3: nMOStran port map(D, Y1, gnd);","  nmos_4: nMOStran port map(Y1, Y, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_19);","  pmos_1: PMOStran port map(B, net_19, net_47);","  pmos_2: PMOStran port map(C, net_47, net_33);","  pmos_3: PMOStran port map(D, net_33, Y1);","  pmos_4: PMOStran port map(Y1, Y, vdd);",end or4_lay_BODY;,"",-------------------- Cell ECE140_project_sch:xnor_new_sch{lay} ,-- --------------------,"entity xnor_new_sch is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end xnor_new_sch;,"",architecture xnor_new_sch_BODY of xnor_new_sch is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_19, net_23, net_33, net_45, net_55, net_77: BIT;","",begin,"  nmos_0: nMOStran port map(A, gnd, net_1);","  nmos_1: nMOStran port map(net_45, net_1, gnd);","  nmos_2: nMOStran port map(B, gnd, net_23);","  nmos_3: nMOStran port map(net_45, net_23, gnd);","  nmos_4: nMOStran port map(A, gnd, net_45);","  nmos_5: nMOStran port map(B, net_45, gnd);","  nmos_6: nMOStran port map(net_1, gnd, Y);","  nmos_7: nMOStran port map(net_23, Y, gnd);",  pin_0: power port map(vdd);,  pin_13: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_19);","  pmos_1: PMOStran port map(net_45, net_19, net_1);","  pmos_2: PMOStran port map(B, vdd, net_33);","  pmos_3: PMOStran port map(net_45, net_33, net_23);","  pmos_4: PMOStran port map(A, vdd, net_55);","  pmos_5: PMOStran port map(B, net_55, net_45);","  pmos_6: PMOStran port map(net_1, vdd, net_77);","  pmos_7: PMOStran port map(net_23, net_77, Y);",end xnor_new_sch_BODY;,"",-------------------- Cell ECE140_project_sch:4bit_comp_newlay{lay} ,-- --------------------,"entity E_4bit_comp_newlay is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; aeqb, ","    agtb, altb: out BIT; vdd: out BIT; gnd: out BIT);",  end E_4bit_comp_newlay;,"",architecture E_4bit_comp_newlay_BODY of E_4bit_comp_newlay is,"  component and2_lay port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and3_lay port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and4_lay port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component and5_lay port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component nor2_lay port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,  component not_ port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,    end component;,"  component or4_lay port(A, B, C, D: in BIT; Y, Y1: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component xnor_new_sch port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_0, net_100, net_22, net_34, net_40, net_402, net_411, net_46, net_54","    , net_60, net_78, net_96: BIT;","",begin,"  and2_lay_0: and2_lay port map(net_0, A3, net_402, open, open);","  and3_lay_0: and3_lay port map(net_22, net_54, A2, net_78, open, open);","  and4_lay_0: and4_lay port map(net_22, net_96, A1, net_34, net_100, open, ",    open);,"  and4_lay_1: and4_lay port map(net_22, net_96, net_60, net_40, aeqb, open, ",    open);,"  and5_lay_0: and5_lay port map(net_22, net_96, net_40, net_46, A0, net_411, ","    open, open);","  nor2_lay_0: nor2_lay port map(aeqb, agtb, altb, open, open);","  not_0: not_ port map(B3, net_0, open, open);","  not_1: not_ port map(B2, net_54, open, open);","  not_2: not_ port map(B1, net_34, open, open);","  not_3: not_ port map(B0, net_46, open, open);","  or4_lay_0: or4_lay port map(net_402, net_78, net_100, net_411, agtb, open, ","    open, open);","  xnor_new_2: xnor_new_sch port map(A3, B3, net_22, vdd, gnd);","  xnor_new_3: xnor_new_sch port map(A2, B2, net_96, open, open);","  xnor_new_4: xnor_new_sch port map(A1, B1, net_40, open, open);","  xnor_new_5: xnor_new_sch port map(A0, B0, net_60, open, open);",end E_4bit_comp_newlay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 10bit_comp_laynew;1{lay}
C10bit_comp_laynew;1{lay}|10bit_comp_sch|mocmos|1492928125885|1493070835341||DRC_last_good_drc_area_date()G1492936620839|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492936620839
I4bit_comp_newlay;1{lay}|4bit_com@0||-3233.5|224|||D5G4;
I4bit_comp_newlay;1{lay}|4bit_com@1||782|222.5|||D5G4;
I4bit_comp_newlay;1{lay}|4bit_com@2||4813|214.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Metal-2-Con|contact@1||-1330.5|1106||||
NMetal-1-Metal-2-Con|contact@2||-1330.5|1053.5||||
NMetal-1-Metal-2-Con|contact@3||2574.5|1017||||
NMetal-1-Metal-2-Con|contact@4||2574.5|1179||||
NMetal-1-Pin|pin@0||-5584|1188.5||||
NMetal-1-Pin|pin@1||-5584|1074||||
NMetal-1-Pin|pin@2||-5584|953||||
NMetal-1-Pin|pin@3||-5584|822.5||||
NMetal-1-Pin|pin@4||-5559|710.5||||
NMetal-1-Pin|pin@5||-5546.5|584||||
NMetal-1-Pin|pin@6||-5546.5|469.5||||
NMetal-1-Pin|pin@7||-5534.5|342.5||||
NMetal-1-Pin|pin@8||-1927.5|744.5||||
NMetal-1-Pin|pin@9||-1231|951.5||||
NMetal-1-Pin|pin@10||-1219|821||||
NMetal-1-Pin|pin@11||-1206.5|709||||
NMetal-1-Pin|pin@12||-1206.5|582.5||||
NMetal-1-Pin|pin@13||-1206.5|468||||
NMetal-1-Pin|pin@14||-1194|341||||
NMetal-1-Pin|pin@15||-1791|1072.5||||
NMetal-1-Pin|pin@16||-1791|480.5||||
NMetal-1-Pin|pin@18||-1330.5|1187||||
NMetal-1-Pin|pin@19||-1330.5|12||||
NMetal-1-Pin|pin@20||-1330.5|945||||
NMetal-1-Pin|pin@21||2126.5|743||||
NMetal-1-Pin|pin@22||2786|943.5||||
NMetal-1-Pin|pin@23||2786|813||||
NMetal-1-Pin|pin@24||2798|701||||
NMetal-1-Pin|pin@25||2810.5|574.5||||
NMetal-1-Pin|pin@26||2798|460||||
NMetal-1-Pin|pin@27||2810.5|333||||
NMetal-1-Pin|pin@28||2238.5|1064.5||||
NMetal-1-Pin|pin@30||2238.5|479||||
NMetal-1-Pin|pin@31||2584.5|1179||||
NMetal-1-Pin|pin@32||2574.5|10.5||||
NMetal-1-Pin|pin@33||2574.5|895.5||||
NMetal-1-Pin|pin@35||-1330.5|1107||||
NMetal-2-Pin|pin@36||-1330.5|1054||||
NMetal-1-Pin|pin@37||2574.5|1016||||
NMetal-2-Pin|pin@38||2574.5|1026.5||||
NMetal-1-Pin|pin@39||6206.5|735||||
NMetal-1-Pin|pin@40||6206.5|471||||
NMetal-1-Pin|pin@41||6249.5|2.5||||
AMetal-1|net@0||1|S0|4bit_com@0|A3|-4741.5|1188.5|pin@0||-5584|1188.5
AMetal-1|net@1||1|S0|4bit_com@0|B3|-4736|1074|pin@1||-5584|1074
AMetal-1|net@2||1|S0|4bit_com@0|A2|-4763|953|pin@2||-5584|953
AMetal-1|net@3||1|S0|4bit_com@0|B2|-4731.5|822.5|pin@3||-5584|822.5
AMetal-1|net@4||1|S0|4bit_com@0|A1|-4775.5|710.5|pin@4||-5559|710.5
AMetal-1|net@5||1|S0|4bit_com@0|B1|-4748.5|584|pin@5||-5546.5|584
AMetal-1|net@6||1|S0|4bit_com@0|A0|-4772.5|469.5|pin@6||-5546.5|469.5
AMetal-1|net@7||1|S0|4bit_com@0|B0|-4730.5|342.5|pin@7||-5534.5|342.5
AMetal-1|net@8||1|S1800|4bit_com@0|aeqb|-2150|744.5|pin@8||-1927.5|744.5
AMetal-1|net@9||1|S0|4bit_com@1|A2|-747.5|951.5|pin@9||-1231|951.5
AMetal-1|net@10||1|S0|4bit_com@1|B2|-716|821|pin@10||-1219|821
AMetal-1|net@11||1|S0|4bit_com@1|A1|-760|709|pin@11||-1206.5|709
AMetal-1|net@12||1|S0|4bit_com@1|B1|-733|582.5|pin@12||-1206.5|582.5
AMetal-1|net@13||1|S0|4bit_com@1|A0|-757|468|pin@13||-1206.5|468
AMetal-1|net@14||1|S0|4bit_com@1|B0|-715|341|pin@14||-1194|341
AMetal-1|net@15||1|S0|4bit_com@1|B3|-720.5|1072.5|pin@15||-1791|1072.5
AMetal-1|net@16||1|S1800|4bit_com@0|altb|-2158|480.5|pin@16||-1791|480.5
AMetal-1|net@19||1|S0|4bit_com@1|A3|-726|1187|pin@18||-1330.5|1187
AMetal-1|net@20||1|S1800|4bit_com@0|agtb|-2038|12|pin@19||-1330.5|12
AMetal-1|net@21||1|S2700|pin@19||-1330.5|12|pin@20||-1330.5|945
AMetal-1|net@22||1|S1800|4bit_com@1|aeqb|1865.5|743|pin@21||2126.5|743
AMetal-1|net@23||1|S0|4bit_com@2|A2|3283.5|943.5|pin@22||2786|943.5
AMetal-1|net@24||1|S0|4bit_com@2|B2|3315|813|pin@23||2786|813
AMetal-1|net@25||1|S0|4bit_com@2|A1|3271|701|pin@24||2798|701
AMetal-1|net@26||1|S0|4bit_com@2|B1|3298|574.5|pin@25||2810.5|574.5
AMetal-1|net@27||1|S0|4bit_com@2|A0|3274|460|pin@26||2798|460
AMetal-1|net@28||1|S0|4bit_com@2|B0|3316|333|pin@27||2810.5|333
AMetal-1|net@29||1|S0|4bit_com@2|B3|3310.5|1064.5|pin@28||2238.5|1064.5
AMetal-1|net@32||1|S900|pin@28||2238.5|1064.5|pin@30||2238.5|479
AMetal-1|net@33||1|S0|4bit_com@2|A3|3305|1179|pin@31||2584.5|1179
AMetal-1|net@34||1|S1800|4bit_com@1|agtb|1977.5|10.5|pin@32||2574.5|10.5
AMetal-1|net@35||1|S2700|pin@32||2574.5|10.5|pin@33||2574.5|895.5
AMetal-1|net@36||1|S2700|pin@16||-1791|480.5|pin@15||-1791|1072.5
AMetal-1|net@37||1|S2700|pin@20||-1330.5|945|contact@2||-1330.5|1053.5
AMetal-1|net@39||1|S900|pin@18||-1330.5|1187|contact@1||-1330.5|1106
AMetal-1|net@40||1|S2700|contact@1||-1330.5|1106|pin@35||-1330.5|1107
AMetal-2|net@41||1|S900|contact@1||-1330.5|1106|pin@36||-1330.5|1054
AMetal-2|net@42||1|S900|pin@36||-1330.5|1054|contact@2||-1330.5|1053.5
AMetal-1|net@43||1|S2700|pin@33||2574.5|895.5|pin@37||2574.5|1016
AMetal-1|net@44||1|S0|pin@30||2238.5|479|4bit_com@1|altb|1857.5|479
AMetal-1|net@45|||S|pin@37||2574.5|1016|pin@37||2574.5|1016
AMetal-1|net@46||1|S900|contact@3||2574.5|1017|pin@37||2574.5|1016
AMetal-2|net@47||1|S2700|contact@3||2574.5|1017|pin@38||2574.5|1026.5
AMetal-2|net@48||1|S2700|pin@38||2574.5|1026.5|contact@4||2574.5|1179
AMetal-1|net@49||1|S0|pin@31||2584.5|1179|contact@4||2574.5|1179
AMetal-1|net@50||1|S1800|4bit_com@2|aeqb|5896.5|735|pin@39||6206.5|735
AMetal-1|net@51||1|S1800|4bit_com@2|altb|5888.5|471|pin@40||6206.5|471
AMetal-1|net@52||1|S1800|4bit_com@2|agtb|6008.5|2.5|pin@41||6249.5|2.5
Ea0||D5G2;|pin@0||I
Ea1||D5G2;|pin@2||I
Ea2||D5G2;|pin@4||I
Ea3||D5G2;|pin@6||I
Ea4||D5G2;|pin@9||I
Ea5||D5G2;|pin@11||I
Ea6||D5G2;|pin@13||I
Ea7||D5G2;|pin@22||I
Ea8||D5G2;|pin@24||I
Ea9||D5G2;|pin@26||I
Eae1qb||D5G2;|pin@8||O
Eae2qb||D5G2;|pin@21||O
Eae3qb||D5G2;|pin@39||O
Eagtb||D5G2;|pin@41||O
Ealtb||D5G2;|pin@40||O
Eb0||D5G2;|pin@1||I
Eb1||D5G2;|pin@3||I
Eb2||D5G2;|pin@5||I
Eb3||D5G2;|pin@7||I
Eb4||D5G2;|pin@10||I
Eb5||D5G2;|pin@12||I
Eb6||D5G2;|pin@14||I
Eb7||D5G2;|pin@23||I
Eb8||D5G2;|pin@25||I
Eb9||D5G2;|pin@27||I
Egnd||D5G2;|4bit_com@0|gnd|G
Egnd_1||D5G2;|4bit_com@1|gnd|G
Egnd_2||D5G2;|4bit_com@2|gnd|G
Evdd||D5G2;|4bit_com@0|vdd|P
Evdd_1||D5G2;|4bit_com@1|vdd|P
Evdd_2||D5G2;|4bit_com@2|vdd|P
X

# Cell 10bit_comp_laynew;1{net.als}
C10bit_comp_laynew;1{net.als}|10bit_comp_sch|artwork|1492933823879|1493529721357||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sat Apr 29, 2017 22:22:01",#-------------------------------------------------,"","model and2_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, net_5, net_1)","nmos_1: nMOStran(B, gnd, net_5)","nmos_2: nMOStran(net_1, Y, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)",set power = H@3,"","model and3_lay(A, B, C, Y, vdd, gnd)","nmos_0: nMOStran(A, net_31, net_4)","nmos_1: nMOStran(B, net_47, net_31)","nmos_2: nMOStran(net_4, Y, gnd)","nmos_3: nMOStran(C, net_47, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_1: PMOStran(B, net_4, net_4)","pmos_2: PMOStran(net_4, Y, vdd)","pmos_3: PMOStran(C, net_4, vdd)","pmos_4: PMOStran(A, vdd, net_4)",set power = H@3,"","model and4_lay(A, B, C, D, Y, vdd, gnd)","nmos_0: nMOStran(A, net_23, net_1)","nmos_1: nMOStran(B, net_39, net_23)","nmos_2: nMOStran(net_1, Y, gnd)","nmos_3: nMOStran(C, net_39, net_55)","nmos_4: nMOStran(D, net_55, gnd)",pin_1: power(vdd),pin_27: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)","pmos_3: PMOStran(C, vdd, net_1)","pmos_4: PMOStran(D, net_1, vdd)",set power = H@3,"","model and5_lay(A, B, C, D, E, Y, vdd, gnd)","nmos_0: nMOStran(A, net_12, net_1)","nmos_1: nMOStran(B, net_29, net_12)","nmos_2: nMOStran(net_1, Y, gnd)","nmos_3: nMOStran(C, net_29, net_46)","nmos_4: nMOStran(D, net_46, net_63)","nmos_5: nMOStran(E, net_63, gnd)",pin_22: power(vdd),pin_25: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)","pmos_3: PMOStran(C, vdd, net_1)","pmos_4: PMOStran(D, net_1, vdd)","pmos_5: PMOStran(E, vdd, net_1)",set power = H@3,"","model nor2_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, gnd, Y)","nmos_1: nMOStran(B, Y, gnd)",pin_2: power(vdd),pin_3: ground(gnd),"pmos_0: PMOStran(A, vdd, net_4)","pmos_1: PMOStran(B, net_4, Y)",set power = H@3,"","model not_(A, Y, vdd, gnd)","nmos_0: nMOStran(A, Y, gnd)",pin_2: power(vdd),pin_4: ground(gnd),"pmos_0: PMOStran(A, Y, vdd)",set power = H@3,"","model or4_lay(A, B, C, D, Y, Y1, vdd, gnd)","nmos_0: nMOStran(A, gnd, Y1)","nmos_1: nMOStran(B, Y1, gnd)","nmos_2: nMOStran(C, gnd, Y1)","nmos_3: nMOStran(D, Y1, gnd)","nmos_4: nMOStran(Y1, Y, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_0: PMOStran(A, vdd, net_19)","pmos_1: PMOStran(B, net_19, net_47)","pmos_2: PMOStran(C, net_47, net_33)","pmos_3: PMOStran(D, net_33, Y1)","pmos_4: PMOStran(Y1, Y, vdd)",set power = H@3,"","model xnor_new_sch(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, gnd, net_1)","nmos_1: nMOStran(net_45, net_1, gnd)","nmos_2: nMOStran(B, gnd, net_23)","nmos_3: nMOStran(net_45, net_23, gnd)","nmos_4: nMOStran(A, gnd, net_45)","nmos_5: nMOStran(B, net_45, gnd)","nmos_6: nMOStran(net_1, gnd, Y)","nmos_7: nMOStran(net_23, Y, gnd)",pin_0: power(vdd),pin_13: ground(gnd),"pmos_0: PMOStran(A, vdd, net_19)","pmos_1: PMOStran(net_45, net_19, net_1)","pmos_2: PMOStran(B, vdd, net_33)","pmos_3: PMOStran(net_45, net_33, net_23)","pmos_4: PMOStran(A, vdd, net_55)","pmos_5: PMOStran(B, net_55, net_45)","pmos_6: PMOStran(net_1, vdd, net_77)","pmos_7: PMOStran(net_23, net_77, Y)",set power = H@3,"","model E_4bit_comp_newlay(A0, A1, A2, A3, B0, B1, B2, B3, aeqb, agtb, altb, vdd, gnd)","and2_lay_0: and2_lay(net_0, A3, net_402, n0, n1)","and3_lay_0: and3_lay(net_22, net_54, A2, net_78, n2, n3)","and4_lay_0: and4_lay(net_22, net_96, A1, net_34, net_100, n4, n5)","and4_lay_1: and4_lay(net_22, net_96, net_60, net_40, aeqb, n6, n7)","and5_lay_0: and5_lay(net_22, net_96, net_40, net_46, A0, net_411, n8, n9)","nor2_lay_0: nor2_lay(aeqb, agtb, altb, n10, n11)","not_0: not_(B3, net_0, n12, n13)","not_1: not_(B2, net_54, n14, n15)","not_2: not_(B1, net_34, n16, n17)","not_3: not_(B0, net_46, n18, n19)","or4_lay_0: or4_lay(net_402, net_78, net_100, net_411, agtb, n20, n21, n22)","xnor_new_2: xnor_new_sch(A3, B3, net_22, vdd, gnd)","xnor_new_3: xnor_new_sch(A2, B2, net_96, n23, n24)","xnor_new_4: xnor_new_sch(A1, B1, net_40, n25, n26)","xnor_new_5: xnor_new_sch(A0, B0, net_60, n27, n28)",set power = H@3,"","model 10bit_comp_laynew(a0, a1, a2, a3, a4, a5, a6, a7, a8, a9, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, ae1qb, ae2qb, ae3qb, agtb, altb, vdd, vdd_1, vdd_2, gnd, gnd_1, gnd_2)","E_4bit_com_0: E_4bit_comp_newlay(a3, a2, a1, a0, b3, b2, b1, b0, ae1qb, net_19, net_15, vdd, gnd)","E_4bit_com_1: E_4bit_comp_newlay(a6, a5, a4, net_19, b6, b5, b4, net_15, ae2qb, net_33, net_29, vdd_1, gnd_1)","E_4bit_com_2: E_4bit_comp_newlay(a9, a8, a7, net_33, b9, b8, b7, net_29, ae3qb, agtb, altb, vdd_2, gnd_2)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 10bit_comp_laynew;1{vhdl}
C10bit_comp_laynew;1{vhdl}|10bit_comp_sch|artwork|1492933823879|1493071634742||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and2_lay{lay} --------------------,"entity and2_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end and2_lay;,"",architecture and2_lay_BODY of and2_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_5: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_5, net_1);","  nmos_1: nMOStran port map(B, gnd, net_5);","  nmos_2: nMOStran port map(net_1, Y, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);",end and2_lay_BODY;,"",-------------------- Cell and3_lay{lay} --------------------,"entity and3_lay is port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and3_lay;,"",architecture and3_lay_BODY of and3_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_31, net_4, net_47: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_31, net_4);","  nmos_1: nMOStran port map(B, net_47, net_31);","  nmos_2: nMOStran port map(net_4, Y, gnd);","  nmos_3: nMOStran port map(C, net_47, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_1: PMOStran port map(B, net_4, net_4);","  pmos_2: PMOStran port map(net_4, Y, vdd);","  pmos_3: PMOStran port map(C, net_4, vdd);","  pmos_4: PMOStran port map(A, vdd, net_4);",end and3_lay_BODY;,"",-------------------- Cell and4_lay{lay} --------------------,"entity and4_lay is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and4_lay;,"",architecture and4_lay_BODY of and4_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_23, net_39, net_55: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_23, net_1);","  nmos_1: nMOStran port map(B, net_39, net_23);","  nmos_2: nMOStran port map(net_1, Y, gnd);","  nmos_3: nMOStran port map(C, net_39, net_55);","  nmos_4: nMOStran port map(D, net_55, gnd);",  pin_1: power port map(vdd);,  pin_27: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);","  pmos_3: PMOStran port map(C, vdd, net_1);","  pmos_4: PMOStran port map(D, net_1, vdd);",end and4_lay_BODY;,"",-------------------- Cell and5_lay{lay} --------------------,"entity and5_lay is port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end and5_lay;,"",architecture and5_lay_BODY of and5_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_12, net_29, net_46, net_63: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_12, net_1);","  nmos_1: nMOStran port map(B, net_29, net_12);","  nmos_2: nMOStran port map(net_1, Y, gnd);","  nmos_3: nMOStran port map(C, net_29, net_46);","  nmos_4: nMOStran port map(D, net_46, net_63);","  nmos_5: nMOStran port map(E, net_63, gnd);",  pin_22: power port map(vdd);,  pin_25: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);","  pmos_3: PMOStran port map(C, vdd, net_1);","  pmos_4: PMOStran port map(D, net_1, vdd);","  pmos_5: PMOStran port map(E, vdd, net_1);",end and5_lay_BODY;,"",-------------------- Cell nor2_lay{lay} --------------------,"entity nor2_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end nor2_lay;,"",architecture nor2_lay_BODY of nor2_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"",  signal net_4: BIT;,"",begin,"  nmos_0: nMOStran port map(A, gnd, Y);","  nmos_1: nMOStran port map(B, Y, gnd);",  pin_2: power port map(vdd);,  pin_3: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_4);","  pmos_1: PMOStran port map(B, net_4, Y);",end nor2_lay_BODY;,"",-------------------- Cell not{lay} --------------------,entity not_ is port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,  end not_;,"",architecture not__BODY of not_ is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"",begin,"  nmos_0: nMOStran port map(A, Y, gnd);",  pin_2: power port map(vdd);,  pin_4: ground port map(gnd);,"  pmos_0: PMOStran port map(A, Y, vdd);",end not__BODY;,"",-------------------- Cell or4_lay{lay} --------------------,"entity or4_lay is port(A, B, C, D: in BIT; Y, Y1: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end or4_lay;,"",architecture or4_lay_BODY of or4_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_19, net_33, net_47: BIT;","",begin,"  nmos_0: nMOStran port map(A, gnd, Y1);","  nmos_1: nMOStran port map(B, Y1, gnd);","  nmos_2: nMOStran port map(C, gnd, Y1);","  nmos_3: nMOStran port map(D, Y1, gnd);","  nmos_4: nMOStran port map(Y1, Y, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_19);","  pmos_1: PMOStran port map(B, net_19, net_47);","  pmos_2: PMOStran port map(C, net_47, net_33);","  pmos_3: PMOStran port map(D, net_33, Y1);","  pmos_4: PMOStran port map(Y1, Y, vdd);",end or4_lay_BODY;,"",-------------------- Cell xnor_new_sch{lay} --------------------,"entity xnor_new_sch is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end xnor_new_sch;,"",architecture xnor_new_sch_BODY of xnor_new_sch is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_19, net_23, net_33, net_45, net_55, net_77: BIT;","",begin,"  nmos_0: nMOStran port map(A, gnd, net_1);","  nmos_1: nMOStran port map(net_45, net_1, gnd);","  nmos_2: nMOStran port map(B, gnd, net_23);","  nmos_3: nMOStran port map(net_45, net_23, gnd);","  nmos_4: nMOStran port map(A, gnd, net_45);","  nmos_5: nMOStran port map(B, net_45, gnd);","  nmos_6: nMOStran port map(net_1, gnd, Y);","  nmos_7: nMOStran port map(net_23, Y, gnd);",  pin_0: power port map(vdd);,  pin_13: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_19);","  pmos_1: PMOStran port map(net_45, net_19, net_1);","  pmos_2: PMOStran port map(B, vdd, net_33);","  pmos_3: PMOStran port map(net_45, net_33, net_23);","  pmos_4: PMOStran port map(A, vdd, net_55);","  pmos_5: PMOStran port map(B, net_55, net_45);","  pmos_6: PMOStran port map(net_1, vdd, net_77);","  pmos_7: PMOStran port map(net_23, net_77, Y);",end xnor_new_sch_BODY;,"",-------------------- Cell 4bit_comp_newlay{lay} --------------------,"entity E_4bit_comp_newlay is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; aeqb, ","    agtb, altb: out BIT; vdd: out BIT; gnd: out BIT);",  end E_4bit_comp_newlay;,"",architecture E_4bit_comp_newlay_BODY of E_4bit_comp_newlay is,"  component and2_lay port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and3_lay port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and4_lay port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component and5_lay port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component nor2_lay port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,  component not_ port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,    end component;,"  component or4_lay port(A, B, C, D: in BIT; Y, Y1: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component xnor_new_sch port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_0, net_100, net_22, net_34, net_40, net_402, net_411, net_46, net_54","    , net_60, net_78, net_96: BIT;","",begin,"  and2_lay_0: and2_lay port map(net_0, A3, net_402, open, open);","  and3_lay_0: and3_lay port map(net_22, net_54, A2, net_78, open, open);","  and4_lay_0: and4_lay port map(net_22, net_96, A1, net_34, net_100, open, ",    open);,"  and4_lay_1: and4_lay port map(net_22, net_96, net_60, net_40, aeqb, open, ",    open);,"  and5_lay_0: and5_lay port map(net_22, net_96, net_40, net_46, A0, net_411, ","    open, open);","  nor2_lay_0: nor2_lay port map(aeqb, agtb, altb, open, open);","  not_0: not_ port map(B3, net_0, open, open);","  not_1: not_ port map(B2, net_54, open, open);","  not_2: not_ port map(B1, net_34, open, open);","  not_3: not_ port map(B0, net_46, open, open);","  or4_lay_0: or4_lay port map(net_402, net_78, net_100, net_411, agtb, open, ","    open, open);","  xnor_new_2: xnor_new_sch port map(A3, B3, net_22, vdd, gnd);","  xnor_new_3: xnor_new_sch port map(A2, B2, net_96, open, open);","  xnor_new_4: xnor_new_sch port map(A1, B1, net_40, open, open);","  xnor_new_5: xnor_new_sch port map(A0, B0, net_60, open, open);",end E_4bit_comp_newlay_BODY;,"",-------------------- Cell 10bit_comp_laynew{lay} --------------------,"entity E_10bit_comp_laynew is port(a0, a1, a2, a3, a4, a5, a6, a7, a8, a9, b0, ","    b1, b2, b3, b4, b5, b6, b7, b8, b9: in BIT; ae1qb, ae2qb, ae3qb, agtb, ","    altb: out BIT; vdd, vdd_1, vdd_2: out BIT; gnd, gnd_1, gnd_2: out BIT);",  end E_10bit_comp_laynew;,"",architecture E_10bit_comp_laynew_BODY of E_10bit_comp_laynew is,"  component E_4bit_comp_newlay port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; ","    aeqb, agtb, altb: out BIT; vdd: out BIT; gnd: out BIT);",    end component;,"","  signal net_15, net_19, net_29, net_33: BIT;","",begin,"  E_4bit_com_0: E_4bit_comp_newlay port map(a3, a2, a1, a0, b3, b2, b1, b0, ","    ae1qb, net_19, net_15, vdd, gnd);","  E_4bit_com_1: E_4bit_comp_newlay port map(a6, a5, a4, net_19, b6, b5, b4, ","    net_15, ae2qb, net_33, net_29, vdd_1, gnd_1);","  E_4bit_com_2: E_4bit_comp_newlay port map(a9, a8, a7, net_33, b9, b8, b7, ","    net_29, ae3qb, agtb, altb, vdd_2, gnd_2);",end E_10bit_comp_laynew_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 10bit_comp_sch;1{net.als}
C10bit_comp_sch;1{net.als}||artwork|1492852614709|1493529486034||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sat Apr 29, 2017 22:18:06",#-------------------------------------------------,"","model and2_gate(A, B, Y, vdd, gnd)",gnd_2: ground(gnd),"nmos_0: nMOStran(A, net_30, net_24)","nmos_1: nMOStran(B, gnd, net_30)","nmos_2: nMOStran(net_24, gnd, Y)","pmos_0: PMOStran(A, net_24, vdd)","pmos_2: PMOStran(net_24, Y, vdd)","pmos_5: PMOStran(B, vdd, net_24)",pwr_2: power(vdd),set power = H@3,"","model and3_gate(A, B, C, Y, vdd, gnd)",gnd_1: ground(gnd),"nmos_1: nMOStran(A, net_61, net_8)","nmos_3: nMOStran(B, net_62, net_61)","nmos_4: nMOStran(net_8, gnd, Y)","nmos_7: nMOStran(C, net_62, gnd)","pmos_0: PMOStran(A, net_8, vdd)","pmos_1: PMOStran(B, net_8, vdd)","pmos_2: PMOStran(C, net_8, vdd)","pmos_4: PMOStran(net_8, Y, vdd)",pwr_1: power(vdd),set power = H@3,"","model and4_gate(A, B, C, D, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_1: nMOStran(A, net_12, net_54)","nmos_2: nMOStran(B, net_13, net_12)","nmos_3: nMOStran(C, net_14, net_13)","nmos_4: nMOStran(D, gnd, net_14)","nmos_9: nMOStran(net_54, gnd, Y)","pmos_0: PMOStran(A, net_54, vdd)","pmos_1: PMOStran(B, net_54, vdd)","pmos_2: PMOStran(C, net_54, vdd)","pmos_3: PMOStran(D, net_54, vdd)","pmos_9: PMOStran(net_54, Y, vdd)",pwr_0: power(vdd),set power = H@3,"","model and5_gate(A, B, C, D, E, Y, vdd, gnd)",gnd_1: ground(gnd),"nmos_0: nMOStran(A, net_54, net_43)","nmos_1: nMOStran(B, net_53, net_54)","nmos_2: nMOStran(C, net_52, net_53)","nmos_3: nMOStran(D, net_51, net_52)","nmos_4: nMOStran(E, gnd, net_51)","nmos_10: nMOStran(net_43, gnd, Y)","pmos_0: PMOStran(A, net_43, vdd)","pmos_1: PMOStran(B, net_43, vdd)","pmos_2: PMOStran(C, net_43, vdd)","pmos_3: PMOStran(D, net_43, vdd)","pmos_4: PMOStran(E, net_43, vdd)","pmos_10: PMOStran(net_43, Y, vdd)",pwr_1: power(vdd),set power = H@3,"","model nor2_gate(A, B, Y, vdd, gnd)",gnd_3: ground(gnd),"nmos_1: nMOStran(A, gnd, Y)","nmos_2: nMOStran(B, gnd, Y)","pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, Y, net_1)",pwr_1: power(vdd),set power = H@3,"","model not_gate(A, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, Y)","pmos_0: PMOStran(A, Y, vdd)",pwr_0: power(vdd),set power = H@3,"","model or4_gate(A, B, C, D, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, net_51)","nmos_1: nMOStran(B, gnd, net_51)","nmos_2: nMOStran(C, gnd, net_51)","nmos_3: nMOStran(D, gnd, net_51)","nmos_8: nMOStran(net_51, gnd, Y)","pmos_0: PMOStran(D, net_51, net_66)","pmos_1: PMOStran(C, net_66, net_67)","pmos_2: PMOStran(B, net_67, net_68)","pmos_3: PMOStran(A, net_68, vdd)","pmos_8: PMOStran(net_51, Y, vdd)",pwr_0: power(vdd),set power = H@3,"","model xnor_new_sch(A, B, Y, vdd, gnd)",gnd_0: ground(gnd),pwr_0: power(vdd),"nor2_gat_0: nor2_gate(A, net_2, net_20, vdd, gnd)","nor2_gat_1: nor2_gate(net_2, B, net_24, vdd, gnd)","nor2_gat_2: nor2_gate(A, B, net_2, vdd, gnd)","nor2_gat_3: nor2_gate(net_20, net_24, Y, vdd, gnd)",set power = H@3,"","model E_4bit_comp(A0, A1, A2, A3, B0, B1, B2, B3, aeqb, agtb, altb, vdd, gnd)",gnd_0: ground(gnd),pwr_0: power(vdd),"and2_gat_0: and2_gate(net_242, A3, net_127, vdd, gnd)","and3_gat_0: and3_gate(net_80, net_78, A2, net_116, vdd, gnd)","and4_gat_0: and4_gate(net_80, net_91, net_99, net_134, aeqb, vdd, gnd)","and4_gat_1: and4_gate(net_80, net_91, net_258, A1, net_117, vdd, gnd)","and5_gat_0: and5_gate(net_80, net_91, net_99, net_111, A0, net_118, vdd, gnd)","nor2_gat_0: nor2_gate(aeqb, agtb, altb, vdd, gnd)","not_gate_0: not_gate(B3, net_242, vdd, gnd)","not_gate_1: not_gate(B2, net_78, vdd, gnd)","not_gate_2: not_gate(B1, net_258, vdd, gnd)","not_gate_3: not_gate(B0, net_111, vdd, gnd)","or4_gate_0: or4_gate(net_127, net_116, net_117, net_118, agtb, vdd, gnd)","xnor_new_0: xnor_new_sch(A3, B3, net_80, vdd, gnd)","xnor_new_1: xnor_new_sch(A2, B2, net_91, vdd, gnd)","xnor_new_2: xnor_new_sch(A1, B1, net_99, vdd, gnd)","xnor_new_3: xnor_new_sch(A0, B0, net_134, vdd, gnd)",set power = H@3,"","model 10bit_comp_sch(a0, a1, a2, a3, a4, a5, a6, a7, a8, a9, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, ae1qb, ae2qb, aeb, agb, alb, vdd, gnd)",gnd_0: ground(gnd),pwr_0: power(vdd),"E_4bit_com_6: E_4bit_comp(a3, a2, a1, a0, b3, b2, b1, b0, ae1qb, net_268, net_272, vdd, gnd)","E_4bit_com_7: E_4bit_comp(a6, a5, a4, net_268, b6, b5, b4, net_272, ae2qb, net_284, net_288, vdd, gnd)","E_4bit_com_8: E_4bit_comp(a9, a8, a7, net_284, b9, b8, b7, net_288, aeb, agb, alb, vdd, gnd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell 10bit_comp_sch;1{sch}
C10bit_comp_sch;1{sch}||schematic|1492849040572|1493506599079|
I4bit_comp;1{sch}|4bit_com@6||-4851.5|2606|||D5G4;
I4bit_comp;1{sch}|4bit_com@7||-2393|2600|||D5G4;
I4bit_comp;1{sch}|4bit_com@8||75|2591.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-6571|3354||||
NOff-Page|conn@1||-6577|3242||||
NOff-Page|conn@2||-6578|3164.5||||
NOff-Page|conn@3||-6580|3054||||
NOff-Page|conn@4||-6581.5|2950.5||||
NOff-Page|conn@5||-6550.5|2869||||
NOff-Page|conn@6||-6560|2758.5||||
NOff-Page|conn@7||-6555|2677.5||||
NOff-Page|conn@8||-4289|3048|||RR|
NOff-Page|conn@9||-3901.5|3153.5||||
NOff-Page|conn@10||-3901.5|3046||||
NOff-Page|conn@11||-3900.5|2944.5||||
NOff-Page|conn@12||-3904.5|2860||||
NOff-Page|conn@13||-3899.5|2752.5||||
NOff-Page|conn@14||-3905.5|2668.5||||
NOff-Page|conn@15||-1821.5|3040|||RR|
NOff-Page|conn@16||-1403|3121.5||||
NOff-Page|conn@17||-1405.5|3037.5||||
NOff-Page|conn@18||-1372|2960.5||||
NOff-Page|conn@19||-1373|2852||||
NOff-Page|conn@20||-1360|2744||||
NOff-Page|conn@21||-1351|2684||||
NOff-Page|conn@22||787|3033|||RR|
NOff-Page|conn@23||733|2547.5|||RR|
NOff-Page|conn@24||729.5|2366.5|||RR|
NGround|gnd@0||-5329|3424||||
NWire_Pin|pin@109||-6546|3327||||
NWire_Pin|pin@116||-6537.5|2698.5||||
NWire_Pin|pin@118||-4204.5|3321||||
NWire_Pin|pin@120||-4204.5|2382||||
NWire_Pin|pin@121||-4144.5|2561.5||||
NWire_Pin|pin@123||-4144.5|3234||||
NWire_Pin|pin@124||-3884|3130||||
NWire_Pin|pin@127||-3892.5|2884.5||||
NWire_Pin|pin@129||-3892.5|2692.5||||
NWire_Pin|pin@130||-1836.5|3041||||
NWire_Pin|pin@131||-1744.5|2376||||
NWire_Pin|pin@133||-1744.5|3312.5||||
NWire_Pin|pin@134||-1668.5|3225.5||||
NWire_Pin|pin@135||-1668.5|2558||||
NWire_Pin|pin@136||-1931|2558||||
NWire_Pin|pin@139||-1365|2936||||
NWire_Pin|pin@144||724|2547||||
NWire_Pin|pin@145||716|2367.5||||
NWire_Pin|pin@146||-6546|3354||||
NWire_Pin|pin@147||-6575|3240||||
NWire_Pin|pin@148||-6576|3136||||
NWire_Pin|pin@149||-6578|3076||||
NWire_Pin|pin@150||-6548.5|2890.5||||
NWire_Pin|pin@151||-6537.5|2677.5||||
NWire_Pin|pin@152||-4291|3047||||
NWire_Pin|pin@153||-3884|3153.5||||
NWire_Pin|pin@154||-3899.5|3070||||
NWire_Pin|pin@155||-3892.5|2860||||
NWire_Pin|pin@156||-3892.5|2668.5||||
NWire_Pin|pin@157||-1836.5|3040||||
NWire_Pin|pin@158||-1403.5|3061.5||||
NWire_Pin|pin@159||-1365|2960.5||||
NWire_Pin|pin@160||-1371|2876||||
NWire_Pin|pin@161||785|3032.5||||
NWire_Pin|pin@162||724|2547.5||||
NWire_Pin|pin@163||716|2366.5||||
NWire_Pin|pin@164||-5359.5|3409||||
NWire_Pin|pin@165||-5311|3426||||
NPower|pwr@0||-5359.5|3446||||
Awire|net@259|||0|4bit_com@6|A3|-5934|3327|pin@109||-6546|3327
Awire|net@266|||0|4bit_com@6|B0|-5974.5|2698.5|pin@116||-6537.5|2698.5
Awire|net@268|||0|4bit_com@7|A3|-3475.5|3321|pin@118||-4204.5|3321
Awire|net@271|||900|pin@118||-4204.5|3321|pin@120||-4204.5|2382
Awire|net@272|||1800|4bit_com@6|altb|-4389.5|2561.5|pin@121||-4144.5|2561.5
Awire|net@275|||0|4bit_com@7|B3|-3470|3234|pin@123||-4144.5|3234
Awire|net@277|||0|4bit_com@7|A2|-3480.5|3130|pin@124||-3884|3130
Awire|net@280|||0|4bit_com@7|B1|-3521|2884.5|pin@127||-3892.5|2884.5
Awire|net@282|||0|4bit_com@7|B0|-3516|2692.5|pin@129||-3892.5|2692.5
Awire|net@284|||1800|4bit_com@7|agtb|-1931.5|2376|pin@131||-1744.5|2376
Awire|net@287|||0|4bit_com@8|A3|-1007.5|3312.5|pin@133||-1744.5|3312.5
Awire|net@288|||0|4bit_com@8|B3|-1002|3225.5|pin@134||-1668.5|3225.5
Awire|net@289|||900|pin@134||-1668.5|3225.5|pin@135||-1668.5|2558
Awire|net@290|||0|pin@135||-1668.5|2558|pin@136||-1931|2558
Awire|net@291|||2700|4bit_com@7|altb|-1931|2555.5|pin@136||-1931|2558
Awire|net@294|||0|4bit_com@8|A1|-1051.5|2936|pin@139||-1365|2936
Awire|net@299|||1800|4bit_com@8|altb|537|2547|pin@144||724|2547
Awire|net@300|||1800|4bit_com@8|agtb|536.5|2367.5|pin@145||716|2367.5
Awire|net@301|||1800|conn@0|y|-6569|3354|pin@146||-6546|3354
Awire|net@302|||2700|pin@109||-6546|3327|pin@146||-6546|3354
Awire|net@303|||900|conn@1|y|-6575|3242|pin@147||-6575|3240
Awire|net@305|||900|conn@2|y|-6576|3164.5|pin@148||-6576|3136
Awire|net@307|||2700|conn@3|y|-6578|3054|pin@149||-6578|3076
Awire|net@310|||2700|conn@5|y|-6548.5|2869|pin@150||-6548.5|2890.5
Awire|net@313|||1800|conn@7|y|-6553|2677.5|pin@151||-6537.5|2677.5
Awire|net@314|||900|pin@116||-6537.5|2698.5|pin@151||-6537.5|2677.5
Awire|net@316|||900|conn@8|y|-4291|3048|pin@152||-4291|3047
Awire|net@317|||2700|pin@124||-3884|3130|pin@153||-3884|3153.5
Awire|net@318|||1800|conn@9|y|-3899.5|3153.5|pin@153||-3884|3153.5
Awire|net@319|||2700|conn@10|y|-3899.5|3046|pin@154||-3899.5|3070
Awire|net@322|||1800|conn@12|y|-3902.5|2860|pin@155||-3892.5|2860
Awire|net@323|||900|pin@127||-3892.5|2884.5|pin@155||-3892.5|2860
Awire|net@325|||1800|conn@14|y|-3903.5|2668.5|pin@156||-3892.5|2668.5
Awire|net@326|||900|pin@129||-3892.5|2692.5|pin@156||-3892.5|2668.5
Awire|net@327|||0|conn@15|y|-1823.5|3040|pin@157||-1836.5|3040
Awire|net@328|||900|pin@130||-1836.5|3041|pin@157||-1836.5|3040
Awire|net@330|||2700|conn@17|y|-1403.5|3037.5|pin@158||-1403.5|3061.5
Awire|net@332|||1800|conn@18|y|-1370|2960.5|pin@159||-1365|2960.5
Awire|net@333|||2700|pin@139||-1365|2936|pin@159||-1365|2960.5
Awire|net@334|||2700|conn@19|y|-1371|2852|pin@160||-1371|2876
Awire|net@338|||900|conn@22|y|785|3033|pin@161||785|3032.5
Awire|net@340|||0|conn@23|y|731|2547.5|pin@162||724|2547.5
Awire|net@341|||2700|pin@144||724|2547|pin@162||724|2547.5
Awire|net@342|||0|conn@24|y|727.5|2366.5|pin@163||716|2366.5
Awire|net@343|||900|pin@145||716|2367.5|pin@163||716|2366.5
Awire|net@344|||900|pwr@0||-5359.5|3446|pin@164||-5359.5|3409
Awire|net@345|||0|4bit_com@6|vdd|-5324|3409|pin@164||-5359.5|3409
Awire|net@346|||2700|4bit_com@6|gnd|-5311|3218|pin@165||-5311|3426
Awire|net@347|||0|pin@165||-5311|3426|gnd@0||-5329|3426
Awire|net@348|||0|4bit_com@6|B3|-5928.5|3240|pin@147||-6575|3240
Awire|net@349|||0|4bit_com@6|A2|-5939|3136|pin@148||-6576|3136
Awire|net@350|||0|4bit_com@6|B2|-5976.5|3076|pin@149||-6578|3076
Awire|net@351|||0|4bit_com@6|A1|-5978|2950.5|conn@4|y|-6579.5|2950.5
Awire|net@352|||0|4bit_com@6|B1|-5979.5|2890.5|pin@150||-6548.5|2890.5
Awire|net@353|||0|4bit_com@6|A0|-5972.5|2758.5|conn@6|y|-6558|2758.5
Awire|net@355|||1800|4bit_com@6|agtb|-4390|2382|pin@120||-4204.5|2382
Awire|net@356|||2700|pin@121||-4144.5|2561.5|pin@123||-4144.5|3234
Awire|net@357|||0|4bit_com@7|B2|-3518|3070|pin@154||-3899.5|3070
Awire|net@358|||0|4bit_com@7|A1|-3519.5|2944.5|conn@11|y|-3898.5|2944.5
Awire|net@359|||0|4bit_com@7|A0|-3514|2752.5|conn@13|y|-3897.5|2752.5
Awire|net@360|||2700|pin@131||-1744.5|2376|pin@133||-1744.5|3312.5
Awire|net@361|||0|4bit_com@8|A2|-1012.5|3121.5|conn@16|y|-1401|3121.5
Awire|net@362|||0|4bit_com@8|B2|-1050|3061.5|pin@158||-1403.5|3061.5
Awire|net@363|||0|4bit_com@8|B1|-1053|2876|pin@160||-1371|2876
Awire|net@364|||0|4bit_com@8|A0|-1046|2744|conn@20|y|-1358|2744
Awire|net@365|||0|4bit_com@8|B0|-1048|2684|conn@21|y|-1349|2684
Awire|net@384|||1800|4bit_com@7|aeqb|-1942|3041|pin@130||-1836.5|3041
Awire|net@402|||1800|4bit_com@8|aeqb|526|3032.5|pin@161||785|3032.5
Awire|net@403|||1800|4bit_com@6|aeqb|-4400.5|3047|pin@152||-4291|3047
Ea0||D5G2;|conn@0|a|I
Ea1||D5G2;|conn@2|a|I
Ea2||D5G2;|conn@4|y|I
Ea3||D5G2;|conn@6|a|I
Ea4||D5G2;|conn@9|a|I
Ea5||D5G2;|conn@11|a|I
Ea6||D5G2;|conn@13|a|I
Ea7||D5G2;|conn@16|a|I
Ea8||D5G2;|conn@18|a|I
Ea9||D5G2;|conn@20|a|I
Eae1qb||D5G2;|conn@8|a|O
Eae2qb||D5G2;|conn@15|a|O
Eaeb||D5G2;|conn@22|a|O
Eagb||D5G2;|conn@24|a|O
Ealb||D5G2;|conn@23|a|O
Eb0||D5G2;|conn@1|a|I
Eb1||D5G2;|conn@3|a|I
Eb2||D5G2;|conn@5|y|I
Eb3||D5G2;|conn@7|a|I
Eb4||D5G2;|conn@10|a|I
Eb5||D5G2;|conn@12|a|I
Eb6||D5G2;|conn@14|a|I
Eb7||D5G2;|conn@17|a|I
Eb8||D5G2;|conn@19|a|I
Eb9||D5G2;|conn@21|a|I
Egnd||D5G2;|gnd@0||G
Evdd||D5G2;|pwr@0||P
X

# Cell 10bit_comp_sch;1{vhdl}
C10bit_comp_sch;1{vhdl}||artwork|1492852614694|1493528858643||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:and2_gate{sch} ,-- --------------------,"entity and2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and2_gate;,"",architecture and2_gate_BODY of and2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_24, net_30: BIT;","",begin,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_30, net_24);","  nmos_1: nMOStran port map(B, gnd, net_30);","  nmos_2: nMOStran port map(net_24, gnd, Y);","  pmos_0: PMOStran port map(A, net_24, vdd);","  pmos_2: PMOStran port map(net_24, Y, vdd);","  pmos_5: PMOStran port map(B, vdd, net_24);",  pwr_2: power port map(vdd);,end and2_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:and3_gate{sch} ,-- --------------------,"entity and3_gate is port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and3_gate;,"",architecture and3_gate_BODY of and3_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_61, net_62, net_8: BIT;","",begin,  gnd_1: ground port map(gnd);,"  nmos_1: nMOStran port map(A, net_61, net_8);","  nmos_3: nMOStran port map(B, net_62, net_61);","  nmos_4: nMOStran port map(net_8, gnd, Y);","  nmos_7: nMOStran port map(C, net_62, gnd);","  pmos_0: PMOStran port map(A, net_8, vdd);","  pmos_1: PMOStran port map(B, net_8, vdd);","  pmos_2: PMOStran port map(C, net_8, vdd);","  pmos_4: PMOStran port map(net_8, Y, vdd);",  pwr_1: power port map(vdd);,end and3_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:and4_gate{sch} ,-- --------------------,"entity and4_gate is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and4_gate;,"",architecture and4_gate_BODY of and4_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_12, net_13, net_14, net_54: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(A, net_12, net_54);","  nmos_2: nMOStran port map(B, net_13, net_12);","  nmos_3: nMOStran port map(C, net_14, net_13);","  nmos_4: nMOStran port map(D, gnd, net_14);","  nmos_9: nMOStran port map(net_54, gnd, Y);","  pmos_0: PMOStran port map(A, net_54, vdd);","  pmos_1: PMOStran port map(B, net_54, vdd);","  pmos_2: PMOStran port map(C, net_54, vdd);","  pmos_3: PMOStran port map(D, net_54, vdd);","  pmos_9: PMOStran port map(net_54, Y, vdd);",  pwr_0: power port map(vdd);,end and4_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:and5_gate{sch} ,-- --------------------,"entity and5_gate is port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end and5_gate;,"",architecture and5_gate_BODY of and5_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_43, net_51, net_52, net_53, net_54: BIT;","",begin,  gnd_1: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_54, net_43);","  nmos_1: nMOStran port map(B, net_53, net_54);","  nmos_2: nMOStran port map(C, net_52, net_53);","  nmos_3: nMOStran port map(D, net_51, net_52);","  nmos_4: nMOStran port map(E, gnd, net_51);","  nmos_10: nMOStran port map(net_43, gnd, Y);","  pmos_0: PMOStran port map(A, net_43, vdd);","  pmos_1: PMOStran port map(B, net_43, vdd);","  pmos_2: PMOStran port map(C, net_43, vdd);","  pmos_3: PMOStran port map(D, net_43, vdd);","  pmos_4: PMOStran port map(E, net_43, vdd);","  pmos_10: PMOStran port map(net_43, Y, vdd);",  pwr_1: power port map(vdd);,end and5_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:nor2_gate{sch} ,-- --------------------,"entity nor2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end nor2_gate;,"",architecture nor2_gate_BODY of nor2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",  signal net_1: BIT;,"",begin,  gnd_3: ground port map(gnd);,"  nmos_1: nMOStran port map(A, gnd, Y);","  nmos_2: nMOStran port map(B, gnd, Y);","  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, Y, net_1);",  pwr_1: power port map(vdd);,end nor2_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:not_gate{sch} ,-- --------------------,entity not_gate is port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,  end not_gate;,"",architecture not_gate_BODY of not_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, Y);","  pmos_0: PMOStran port map(A, Y, vdd);",  pwr_0: power port map(vdd);,end not_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:or4_gate{sch} ,-- --------------------,"entity or4_gate is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end or4_gate;,"",architecture or4_gate_BODY of or4_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_51, net_66, net_67, net_68: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, net_51);","  nmos_1: nMOStran port map(B, gnd, net_51);","  nmos_2: nMOStran port map(C, gnd, net_51);","  nmos_3: nMOStran port map(D, gnd, net_51);","  nmos_8: nMOStran port map(net_51, gnd, Y);","  pmos_0: PMOStran port map(D, net_51, net_66);","  pmos_1: PMOStran port map(C, net_66, net_67);","  pmos_2: PMOStran port map(B, net_67, net_68);","  pmos_3: PMOStran port map(A, net_68, vdd);","  pmos_8: PMOStran port map(net_51, Y, vdd);",  pwr_0: power port map(vdd);,end or4_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:xnor_new_sch{sch} ,-- --------------------,"entity xnor_new_sch is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end xnor_new_sch;,"",architecture xnor_new_sch_BODY of xnor_new_sch is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component nor2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_2, net_20, net_24: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(vdd);,"  nor2_gat_0: nor2_gate port map(A, net_2, net_20, vdd, gnd);","  nor2_gat_1: nor2_gate port map(net_2, B, net_24, vdd, gnd);","  nor2_gat_2: nor2_gate port map(A, B, net_2, vdd, gnd);","  nor2_gat_3: nor2_gate port map(net_20, net_24, Y, vdd, gnd);",end xnor_new_sch_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:4bit_comp{sch} ,-- --------------------,"entity E_4bit_comp is port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; aeqb, agtb, ",    altb: out BIT; vdd: out BIT; gnd: out BIT);,  end E_4bit_comp;,"",architecture E_4bit_comp_BODY of E_4bit_comp is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component and2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and3_gate port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"  component and4_gate port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component and5_gate port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; ",    gnd: out BIT);,    end component;,"  component nor2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,  component not_gate port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,    end component;,"  component or4_gate port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,    end component;,"  component xnor_new_sch port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_111, net_116, net_117, net_118, net_127, net_134, net_242, net_258,","     net_78, net_80, net_91, net_99: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(vdd);,"  and2_gat_0: and2_gate port map(net_242, A3, net_127, vdd, gnd);","  and3_gat_0: and3_gate port map(net_80, net_78, A2, net_116, vdd, gnd);","  and4_gat_0: and4_gate port map(net_80, net_91, net_99, net_134, aeqb, vdd, ",    gnd);,"  and4_gat_1: and4_gate port map(net_80, net_91, net_258, A1, net_117, vdd, ",    gnd);,"  and5_gat_0: and5_gate port map(net_80, net_91, net_99, net_111, A0, net_118, ","    vdd, gnd);","  nor2_gat_0: nor2_gate port map(aeqb, agtb, altb, vdd, gnd);","  not_gate_0: not_gate port map(B3, net_242, vdd, gnd);","  not_gate_1: not_gate port map(B2, net_78, vdd, gnd);","  not_gate_2: not_gate port map(B1, net_258, vdd, gnd);","  not_gate_3: not_gate port map(B0, net_111, vdd, gnd);","  or4_gate_0: or4_gate port map(net_127, net_116, net_117, net_118, agtb, vdd, ",    gnd);,"  xnor_new_0: xnor_new_sch port map(A3, B3, net_80, vdd, gnd);","  xnor_new_1: xnor_new_sch port map(A2, B2, net_91, vdd, gnd);","  xnor_new_2: xnor_new_sch port map(A1, B1, net_99, vdd, gnd);","  xnor_new_3: xnor_new_sch port map(A0, B0, net_134, vdd, gnd);",end E_4bit_comp_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:10bit_comp_sch{sch} ,-- --------------------,"entity E_10bit_comp_sch is port(a0, a1, a2, a3, a4, a5, a6, a7, a8, a9, b0, b1, ","    b2, b3, b4, b5, b6, b7, b8, b9: in BIT; ae1qb, ae2qb, aeb, agb, alb: out ",    BIT; vdd: out BIT; gnd: out BIT);,  end E_10bit_comp_sch;,"",architecture E_10bit_comp_sch_BODY of E_10bit_comp_sch is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component E_4bit_comp port(A0, A1, A2, A3, B0, B1, B2, B3: in BIT; aeqb, ","    agtb, altb: out BIT; vdd: out BIT; gnd: out BIT);",    end component;,"","  signal net_268, net_272, net_284, net_288: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(vdd);,"  E_4bit_com_6: E_4bit_comp port map(a3, a2, a1, a0, b3, b2, b1, b0, ae1qb, ","    net_268, net_272, vdd, gnd);","  E_4bit_com_7: E_4bit_comp port map(a6, a5, a4, net_268, b6, b5, b4, net_272, ","    ae2qb, net_284, net_288, vdd, gnd);","  E_4bit_com_8: E_4bit_comp port map(a9, a8, a7, net_284, b9, b8, b7, net_288, ","    aeb, agb, alb, vdd, gnd);",end E_10bit_comp_sch_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and2_gate;1{net.als}
Cand2_gate;1{net.als}||artwork|1491773325724|1492647209296||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 19, 2017 17:13:29",#-------------------------------------------------,"","model and2_gate(A, B, Y, vdd, gnd)",gnd_2: ground(gnd),"nmos_0: nMOStran(A, net_30, net_24)","nmos_1: nMOStran(B, gnd, net_30)","nmos_2: nMOStran(net_24, gnd, Y)","pmos_0: PMOStran(A, net_24, vdd)","pmos_2: PMOStran(net_24, Y, vdd)","pmos_5: PMOStran(B, vdd, net_24)",pwr_2: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and2_gate;1{sch}
Cand2_gate;1{sch}||schematic|1491722766786|1492647192025|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@3||-46|13||||
NOff-Page|conn@4||-46|0||||
NOff-Page|conn@5||24|11|||RR|
NGround|gnd@2||-18|-10||||
NTransistor|nmos@0||-20|7|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-20|0|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||14|5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@6||-19|25||||
NWire_Pin|pin@7||-24|25||||
NWire_Pin|pin@8||-13|25||||
NWire_Pin|pin@10||-24|13||||
NWire_Pin|pin@11||-13|13||||
NWire_Pin|pin@12||-18|13||||
NWire_Pin|pin@13||8|17||||
NWire_Pin|pin@14||8|5||||
NWire_Pin|pin@16||-19|27||||
NWire_Pin|pin@17||16|27||||
NWire_Pin|pin@19||-18|-4||||
NWire_Pin|pin@20||16|-4||||
NWire_Pin|pin@22||-18|11||||
NWire_Pin|pin@23||8|11||||
NWire_Pin|pin@47||-36|19||||
NWire_Pin|pin@48||-36|7||||
NWire_Pin|pin@49||-5|19||||
NWire_Pin|pin@50||-5|0||||
NWire_Pin|pin@51||-36|13||||
NWire_Pin|pin@52||16|11||||
NTransistor|pmos@0||-26|19|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||14|17|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@5||-11|19|||RRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@2||-19|32||||
Awire|net@18|||0|pin@6||-19|25|pin@7||-24|25
Awire|net@19|||900|pin@7||-24|25|pmos@0|d|-24|21
Awire|net@20|||1800|pin@6||-19|25|pin@8||-13|25
Awire|net@23|||900|pin@8||-13|25|pmos@5|s|-13|21
Awire|net@24|||900|pmos@0|s|-24|17|pin@10||-24|13
Awire|net@26|||2700|pin@11||-13|13|pmos@5|d|-13|17
Awire|net@27|||1800|pin@10||-24|13|pin@12||-18|13
Awire|net@28|||1800|pin@12||-18|13|pin@11||-13|13
Awire|net@30|||900|nmos@0|s|-18|5|nmos@1|d|-18|2
Awire|net@32|||0|pmos@2|g|13|17|pin@13||8|17
Awire|net@34|||1800|pin@14||8|5|nmos@2|g|13|5
Awire|net@40|||900|pin@16||-19|27|pin@6||-19|25
Awire|net@41|||1800|pin@16||-19|27|pin@17||16|27
Awire|net@44|||900|nmos@1|s|-18|-2|pin@19||-18|-4
Awire|net@46|||1800|pin@19||-18|-4|pin@20||16|-4
Awire|net@47|||2700|pin@20||16|-4|nmos@2|s|16|3
Awire|net@52|||2700|nmos@0|d|-18|9|pin@22||-18|11
Awire|net@53|||2700|pin@22||-18|11|pin@12||-18|13
Awire|net@54|||900|pin@13||8|17|pin@23||8|11
Awire|net@55|||900|pin@23||8|11|pin@14||8|5
Awire|net@56|||1800|pin@22||-18|11|pin@23||8|11
Awire|net@81|||900|pin@17||16|27|pmos@2|d|16|19
Awire|net@98|||2700|gnd@2||-18|-8|pin@19||-18|-4
Awire|net@99|||900|pwr@2||-19|32|pin@16||-19|27
Awire|net@100|||0|pmos@0|g|-27|19|pin@47||-36|19
Awire|net@102|||1800|pin@48||-36|7|nmos@0|g|-21|7
Awire|net@103|||1800|pmos@5|g|-10|19|pin@49||-5|19
Awire|net@104|||900|pin@49||-5|19|pin@50||-5|0
Awire|net@105|||0|pin@50||-5|0|nmos@1|g|-21|0
Awire|net@106|||900|pin@47||-36|19|pin@51||-36|13
Awire|net@107|||900|pin@51||-36|13|pin@48||-36|7
Awire|net@108|||1800|conn@3|y|-44|13|pin@51||-36|13
Awire|net@109|||1800|conn@4|y|-44|0|nmos@1|g|-21|0
Awire|net@111|||900|pmos@2|s|16|15|pin@52||16|11
Awire|net@112|||900|pin@52||16|11|nmos@2|d|16|7
Awire|net@113|||0|conn@5|y|22|11|pin@52||16|11
EA||D5G2;|conn@3|y|I
EB||D5G2;|conn@4|y|I
EY||D5G2;|conn@5|a|O
Egnd||D5G2;|gnd@2||G
Evdd||D5G2;|pwr@2||P
X

# Cell and2_gate;1{vhdl}
Cand2_gate;1{vhdl}||artwork|1491773325699|1492647209296||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and2_gate{sch} --------------------,"entity and2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and2_gate;,"",architecture and2_gate_BODY of and2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_24, net_30: BIT;","",begin,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_30, net_24);","  nmos_1: nMOStran port map(B, gnd, net_30);","  nmos_2: nMOStran port map(net_24, gnd, Y);","  pmos_0: PMOStran port map(A, net_24, vdd);","  pmos_2: PMOStran port map(net_24, Y, vdd);","  pmos_5: PMOStran port map(B, vdd, net_24);",  pwr_2: power port map(vdd);,end and2_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and2_lay;1{lay}
Cand2_lay;1{lay}|and2_gate|mocmos|1491789916516|1493250389997||DRC_last_good_drc_area_date()G1491971867622|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1491971867622
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-16|14||||
NMetal-1-P-Active-Con|contact@1||-6|14||||
NMetal-1-P-Active-Con|contact@2||4|14||||
NMetal-1-N-Active-Con|contact@3||-16|-31||||
NMetal-1-N-Active-Con|contact@4||4|-31||||
NMetal-1-P-Active-Con|contact@5||30|16||||
NMetal-1-P-Active-Con|contact@6||41|16||||
NMetal-1-N-Active-Con|contact@7||31|-16||||
NMetal-1-N-Active-Con|contact@8||41|-16||||
NMetal-1-Polysilicon-1-Con|contact@9||19|1||||
NMetal-1-Polysilicon-1-Con|contact@12||48|-1||||
NN-Transistor|nmos@0||-11|-31|2||RRR|
NN-Transistor|nmos@1||-1|-31|2||RRR|
NN-Transistor|nmos@2||35|-16|2||RRR|
NMetal-1-Pin|pin@0||-16|27||||
NMetal-1-Pin|pin@1||4|27||||
NMetal-1-Pin|pin@2||4|-42||||
NMetal-1-Pin|pin@3||-14|-42||||
NMetal-1-Pin|pin@4||-16|1||||
NMetal-1-Pin|pin@5||11|1||||
NMetal-1-Pin|pin@6||-6|1||||
NN-Active-Pin|pin@11||31|-16||||
NMetal-1-Pin|pin@12||30|27||||
NMetal-1-Pin|pin@13||40|27||||
NMetal-1-Pin|pin@14||31|-42||||
NMetal-1-Pin|pin@15||42|-42||||
NMetal-1-Pin|pin@16||41|-1||||
NMetal-1-Pin|pin@17||48|-1||||
NPolysilicon-1-Pin|pin@18||35|1||||
NPolysilicon-1-Pin|pin@19||28|1||||
NPolysilicon-1-Pin|pin@21||-1|-20||||
NPolysilicon-1-Pin|pin@22||10|-20||||
NPolysilicon-1-Pin|pin@23||-11|-3||||
NPolysilicon-1-Pin|pin@24||-24|-3||||
NP-Transistor|pmos@0||-11|14|2||RRR|
NP-Transistor|pmos@1||-1|14|2||RRR|
NP-Transistor|pmos@2||35|16|2||RRR|
AP-Active|net@0|||S0|pmos@0|diff-bottom|-14.75|14|contact@0||-16|14
AP-Active|net@1|||S1800|pmos@0|diff-top|-7.25|14|contact@1||-6|14
AP-Active|net@2|||S0|pmos@1|diff-bottom|-4.75|14|contact@1||-6|14
AP-Active|net@3|||S1800|pmos@1|diff-top|2.75|14|contact@2||4|14
AN-Active|net@4|||S0|nmos@0|diff-bottom|-14.75|-31|contact@3||-16|-31
AN-Active|net@5||2|S1800|nmos@0|diff-top|-7.25|-31|nmos@1|diff-bottom|-4.75|-31
AN-Active|net@6|||S1800|nmos@1|diff-top|2.75|-31|contact@4||4|-31
AMetal-1|net@7||1|S2700|contact@0||-16|14|pin@0||-16|27
AMetal-1|net@8||1|S1800|pin@0||-16|27|pin@1||4|27
AMetal-1|net@9||1|S900|pin@1||4|27|contact@2||4|14
AMetal-1|net@10||1|S900|contact@4||4|-31|pin@2||4|-42
AMetal-1|net@11||1|S0|pin@2||4|-42|pin@3||-14|-42
AMetal-1|net@12||1|S2700|contact@3||-16|-31|pin@4||-16|1
AMetal-1|net@14||1|S1800|pin@4||-16|1|pin@6||-6|1
AMetal-1|net@15||1|S1800|pin@6||-6|1|pin@5||11|1
AMetal-1|net@16||1|S900|contact@1||-6|14|pin@6||-6|1
AN-Active|net@23||2|S900|contact@7||31|-16|pin@11||31|-16
AN-Active|net@24|||S0|nmos@2|diff-bottom|31.25|-16|pin@11||31|-16
AMetal-1|net@25||1|S900|contact@6||41|16|pin@16||41|-1
AMetal-1|net@26||1|S900|pin@16||41|-1|contact@8||41|-16
AMetal-1|net@27||1|S1800|pin@16||41|-1|pin@17||48|-1
APolysilicon-1|net@28|||S900|pmos@2|poly-right|35|11.5|pin@18||35|1
APolysilicon-1|net@29|||S900|pin@18||35|1|nmos@2|poly-left|35|-11.5
APolysilicon-1|net@30|||S0|pin@18||35|1|pin@19||28|1
AN-Active|net@31|||S0|contact@8||41|-16|nmos@2|diff-top|38.75|-16
AP-Active|net@32|||S0|pmos@2|diff-bottom|31.25|16|contact@5||30|16
AP-Active|net@33|||S1800|pmos@2|diff-top|38.75|16|contact@6||41|16
AMetal-1|net@34||1|S2700|contact@5||30|16|pin@12||30|27
AMetal-1|net@35||1|S1800|pin@12||30|27|pin@13||40|27
AMetal-1|net@36||1|S900|contact@7||31|-16|pin@14||31|-42
AMetal-1|net@37||1|S1800|pin@14||31|-42|pin@15||42|-42
AMetal-1|net@38||1|S1800|pin@1||4|27|pin@12||30|27
AMetal-1|net@39||1|S0|pin@14||31|-42|pin@2||4|-42
AMetal-1|net@40||1|S1800|pin@5||11|1|contact@9||19|1
APolysilicon-1|net@41|||S0|pin@19||28|1|contact@9||19|1
AMetal-1|net@46||1|S0|contact@12||48|-1|pin@16||41|-1
APolysilicon-1|net@58|||S900|pmos@1|poly-right|-1|9.5|pin@21||-1|-20
APolysilicon-1|net@59|||BSX900|pin@21||-1|-20|nmos@1|poly-left|-1|-26.5
APolysilicon-1|net@60|||S1800|pin@21||-1|-20|pin@22||10|-20
APolysilicon-1|net@62|||BIJSX2700|nmos@0|poly-left|-11|-26.5|pin@23||-11|-3
APolysilicon-1|net@63|||S2700|pin@23||-11|-3|pmos@0|poly-right|-11|9.5
APolysilicon-1|net@64|||S0|pin@23||-11|-3|pin@24||-24|-3
EA||D5G2;|pin@24||I
EB||D5G2;|pin@22||I
EY||D5G2;|pin@16||O
Egnd||D5G2;|pin@2||G
Evdd||D5G2;|pin@1||P
X

# Cell and2_lay;1{net.als}
Cand2_lay;1{net.als}|and2_gate|artwork|1491791049972|1493250389997||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 01:44:32",#-------------------------------------------------,"","model and2_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, net_5, net_1)","nmos_1: nMOStran(B, gnd, net_5)","nmos_2: nMOStran(net_1, Y, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and2_lay;1{vhdl}
Cand2_lay;1{vhdl}|and2_gate|artwork|1491791049964|1493250389997||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and2_lay{lay} --------------------,"entity and2_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end and2_lay;,"",architecture and2_lay_BODY of and2_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_5: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_5, net_1);","  nmos_1: nMOStran port map(B, gnd, net_5);","  nmos_2: nMOStran port map(net_1, Y, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);",end and2_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and3_gate;1{net.als}
Cand3_gate;1{net.als}||artwork|1491773340930|1492647590308||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 19, 2017 17:19:50",#-------------------------------------------------,"","model and3_gate(A, B, C, Y, vdd, gnd)",gnd_1: ground(gnd),"nmos_1: nMOStran(A, net_61, net_8)","nmos_3: nMOStran(B, net_62, net_61)","nmos_4: nMOStran(net_8, gnd, Y)","nmos_7: nMOStran(C, net_62, gnd)","pmos_0: PMOStran(A, net_8, vdd)","pmos_1: PMOStran(B, net_8, vdd)","pmos_2: PMOStran(C, net_8, vdd)","pmos_4: PMOStran(net_8, Y, vdd)",pwr_1: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and3_gate;1{sch}
Cand3_gate;1{sch}||schematic|1491723893828|1492647578132|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@4||-52|17||||
NOff-Page|conn@5||-52|6||||
NOff-Page|conn@6||-52|-2||||
NOff-Page|conn@7||13|14|||RR|
NGround|gnd@1||-20|-19||||
NTransistor|nmos@1||-22|10|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||-22|2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||5|11|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@7||-18|-6|||RRR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-30|27||||
NWire_Pin|pin@1||-10|27||||
NWire_Pin|pin@3||-30|17||||
NWire_Pin|pin@4||-10|17||||
NWire_Pin|pin@5||-20|17||||
NWire_Pin|pin@6||0|18||||
NWire_Pin|pin@7||0|11||||
NWire_Pin|pin@8||-20|14||||
NWire_Pin|pin@9||0|14||||
NWire_Pin|pin@37||-26|22||||
NWire_Pin|pin@48||7|33||||
NWire_Pin|pin@58||7|-9||||
NWire_Pin|pin@67||-20|27||||
NWire_Pin|pin@68||-20|33||||
NWire_Pin|pin@69||-15|-6||||
NWire_Pin|pin@70||-15|22||||
NWire_Pin|pin@71||-42|23||||
NWire_Pin|pin@72||-42|10||||
NWire_Pin|pin@73||-26|2||||
NWire_Pin|pin@74||-42|17||||
NWire_Pin|pin@75||-26|6||||
NWire_Pin|pin@76||-15|-2||||
NWire_Pin|pin@77||7|14||||
NWire_Pin|pin@78||-20|-9||||
NTransistor|pmos@0||-32|23|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-22|22|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||-12|22|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@4||5|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@1||-20|37||||
Awire|net@0|||2700|pmos@0|d|-30|25|pin@0||-30|27
Awire|net@2|||900|pin@1||-10|27|pmos@2|d|-10|24
Awire|net@8|||900|pmos@0|s|-30|21|pin@3||-30|17
Awire|net@10|||900|pmos@2|s|-10|20|pin@4||-10|17
Awire|net@11|||1800|pin@3||-30|17|pin@5||-20|17
Awire|net@12|||1800|pin@5||-20|17|pin@4||-10|17
Awire|net@13|||900|pmos@1|s|-20|20|pin@5||-20|17
Awire|net@18|||0|pmos@4|g|4|18|pin@6||0|18
Awire|net@20|||1800|pin@7||0|11|nmos@4|g|4|11
Awire|net@21|||900|pin@5||-20|17|pin@8||-20|14
Awire|net@22|||900|pin@8||-20|14|nmos@1|d|-20|12
Awire|net@23|||900|pin@6||0|18|pin@9||0|14
Awire|net@24|||900|pin@9||0|14|pin@7||0|11
Awire|net@25|||1800|pin@8||-20|14|pin@9||0|14
Awire|net@61|||900|nmos@1|s|-20|8|nmos@3|d|-20|4
Awire|net@62|||900|nmos@3|s|-20|0|nmos@7|s|-20|-4
Awire|net@93|||0|pmos@1|g|-23|22|pin@37||-26|22
Awire|net@110|||2700|pmos@4|d|7|20|pin@48||7|33
Awire|net@126|||900|nmos@4|s|7|9|pin@58||7|-9
Awire|net@146|||1800|pin@0||-30|27|pin@67||-20|27
Awire|net@147|||1800|pin@67||-20|27|pin@1||-10|27
Awire|net@148|||2700|pmos@1|d|-20|24|pin@67||-20|27
Awire|net@150|||1800|pin@68||-20|33|pin@48||7|33
Awire|net@151|||2700|pin@67||-20|27|pin@68||-20|33
Awire|net@152|||1800|nmos@7|g|-17|-6|pin@69||-15|-6
Awire|net@154|||1800|pin@70||-15|22|pmos@2|g|-13|22
Awire|net@155|||0|pmos@0|g|-33|23|pin@71||-42|23
Awire|net@157|||1800|pin@72||-42|10|nmos@1|g|-23|10
Awire|net@159|||1800|pin@73||-26|2|nmos@3|g|-23|2
Awire|net@161|||900|pin@71||-42|23|pin@74||-42|17
Awire|net@162|||900|pin@74||-42|17|pin@72||-42|10
Awire|net@163|||1800|conn@4|y|-50|17|pin@74||-42|17
Awire|net@164|||900|pin@37||-26|22|pin@75||-26|6
Awire|net@165|||900|pin@75||-26|6|pin@73||-26|2
Awire|net@166|||1800|conn@5|y|-50|6|pin@75||-26|6
Awire|net@167|||2700|pin@69||-15|-6|pin@76||-15|-2
Awire|net@168|||2700|pin@76||-15|-2|pin@70||-15|22
Awire|net@169|||1800|conn@6|y|-50|-2|pin@76||-15|-2
Awire|net@170|||900|pmos@4|s|7|16|pin@77||7|14
Awire|net@171|||900|pin@77||7|14|nmos@4|d|7|13
Awire|net@172|||0|conn@7|y|11|14|pin@77||7|14
Awire|net@175|||900|nmos@7|d|-20|-8|pin@78||-20|-9
Awire|net@176|||900|pin@78||-20|-9|gnd@1||-20|-17
Awire|net@177|||0|pin@58||7|-9|pin@78||-20|-9
Awire|net@178|||900|pwr@1||-20|37|pin@68||-20|33
EA||D5G2;|conn@4|a|I
EB||D5G2;|conn@5|a|I
EC||D5G2;|conn@6|y|I
EY||D5G2;|conn@7|a|O
Egnd||D5G2;|gnd@1||G
Evdd||D5G2;|pwr@1||P
X

# Cell and3_gate;1{vhdl}
Cand3_gate;1{vhdl}||artwork|1491773340921|1492647590308||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and3_gate{sch} --------------------,"entity and3_gate is port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and3_gate;,"",architecture and3_gate_BODY of and3_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_61, net_62, net_8: BIT;","",begin,  gnd_1: ground port map(gnd);,"  nmos_1: nMOStran port map(A, net_61, net_8);","  nmos_3: nMOStran port map(B, net_62, net_61);","  nmos_4: nMOStran port map(net_8, gnd, Y);","  nmos_7: nMOStran port map(C, net_62, gnd);","  pmos_0: PMOStran port map(A, net_8, vdd);","  pmos_1: PMOStran port map(B, net_8, vdd);","  pmos_2: PMOStran port map(C, net_8, vdd);","  pmos_4: PMOStran port map(net_8, Y, vdd);",  pwr_1: power port map(vdd);,end and3_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and3_lay;1{lay}
Cand3_lay;1{lay}|and3_gate|mocmos|1491791117767|1493250442754||DRC_last_good_drc_area_date()G1492680676905|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492680676905
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@3||-34.5|-34||||
NMetal-1-N-Active-Con|contact@4||0|-34||||
NMetal-1-P-Active-Con|contact@5||60.5|16||||
NMetal-1-P-Active-Con|contact@6||70.5|16||||
NMetal-1-N-Active-Con|contact@7||60.5|-24||||
NMetal-1-N-Active-Con|contact@8||70.5|-24||||
NMetal-1-Polysilicon-1-Con|contact@10||78.5|-1||||
NMetal-1-Polysilicon-1-Con|contact@12||47.5|-1||||
NMetal-1-Polysilicon-1-Con|contact@16||-17.5|-9.5||||
NMetal-1-P-Active-Con|contact@18||-34.5|16||||
NMetal-1-P-Active-Con|contact@19||-1.5|16||||
NMetal-1-P-Active-Con|contact@20||-23|16||||
NMetal-1-P-Active-Con|contact@21||-12|16||||
NMetal-1-Metal-2-Con|contact@23||39.5|-9.5||||
NN-Transistor|nmos@0||-29.5|-34|2||RRR|
NN-Transistor|nmos@1||-17.5|-34|2||RRR|
NN-Transistor|nmos@2||65.5|-24|2||RRR|
NN-Transistor|nmos@3||-7|-34|2||R|
NMetal-1-Pin|pin@0||-34|27||||
NMetal-1-Pin|pin@1||11.5|27||||
NMetal-1-Pin|pin@2||-0.5|-52.5||||
NMetal-1-Pin|pin@3||-40.5|-52.5||||
NMetal-1-Pin|pin@4||-35|-0.5||||
NMetal-1-Pin|pin@5||39.5|-0.5||||
NN-Active-Pin|pin@7||60.5|-24||||
NMetal-1-Pin|pin@8||60.5|27||||
NMetal-1-Pin|pin@9||70.5|27||||
NMetal-1-Pin|pin@10||60.5|-52.5||||
NMetal-1-Pin|pin@11||49|-52.5||||
NMetal-1-Pin|pin@12||70.5|-1||||
NMetal-1-Pin|pin@13||78.5|-1||||
NPolysilicon-1-Pin|pin@14||65.5|-1||||
NPolysilicon-1-Pin|pin@15||58.5|-1||||
NPolysilicon-1-Pin|pin@18||-29.5|6||||
NPolysilicon-1-Pin|pin@19||-36|6||||
NPolysilicon-1-Pin|pin@26||-7|-20.5||||
NPolysilicon-1-Pin|pin@27||27|-20.5||||
NMetal-1-Pin|pin@28||60.5|-38.5||||
NMetal-1-Pin|pin@29||72|-38.5||||
NMetal-1-Pin|pin@32||-34.5|27||||
NMetal-1-Pin|pin@33||-1.5|27||||
NMetal-1-Pin|pin@34||-23|-0.5||||
NMetal-1-Pin|pin@35||-12|-0.5||||
NPolysilicon-1-Pin|pin@36||-29.5|11.5||||
NMetal-1-Pin|pin@37||33.5|-9.5||||
NMetal-2-Pin|pin@44||39.5|-60||||
NP-Transistor|pmos@1||-17.5|16|2||RRR|
NP-Transistor|pmos@2||65.5|16|2||RRR|
NP-Transistor|pmos@3||-7|16|2||R|
NP-Transistor|pmos@4||-29.5|16|2||R|
AMetal-1|net@2||1|S900|contact@4||-0.5|-33.5|pin@2||-0.5|-52.5
AMetal-1|net@3||1|S0|pin@2||-0.5|-52.5|pin@3||-40.5|-52.5
AMetal-1|net@4||1|S2700|contact@3||-35|-34|pin@4||-35|-0.5
AN-Active|net@9||2|S2700|contact@7||60.5|-24|pin@7||60.5|-24
AN-Active|net@10|||S0|nmos@2|diff-bottom|61.75|-24|pin@7||60.5|-24
AMetal-1|net@11||1|S900|contact@6||70.5|16|pin@12||70.5|-1
AMetal-1|net@12||1|S900|pin@12||70.5|-1|contact@8||70.5|-24
AMetal-1|net@13||1|S1800|pin@12||70.5|-1|pin@13||78.5|-1
APolysilicon-1|net@14|||S900|pmos@2|poly-right|65.5|11.5|pin@14||65.5|-1
APolysilicon-1|net@15|||S900|pin@14||65.5|-1|nmos@2|poly-left|65.5|-19.5
APolysilicon-1|net@17|||S0|pin@14||65.5|-1|pin@15||58.5|-1
AN-Active|net@18|||S0|contact@8||70.5|-24|nmos@2|diff-top|69.25|-24
AP-Active|net@19|||S0|pmos@2|diff-bottom|61.75|16|contact@5||60.5|16
AP-Active|net@20|||S1800|pmos@2|diff-top|69.25|16|contact@6||70.5|16
AMetal-1|net@21||1|S2700|contact@5||60.5|16|pin@8||60.5|27
AMetal-1|net@22||1|S1800|pin@8||60.5|27|pin@9||70.5|27
AMetal-1|net@24||1|S0|pin@10||60.5|-52.5|pin@11||49|-52.5
AMetal-1|net@25||1|S1800|pin@1||11.5|27|pin@8||60.5|27
AMetal-1|net@26||1|S0|pin@10||60.5|-52.5|pin@2||-0.5|-52.5
AN-Active|net@27||2|S0|nmos@0|diff-bottom|-33.25|-34|contact@3||-34.5|-34
AMetal-1|net@30||1|S0|contact@10||78.5|-1|pin@12||70.5|-1
AN-Active|net@31||2|S1800|nmos@0|diff-top|-25.75|-34|nmos@1|diff-bottom|-21.25|-34
APolysilicon-1|net@36|||BSX2700|nmos@0|poly-left|-29.5|-29.5|pin@18||-29.5|6
APolysilicon-1|net@38|||S0|pin@18||-29.5|6|pin@19||-36|6
AN-Active|net@47||2|S0|nmos@3|diff-top|-10.75|-34|nmos@1|diff-top|-13.75|-34
AN-Active|net@48||2|S1800|nmos@3|diff-bottom|-3.25|-34|contact@4||0|-34
AMetal-1|net@53||1|S1800|pin@5||39.5|-0.5|contact@12||47.5|-0.5
APolysilicon-1|net@54|||S0|pin@15||58.5|-1|contact@12||47.5|-1
APolysilicon-1|net@61|||S900|pmos@3|poly-left|-7|11.5|pin@26||-7|-20.5
APolysilicon-1|net@62|||S900|pin@26||-7|-20.5|nmos@3|poly-right|-7|-29.5
AMetal-1|net@64||1|S900|contact@7||60.5|-24|pin@28||60.5|-38.5
AMetal-1|net@65||1|S900|pin@28||60.5|-38.5|pin@10||60.5|-52.5
AMetal-1|net@66||1|S1800|pin@28||60.5|-38.5|pin@29||72|-38.5
APolysilicon-1|net@71|||S900|pmos@1|poly-right|-17.5|11.5|nmos@1|poly-left|-17.5|-29.5
APolysilicon-1|net@72|||S900|pmos@1|poly-right|-17.5|11.5|contact@16||-17.5|-9.5
APolysilicon-1|net@73|||S900|contact@16||-17.5|-9.5|nmos@1|poly-left|-17.5|-29.5
AP-Active|net@94||2|S1800|pmos@3|diff-bottom|-3.25|16|contact@19||-1.5|16
AP-Active|net@95||2|S0|pmos@3|diff-top|-10.75|16|contact@21||-12|16
AP-Active|net@96||2|S1800|pmos@1|diff-top|-13.75|16|contact@21||-12|16
AP-Active|net@97||2|S1800|contact@20||-23|16|pmos@1|diff-bottom|-21.25|16
AP-Active|net@98||2|S1800|pmos@4|diff-bottom|-25.75|16|contact@20||-23|16
AP-Active|net@99||2|S1800|contact@18||-34.5|16|pmos@4|diff-top|-33.25|16
AMetal-1|net@100||1|S2700|contact@18||-34.5|16|pin@32||-34.5|27
AMetal-1|net@101||1|S0|pin@0||-34|27|pin@32||-34.5|27
AMetal-1|net@102||1|S1800|pin@0||-34|27|pin@33||-1.5|27
AMetal-1|net@103||1|S1800|pin@33||-1.5|27|pin@1||11.5|27
AMetal-1|net@104||1|S2700|contact@19||-1.5|16|pin@33||-1.5|27
AMetal-1|net@106||1|S0|pin@34||-23|-0.5|pin@4||-35|-0.5
AMetal-1|net@107||1|S900|contact@20||-23|16|pin@34||-23|-0.5
AMetal-1|net@108||1|S0|pin@5||39.5|-0.5|pin@35||-12|-0.5
AMetal-1|net@109||1|S0|pin@35||-12|-0.5|pin@34||-23|-0.5
AMetal-1|net@110||1|S900|contact@21||-12|16|pin@35||-12|-0.5
APolysilicon-1|net@111|||S2700|pin@18||-29.5|6|pin@36||-29.5|11.5
APolysilicon-1|net@112|||S0|pmos@4|poly-left|-29.5|11.5|pin@36||-29.5|11.5
AMetal-1|net@113||1|S1800|contact@16||-17.5|-9.5|pin@37||33.5|-9.5
APolysilicon-1|net@121|||S1800|pin@26||-7|-20.5|pin@27||27|-20.5
AMetal-1|net@123||1|S0|contact@23||39.5|-9.5|pin@37||33.5|-9.5
AMetal-2|net@125||1|S900|contact@23||39.5|-9.5|pin@44||39.5|-60
EA||D5G2;|pin@19||I
EB||D5G2;|pin@44||I
EC||D5G2;|pin@27||I
EY||D5G2;|pin@13||O
Egnd||D5G2;|pin@2||G
Evdd||D5G2;|pin@1||P
X

# Cell and3_lay;1{net.als}
Cand3_lay;1{net.als}|and3_gate|artwork|1491791607979|1493250442754||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 01:45:07",#-------------------------------------------------,"","model and3_lay(A, B, C, Y, vdd, gnd)","nmos_0: nMOStran(A, net_31, net_4)","nmos_1: nMOStran(B, net_47, net_31)","nmos_2: nMOStran(net_4, Y, gnd)","nmos_3: nMOStran(C, net_47, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_1: PMOStran(B, net_4, net_4)","pmos_2: PMOStran(net_4, Y, vdd)","pmos_3: PMOStran(C, net_4, vdd)","pmos_4: PMOStran(A, vdd, net_4)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and3_lay;1{vhdl}
Cand3_lay;1{vhdl}|and3_gate|artwork|1491791607969|1493250442754||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and3_lay{lay} --------------------,"entity and3_lay is port(A, B, C: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and3_lay;,"",architecture and3_lay_BODY of and3_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_31, net_4, net_47: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_31, net_4);","  nmos_1: nMOStran port map(B, net_47, net_31);","  nmos_2: nMOStran port map(net_4, Y, gnd);","  nmos_3: nMOStran port map(C, net_47, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_1: PMOStran port map(B, net_4, net_4);","  pmos_2: PMOStran port map(net_4, Y, vdd);","  pmos_3: PMOStran port map(C, net_4, vdd);","  pmos_4: PMOStran port map(A, vdd, net_4);",end and3_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and4_gate;1{net.als}
Cand4_gate;1{net.als}||artwork|1491773357388|1492648086539||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 19, 2017 17:28:06",#-------------------------------------------------,"","model and4_gate(A, B, C, D, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_1: nMOStran(A, net_12, net_54)","nmos_2: nMOStran(B, net_13, net_12)","nmos_3: nMOStran(C, net_14, net_13)","nmos_4: nMOStran(D, gnd, net_14)","nmos_9: nMOStran(net_54, gnd, Y)","pmos_0: PMOStran(A, net_54, vdd)","pmos_1: PMOStran(B, net_54, vdd)","pmos_2: PMOStran(C, net_54, vdd)","pmos_3: PMOStran(D, net_54, vdd)","pmos_9: PMOStran(net_54, Y, vdd)",pwr_0: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and4_gate;1{sch}
Cand4_gate;1{sch}||schematic|1491725716430|1492648064889|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@1||22|12|||RR|
NOff-Page|conn@2||-53|18||||
NOff-Page|conn@3||-53|5||||
NOff-Page|conn@4||-53|-3||||
NOff-Page|conn@5||-53|-8||||
NGround|gnd@0||-1|-18||||
NTransistor|nmos@1||-15|9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||-15|2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||-15|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-15|-8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@9||13|9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-25|23||||
NWire_Pin|pin@1||2|23||||
NWire_Pin|pin@2||-17|23||||
NWire_Pin|pin@4||-4|23||||
NWire_Pin|pin@18||11|15||||
NWire_Pin|pin@19||11|9||||
NWire_Pin|pin@21||15|12||||
NWire_Pin|pin@22||-25|14||||
NWire_Pin|pin@23||2|14||||
NWire_Pin|pin@24||-17|14||||
NWire_Pin|pin@25||-4|14||||
NWire_Pin|pin@26||-13|14||||
NWire_Pin|pin@57||-13|12||||
NWire_Pin|pin@58||11|12||||
NWire_Pin|pin@62||15|34||||
NWire_Pin|pin@64||-12|23||||
NWire_Pin|pin@65||-12|34||||
NWire_Pin|pin@75||-13|-12||||
NWire_Pin|pin@76||15|-12||||
NWire_Pin|pin@91||-22|18||||
NWire_Pin|pin@93||-7|-3||||
NWire_Pin|pin@94||-1|-8||||
NWire_Pin|pin@96||-22|5||||
NWire_Pin|pin@97||-1|-12||||
NWire_Pin|pin@98||0|34||||
NWire_Pin|pin@99||-28|9||||
NWire_Pin|pin@100||-22|2||||
NTransistor|pmos@0||-27|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-19|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||-6|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@3||0|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@9||13|15|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@0||0|39||||
Awire|net@0|||2700|pmos@0|d|-25|20|pin@0||-25|23
Awire|net@2|||900|pin@1||2|23|pmos@3|d|2|20
Awire|net@3|||1800|pin@0||-25|23|pin@2||-17|23
Awire|net@5|||900|pin@2||-17|23|pmos@1|d|-17|20
Awire|net@10|||1800|pin@4||-4|23|pin@1||2|23
Awire|net@11|||2700|pmos@2|d|-4|20|pin@4||-4|23
Awire|net@12|||900|nmos@1|s|-13|7|nmos@2|d|-13|4
Awire|net@13|||900|nmos@2|s|-13|0|nmos@3|d|-13|-1
Awire|net@14|||2700|nmos@4|d|-13|-6|nmos@3|s|-13|-5
Awire|net@54|||0|pmos@9|g|12|15|pin@18||11|15
Awire|net@55|||1800|pin@19||11|9|nmos@9|g|12|9
Awire|net@60|||900|pmos@9|s|15|13|pin@21||15|12
Awire|net@61|||900|pin@21||15|12|nmos@9|d|15|11
Awire|net@62|||1800|pin@21||15|12|conn@1|y|20|12
Awire|net@63|||900|pmos@0|s|-25|16|pin@22||-25|14
Awire|net@65|||900|pmos@3|s|2|16|pin@23||2|14
Awire|net@66|||1800|pin@22||-25|14|pin@24||-17|14
Awire|net@68|||900|pmos@1|s|-17|16|pin@24||-17|14
Awire|net@70|||1800|pin@25||-4|14|pin@23||2|14
Awire|net@71|||900|pmos@2|s|-4|16|pin@25||-4|14
Awire|net@72|||1800|pin@24||-17|14|pin@26||-13|14
Awire|net@73|||1800|pin@26||-13|14|pin@25||-4|14
Awire|net@127|||900|pin@26||-13|14|pin@57||-13|12
Awire|net@128|||900|pin@57||-13|12|nmos@1|d|-13|11
Awire|net@129|||900|pin@18||11|15|pin@58||11|12
Awire|net@130|||900|pin@58||11|12|pin@19||11|9
Awire|net@131|||1800|pin@57||-13|12|pin@58||11|12
Awire|net@144|||1800|pin@2||-17|23|pin@64||-12|23
Awire|net@145|||1800|pin@64||-12|23|pin@4||-4|23
Awire|net@148|||2700|pin@64||-12|23|pin@65||-12|34
Awire|net@164|||900|nmos@4|s|-13|-10|pin@75||-13|-12
Awire|net@166|||2700|pin@76||15|-12|nmos@9|s|15|7
Awire|net@185|||2700|pmos@9|d|15|17|pin@62||15|34
Awire|net@190|||0|pmos@1|g|-20|18|pin@91||-22|18
Awire|net@193|||1800|nmos@3|g|-16|-3|pin@93||-7|-3
Awire|net@194|||900|pmos@2|g|-7|18|pin@93||-7|-3
Awire|net@195|||900|pmos@3|g|-1|18|pin@94||-1|-8
Awire|net@196|||1800|nmos@4|g|-16|-8|pin@94||-1|-8
Awire|net@200|||1800|conn@3|y|-51|5|pin@96||-22|5
Awire|net@202|||1800|conn@5|y|-51|-8|nmos@4|g|-16|-8
Awire|net@203|||1800|conn@4|y|-51|-3|nmos@3|g|-16|-3
Awire|net@206|||1800|pin@75||-13|-12|pin@97||-1|-12
Awire|net@207|||1800|pin@97||-1|-12|pin@76||15|-12
Awire|net@208|||2700|gnd@0||-1|-16|pin@97||-1|-12
Awire|net@209|||1800|pin@65||-12|34|pin@98||0|34
Awire|net@210|||1800|pin@98||0|34|pin@62||15|34
Awire|net@211|||900|pwr@0||0|39|pin@98||0|34
Awire|net@213|||0|pmos@0|g|-28|18|conn@2|y|-51|18
Awire|net@214|||900|pmos@0|g|-28|18|pin@99||-28|9
Awire|net@215|||0|nmos@1|g|-16|9|pin@99||-28|9
Awire|net@216|||900|pin@91||-22|18|pin@96||-22|5
Awire|net@217|||900|pin@96||-22|5|pin@100||-22|2
Awire|net@218|||0|nmos@2|g|-16|2|pin@100||-22|2
EA||D5G2;|conn@2|a|I
EB||D5G2;|conn@3|a|I
EC||D5G2;|conn@4|y|I
ED||D5G2;|conn@5|a|I
EY||D5G2;|conn@1|y|O
Egnd||D5G2;|gnd@0||G
Evdd||D5G2;|pwr@0||P
X

# Cell and4_gate;1{vhdl}
Cand4_gate;1{vhdl}||artwork|1491773357383|1492648086539||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and4_gate{sch} --------------------,"entity and4_gate is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and4_gate;,"",architecture and4_gate_BODY of and4_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_12, net_13, net_14, net_54: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(A, net_12, net_54);","  nmos_2: nMOStran port map(B, net_13, net_12);","  nmos_3: nMOStran port map(C, net_14, net_13);","  nmos_4: nMOStran port map(D, gnd, net_14);","  nmos_9: nMOStran port map(net_54, gnd, Y);","  pmos_0: PMOStran port map(A, net_54, vdd);","  pmos_1: PMOStran port map(B, net_54, vdd);","  pmos_2: PMOStran port map(C, net_54, vdd);","  pmos_3: PMOStran port map(D, net_54, vdd);","  pmos_9: PMOStran port map(net_54, Y, vdd);",  pwr_0: power port map(vdd);,end and4_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and4_lay;1{lay}
Cand4_lay;1{lay}|and4_gate|mocmos|1491791663752|1493250469227||DRC_last_good_drc_area_date()G1492680234822|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492680234822
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-53|15||||
NMetal-1-P-Active-Con|contact@1||-36|15||||
NMetal-1-P-Active-Con|contact@2||-19|15||||
NMetal-1-N-Active-Con|contact@3||-53|-39||||
NMetal-1-P-Active-Con|contact@5||63|15||||
NMetal-1-P-Active-Con|contact@6||73|15||||
NMetal-1-N-Active-Con|contact@7||63|-17||||
NMetal-1-N-Active-Con|contact@8||73|-17||||
NMetal-1-Polysilicon-1-Con|contact@9||81|-2||||
NMetal-1-P-Active-Con|contact@10||-2|15||||
NMetal-1-Polysilicon-1-Con|contact@11||56.5|2||||
NMetal-1-P-Active-Con|contact@12||17|15||||
NMetal-1-N-Active-Con|contact@13||14.5|-39||||
NMetal-1-Polysilicon-1-Con|contact@14||-27|-6.5||||
NMetal-1-Polysilicon-1-Con|contact@15||-11|-15.5||||
NMetal-1-Polysilicon-1-Con|contact@20||41|-15.5||||
NMetal-1-Metal-2-Con|contact@21||46.5|-6.5||||
NN-Transistor|nmos@0||-45|-39|2||RRR|
NN-Transistor|nmos@1||-27|-39|2||RRR|
NN-Transistor|nmos@2||68|-17|2||RRR|
NN-Transistor|nmos@3||-11|-39|2||R|
NN-Transistor|nmos@4||7|-39|2||R|
NMetal-1-Pin|pin@0||-53|26||||
NMetal-1-Pin|pin@1||-19|26||||
NMetal-1-Pin|pin@3||-39|-53||||
NMetal-1-Pin|pin@4||-53|2||||
NMetal-1-Pin|pin@5||7|2||||
NMetal-1-Pin|pin@6||-36|2||||
NN-Active-Pin|pin@7||63|-17||||
NMetal-1-Pin|pin@8||63|26||||
NMetal-1-Pin|pin@9||73|26||||
NMetal-1-Pin|pin@10||63|-53||||
NMetal-1-Pin|pin@11||40|-53||||
NMetal-1-Pin|pin@12||73|-2||||
NMetal-1-Pin|pin@13||81|-2||||
NPolysilicon-1-Pin|pin@14||68|2||||
NPolysilicon-1-Pin|pin@15||61|2||||
NPolysilicon-1-Pin|pin@16||-27|-7||||
NPolysilicon-1-Pin|pin@17||-27|-7||||
NPolysilicon-1-Pin|pin@18||-45|5||||
NPolysilicon-1-Pin|pin@19||-45|5||||
NMetal-1-Pin|pin@20||-2|2||||
NPolysilicon-1-Pin|pin@21||-11|-18||||
NPolysilicon-1-Pin|pin@22||-11|-18||||
NMetal-1-Pin|pin@23||17|26||||
NPolysilicon-1-Pin|pin@25||7|-29||||
NPolysilicon-1-Pin|pin@26||7|-29||||
NMetal-1-Pin|pin@27||15|-53||||
NMetal-1-Pin|pin@28||-57|-53||||
NMetal-1-Pin|pin@29||86|26||||
NMetal-1-Pin|pin@30||50|-53||||
NPolysilicon-1-Pin|pin@31||26.5|-29||||
NPolysilicon-1-Pin|pin@37||41|-29||||
NPolysilicon-1-Pin|pin@38||41|-29||||
NPolysilicon-1-Pin|pin@39||41|-63||||
NMetal-2-Pin|pin@40||46.5|31.5||||
NP-Transistor|pmos@0||-45|15|2||RRR|
NP-Transistor|pmos@1||-27|15|2||RRR|
NP-Transistor|pmos@2||68|15|2||RRR|
NP-Transistor|pmos@3||-11|15|2||R|
NP-Transistor|pmos@4||7|15|2||R|
AP-Active|net@0||2|S0|pmos@0|diff-bottom|-48.75|15|contact@0||-53|15
AP-Active|net@1||2|S1800|pmos@0|diff-top|-41.25|15|contact@1||-36|15
AN-Active|net@2|||S0|nmos@2|diff-bottom|64.25|-17|pin@7||63|-17
AMetal-1|net@3||1|S900|contact@6||73|15|pin@12||73|-2
AMetal-1|net@4||1|S900|pin@12||73|-2|contact@8||73|-17
AMetal-1|net@5||1|S1800|pin@12||73|-2|pin@13||81|-2
APolysilicon-1|net@6|||S900|pmos@2|poly-right|68|10.5|pin@14||68|2
APolysilicon-1|net@7|||S900|pin@14||68|2|nmos@2|poly-left|68|-12.5
AP-Active|net@8||2|S1800|pmos@1|diff-top|-23.25|15|contact@2||-19|15
APolysilicon-1|net@9|||S0|pin@14||68|2|pin@15||61|2
AN-Active|net@10|||S0|contact@8||73|-17|nmos@2|diff-top|71.75|-17
AP-Active|net@11|||S0|pmos@2|diff-bottom|64.25|15|contact@5||63|15
AP-Active|net@13|||S1800|pmos@2|diff-top|71.75|15|contact@6||73|15
AMetal-1|net@14||1|S2700|contact@5||63|15|pin@8||63|26
AMetal-1|net@15||1|S1800|pin@8||63|26|pin@9||73|26
AMetal-1|net@16||1|S900|contact@7||63|-17|pin@10||63|-53
AMetal-1|net@17||1|S0|pin@10||63|-53|pin@11||40|-53
AN-Active|net@20||2|S0|nmos@0|diff-bottom|-48.75|-39|contact@3||-53|-39
AMetal-1|net@22||1|S0|contact@9||81|-2|pin@12||73|-2
AN-Active|net@23||2|S1800|nmos@0|diff-top|-41.25|-39|nmos@1|diff-bottom|-30.75|-39
APolysilicon-1|net@24|||S900|pmos@1|poly-right|-27|10.5|pin@16||-27|-7
APolysilicon-1|net@25|||BSX900|pin@16||-27|-7|nmos@1|poly-left|-27|-34.5
APolysilicon-1|net@26|||S1800|pin@16||-27|-7|pin@17||-27|-7
APolysilicon-1|net@27|||BSX2700|nmos@0|poly-left|-45|-34.5|pin@18||-45|5
APolysilicon-1|net@28|||S2700|pin@18||-45|5|pmos@0|poly-right|-45|10.5
APolysilicon-1|net@29|||S0|pin@18||-45|5|pin@19||-45|5
AMetal-1|net@30||1|S2700|contact@0||-53|15|pin@0||-53|26
AMetal-1|net@31||1|S2700|contact@3||-53|-39|pin@4||-53|2
AMetal-1|net@32||1|S1800|pin@0||-53|26|pin@1||-19|26
AMetal-1|net@33||1|S900|pin@1||-19|26|contact@2||-19|15
AP-Active|net@34||2|S1800|contact@2||-19|15|pmos@3|diff-top|-14.75|15
AP-Active|net@35||2|S1800|pmos@3|diff-bottom|-7.25|15|contact@10||-2|15
AMetal-1|net@36||1|S1800|pin@6||-36|2|pin@20||-2|2
AMetal-1|net@37||1|S1800|pin@20||-2|2|pin@5||7|2
AMetal-1|net@38||1|S900|contact@10||-2|15|pin@20||-2|2
AN-Active|net@39||2|S0|nmos@3|diff-top|-14.75|-39|nmos@1|diff-top|-23.25|-39
AMetal-1|net@41||1|S1800|pin@4||-53|2|pin@6||-36|2
APolysilicon-1|net@43|||BSX900|pin@21||-11|-18|nmos@3|poly-right|-11|-34.5
APolysilicon-1|net@44|||S0|pin@21||-11|-18|pin@22||-11|-18
AMetal-1|net@45||1|S1800|pin@5||7|2|contact@11||56.5|2
APolysilicon-1|net@46|||S0|pin@15||61|2|contact@11||56.5|2
AMetal-1|net@47||1|S900|contact@1||-36|15|pin@6||-36|2
AP-Active|net@48||2|S0|pmos@1|diff-bottom|-30.75|15|contact@1||-36|15
AN-Active|net@49||2|S900|contact@7||63|-17|pin@7||63|-17
AP-Active|net@50||2|S0|pmos@4|diff-top|3.25|15|contact@10||-2|15
AP-Active|net@51||2|S0|contact@12||17|15|pmos@4|diff-bottom|10.75|15
AMetal-1|net@52||1|S1800|pin@1||-19|26|pin@23||17|26
AMetal-1|net@53||1|S1800|pin@23||17|26|pin@8||63|26
AMetal-1|net@54||1|S2700|contact@12||17|15|pin@23||17|26
AN-Active|net@55||2|S0|nmos@4|diff-top|3.25|-39|nmos@3|diff-bottom|-7.25|-39
AN-Active|net@57||2|S0|contact@13||15|-39|nmos@4|diff-bottom|10.75|-39
APolysilicon-1|net@62|||S900|pmos@4|poly-left|7|10.5|pin@25||7|-29
APolysilicon-1|net@63|||BSX900|pin@25||7|-29|nmos@4|poly-right|7|-34.5
APolysilicon-1|net@64|||S0|pin@25||7|-29|pin@26||7|-29
AMetal-1|net@66||1|S0|pin@10||63|-53|pin@27||15|-53
AMetal-1|net@67||1|S0|pin@27||15|-53|pin@3||-39|-53
AMetal-1|net@68||1|S900|contact@13||15|-39|pin@27||15|-53
AMetal-1|net@69||1|S0|pin@3||-39|-53|pin@28||-57|-53
AMetal-1|net@70||1|S1800|pin@9||73|26|pin@29||86|26
AMetal-1|net@71||1|S1800|pin@11||40|-53|pin@30||50|-53
APolysilicon-1|net@72|||S900|contact@14||-27|-6.5|pin@16||-27|-7
APolysilicon-1|net@73|||S900|pmos@3|poly-left|-11|10.5|contact@15||-11|-15.5
APolysilicon-1|net@74|||S900|contact@15||-11|-15.5|pin@21||-11|-18
APolysilicon-1|net@75|||S1800|pin@25||7|-29|pin@31||26.5|-29
APolysilicon-1|net@78|||S1800|pin@25||7|-29|pin@25||7|-29
APolysilicon-1|net@93|||S0|pin@37||41|-29|pin@38||41|-29
APolysilicon-1|net@95|||S2700|pin@37||41|-29|contact@20||41|-15.5
APolysilicon-1|net@96|||S900|pin@37||41|-29|pin@39||41|-63
AMetal-1|net@97||1|S1800|contact@15||-11|-15.5|contact@20||41|-15.5
AMetal-2|net@99||1|S2700|contact@21||46.5|-6.5|pin@40||46.5|31.5
AMetal-1|net@100||1|S1800|contact@14||-27|-6.5|contact@21||46.5|-6.5
EA||D5G2;|pin@18||I
EB||D5G2;|pin@40||I
EC||D5G2;|pin@39||I
ED||D5G2;|pin@31||I
EY||D5G2;|pin@12||O
Egnd||D5G2;|pin@27||G
Evdd||D5G2;|pin@1||P
X

# Cell and4_lay;1{net.als}
Cand4_lay;1{net.als}|and4_gate|artwork|1491792128601|1493250469227||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 01:45:42",#-------------------------------------------------,"","model and4_lay(A, B, C, D, Y, vdd, gnd)","nmos_0: nMOStran(A, net_23, net_1)","nmos_1: nMOStran(B, net_39, net_23)","nmos_2: nMOStran(net_1, Y, gnd)","nmos_3: nMOStran(C, net_39, net_55)","nmos_4: nMOStran(D, net_55, gnd)",pin_1: power(vdd),pin_27: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)","pmos_3: PMOStran(C, vdd, net_1)","pmos_4: PMOStran(D, net_1, vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and4_lay;1{vhdl}
Cand4_lay;1{vhdl}|and4_gate|artwork|1491792128590|1493250469227||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and4_lay{lay} --------------------,"entity and4_lay is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end and4_lay;,"",architecture and4_lay_BODY of and4_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_23, net_39, net_55: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_23, net_1);","  nmos_1: nMOStran port map(B, net_39, net_23);","  nmos_2: nMOStran port map(net_1, Y, gnd);","  nmos_3: nMOStran port map(C, net_39, net_55);","  nmos_4: nMOStran port map(D, net_55, gnd);",  pin_1: power port map(vdd);,  pin_27: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);","  pmos_3: PMOStran port map(C, vdd, net_1);","  pmos_4: PMOStran port map(D, net_1, vdd);",end and4_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and5_gate;1{net.als}
Cand5_gate;1{net.als}||artwork|1491773377073|1492648566389||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 19, 2017 17:36:06",#-------------------------------------------------,"","model and5_gate(A, B, C, D, E, Y, vdd, gnd)",gnd_1: ground(gnd),"nmos_0: nMOStran(A, net_54, net_43)","nmos_1: nMOStran(B, net_53, net_54)","nmos_2: nMOStran(C, net_52, net_53)","nmos_3: nMOStran(D, net_51, net_52)","nmos_4: nMOStran(E, gnd, net_51)","nmos_10: nMOStran(net_43, gnd, Y)","pmos_0: PMOStran(A, net_43, vdd)","pmos_1: PMOStran(B, net_43, vdd)","pmos_2: PMOStran(C, net_43, vdd)","pmos_3: PMOStran(D, net_43, vdd)","pmos_4: PMOStran(E, net_43, vdd)","pmos_10: PMOStran(net_43, Y, vdd)",pwr_1: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and5_gate;1{sch}
Cand5_gate;1{sch}||schematic|1491729273600|1492648555044|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@5||38|28|||RR|
NOff-Page|conn@6||-33|34||||
NOff-Page|conn@7||-33|17||||
NOff-Page|conn@8||-33|4||||
NOff-Page|conn@9||-33|-8||||
NOff-Page|conn@10||-33|-18||||
NGround|gnd@1||2|-37||||
NTransistor|nmos@0||-2|24|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-2|14|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||-2|4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||-2|-8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-2|-18|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@10||30|25|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@15||28|31||||
NWire_Pin|pin@16||28|25||||
NWire_Pin|pin@18||-17|43||||
NWire_Pin|pin@19||15|43||||
NWire_Pin|pin@20||-9|43||||
NWire_Pin|pin@21||-2|43||||
NWire_Pin|pin@22||7|43||||
NWire_Pin|pin@24||-17|32||||
NWire_Pin|pin@25||15|32||||
NWire_Pin|pin@26||7|32||||
NWire_Pin|pin@27||-2|32||||
NWire_Pin|pin@28||-9|32||||
NWire_Pin|pin@29||0|32||||
NWire_Pin|pin@30||0|29||||
NWire_Pin|pin@31||28|29||||
NWire_Pin|pin@32||32|28||||
NWire_Pin|pin@35||-22|37||||
NWire_Pin|pin@39||-7|37||||
NWire_Pin|pin@69||32|57||||
NWire_Pin|pin@71||2|43||||
NWire_Pin|pin@72||2|57||||
NWire_Pin|pin@80||32|-23||||
NWire_Pin|pin@81||0|-23||||
NWire_Pin|pin@90||-22|24||||
NWire_Pin|pin@92||-12|14||||
NWire_Pin|pin@94||-7|4||||
NWire_Pin|pin@95||4|-8||||
NWire_Pin|pin@96||12|-18||||
NWire_Pin|pin@97||2|-23||||
NWire_Pin|pin@101||-12|17||||
NWire_Pin|pin@102||-22|34||||
NTransistor|pmos@0||-19|37|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-11|37|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||-4|37|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@3||5|37|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@4||13|37|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@10||30|31|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@1||2|62||||
Awire|net@43|||0|pmos@10|g|29|31|pin@15||28|31
Awire|net@44|||0|nmos@10|g|29|25|pin@16||28|25
Awire|net@51|||2700|nmos@4|d|0|-16|nmos@3|s|0|-10
Awire|net@52|||900|nmos@2|s|0|2|nmos@3|d|0|-6
Awire|net@53|||900|nmos@1|s|0|12|nmos@2|d|0|6
Awire|net@54|||900|nmos@0|s|0|22|nmos@1|d|0|16
Awire|net@55|||2700|pmos@0|d|-17|39|pin@18||-17|43
Awire|net@57|||2700|pmos@4|d|15|39|pin@19||15|43
Awire|net@58|||1800|pin@18||-17|43|pin@20||-9|43
Awire|net@60|||2700|pmos@1|d|-9|39|pin@20||-9|43
Awire|net@61|||1800|pin@20||-9|43|pin@21||-2|43
Awire|net@63|||900|pin@21||-2|43|pmos@2|d|-2|39
Awire|net@65|||1800|pin@22||7|43|pin@19||15|43
Awire|net@66|||2700|pmos@3|d|7|39|pin@22||7|43
Awire|net@69|||900|pmos@0|s|-17|35|pin@24||-17|32
Awire|net@71|||2700|pin@25||15|32|pmos@4|s|15|35
Awire|net@73|||1800|pin@26||7|32|pin@25||15|32
Awire|net@74|||900|pmos@3|s|7|35|pin@26||7|32
Awire|net@77|||900|pmos@2|s|-2|35|pin@27||-2|32
Awire|net@78|||1800|pin@24||-17|32|pin@28||-9|32
Awire|net@79|||1800|pin@28||-9|32|pin@27||-2|32
Awire|net@80|||900|pmos@1|s|-9|35|pin@28||-9|32
Awire|net@81|||1800|pin@27||-2|32|pin@29||0|32
Awire|net@82|||1800|pin@29||0|32|pin@26||7|32
Awire|net@84|||900|pin@29||0|32|pin@30||0|29
Awire|net@85|||900|pin@30||0|29|nmos@0|d|0|26
Awire|net@86|||900|pin@15||28|31|pin@31||28|29
Awire|net@87|||900|pin@31||28|29|pin@16||28|25
Awire|net@88|||1800|pin@30||0|29|pin@31||28|29
Awire|net@89|||2700|nmos@10|d|32|27|pin@32||32|28
Awire|net@90|||2700|pin@32||32|28|pmos@10|s|32|29
Awire|net@91|||0|conn@5|y|36|28|pin@32||32|28
Awire|net@95|||0|pmos@0|g|-20|37|pin@35||-22|37
Awire|net@103|||0|pmos@2|g|-5|37|pin@39||-7|37
Awire|net@156|||2700|pmos@10|d|32|33|pin@69||32|57
Awire|net@160|||1800|pin@21||-2|43|pin@71||2|43
Awire|net@161|||1800|pin@71||2|43|pin@22||7|43
Awire|net@162|||0|pin@69||32|57|pin@72||2|57
Awire|net@164|||2700|pin@71||2|43|pin@72||2|57
Awire|net@178|||900|nmos@10|s|32|23|pin@80||32|-23
Awire|net@179|||900|nmos@4|s|0|-20|pin@81||0|-23
Awire|net@201|||1800|pin@90||-22|24|nmos@0|g|-3|24
Awire|net@208|||0|nmos@1|g|-3|14|pin@92||-12|14
Awire|net@210|||900|pin@39||-7|37|pin@94||-7|4
Awire|net@212|||0|nmos@2|g|-3|4|pin@94||-7|4
Awire|net@213|||900|pmos@3|g|4|37|pin@95||4|-8
Awire|net@214|||1800|nmos@3|g|-3|-8|pin@95||4|-8
Awire|net@215|||1800|nmos@4|g|-3|-18|pin@96||12|-18
Awire|net@216|||900|pmos@4|g|12|37|pin@96||12|-18
Awire|net@218|||0|pin@80||32|-23|pin@97||2|-23
Awire|net@219|||0|pin@97||2|-23|pin@81||0|-23
Awire|net@220|||2700|gnd@1||2|-35|pin@97||2|-23
Awire|net@221|||900|pwr@1||2|62|pin@72||2|57
Awire|net@228|||900|pmos@1|g|-12|37|pin@101||-12|17
Awire|net@229|||900|pin@101||-12|17|pin@92||-12|14
Awire|net@230|||1800|conn@7|y|-31|17|pin@101||-12|17
Awire|net@231|||900|pin@35||-22|37|pin@102||-22|34
Awire|net@232|||900|pin@102||-22|34|pin@90||-22|24
Awire|net@233|||1800|conn@6|y|-31|34|pin@102||-22|34
Awire|net@234|||1800|conn@10|y|-31|-18|nmos@4|g|-3|-18
Awire|net@235|||1800|conn@9|y|-31|-8|nmos@3|g|-3|-8
Awire|net@236|||1800|conn@8|y|-31|4|pin@94||-7|4
EA||D5G2;|conn@6|a|I
EB||D5G2;|conn@7|a|I
EC||D5G2;|conn@8|a|I
ED||D5G2;|conn@9|a|I
EE||D5G2;|conn@10|y|I
EY||D5G2;|conn@5|a|O
Egnd||D5G2;|gnd@1||G
Evdd||D5G2;|pwr@1||P
X

# Cell and5_gate;1{vhdl}
Cand5_gate;1{vhdl}||artwork|1491773377063|1492648566389||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and5_gate{sch} --------------------,"entity and5_gate is port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end and5_gate;,"",architecture and5_gate_BODY of and5_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_43, net_51, net_52, net_53, net_54: BIT;","",begin,  gnd_1: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_54, net_43);","  nmos_1: nMOStran port map(B, net_53, net_54);","  nmos_2: nMOStran port map(C, net_52, net_53);","  nmos_3: nMOStran port map(D, net_51, net_52);","  nmos_4: nMOStran port map(E, gnd, net_51);","  nmos_10: nMOStran port map(net_43, gnd, Y);","  pmos_0: PMOStran port map(A, net_43, vdd);","  pmos_1: PMOStran port map(B, net_43, vdd);","  pmos_2: PMOStran port map(C, net_43, vdd);","  pmos_3: PMOStran port map(D, net_43, vdd);","  pmos_4: PMOStran port map(E, net_43, vdd);","  pmos_10: PMOStran port map(net_43, Y, vdd);",  pwr_1: power port map(vdd);,end and5_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and5_lay;1{lay}
Cand5_lay;1{lay}|and5_gate|mocmos|1491792853523|1493250484020||DRC_last_good_drc_area_date()G1492676507909|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492676507909
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-68|16||||
NMetal-1-P-Active-Con|contact@1||-49|16||||
NMetal-1-P-Active-Con|contact@2||-31|16||||
NMetal-1-N-Active-Con|contact@3||-69|-39||||
NMetal-1-P-Active-Con|contact@4||170.5|12.5||||
NMetal-1-P-Active-Con|contact@5||180.5|12.5||||
NMetal-1-N-Active-Con|contact@6||169.5|-19.5||||
NMetal-1-N-Active-Con|contact@7||180.5|-19.5||||
NMetal-1-Polysilicon-1-Con|contact@8||188.5|-4.5||||
NMetal-1-P-Active-Con|contact@9||-14|16||||
NMetal-1-P-Active-Con|contact@11||2|16||||
NMetal-1-N-Active-Con|contact@12||19|-39||||
NMetal-1-P-Active-Con|contact@13||19|16||||
NMetal-1-Polysilicon-1-Con|contact@15||156.5|3||||
NMetal-1-Polysilicon-1-Con|contact@17||-23|-13.5||||
NMetal-1-Polysilicon-1-Con|contact@18||-6|-21.5||||
NMetal-1-Polysilicon-1-Con|contact@19||-40.5|-6.5||||
NN-Transistor|nmos@0||-59|-39|2||RRR|
NN-Transistor|nmos@1||-40.5|-39|2||RRR|
NN-Transistor|nmos@2||175|-19.5|2||RRR|
NN-Transistor|nmos@3||-23|-39|2||R|
NN-Transistor|nmos@4||-6|-39|2||R|
NN-Transistor|nmos@5||11|-39|2||R|
NMetal-1-Pin|pin@0||-68|28.5||||
NMetal-1-Pin|pin@1||-31.5|28.5||||
NMetal-1-Pin|pin@2||-46|-51.5||||
NMetal-1-Pin|pin@3||-69|3||||
NMetal-1-Pin|pin@4||0.5|3||||
NMetal-1-Pin|pin@5||-49|3||||
NN-Active-Pin|pin@6||169.5|-19.5||||
NMetal-1-Pin|pin@7||170.5|28.5||||
NMetal-1-Pin|pin@8||181|28.5||||
NMetal-1-Pin|pin@11||180.5|-4.5||||
NMetal-1-Pin|pin@12||188.5|-4.5||||
NPolysilicon-1-Pin|pin@17||-59|-2||||
NPolysilicon-1-Pin|pin@18||-59|-2||||
NMetal-1-Pin|pin@19||-14|3||||
NPolysilicon-1-Pin|pin@20||-23|-14||||
NPolysilicon-1-Pin|pin@21||-23|-14||||
NMetal-1-Pin|pin@22||1.5|28.5||||
NPolysilicon-1-Pin|pin@24||-6|-20||||
NMetal-1-Pin|pin@25||19|-51.5||||
NMetal-1-Pin|pin@26||19|3||||
NPolysilicon-1-Pin|pin@27||11|-27||||
NPolysilicon-1-Pin|pin@28||11|-27||||
NPolysilicon-1-Pin|pin@30||-23|-14||||
NMetal-1-Pin|pin@34||-74|-51.5||||
NPolysilicon-1-Pin|pin@36||175|3.5||||
NPolysilicon-1-Pin|pin@37||156.5|3.5||||
NMetal-1-Pin|pin@38||19|3||||
NMetal-1-Pin|pin@39||170.5|28.5||||
NMetal-1-Pin|pin@40||169|-51.5||||
NMetal-1-Pin|pin@41||169.5|-51.5||||
NMetal-1-Pin|pin@42||169.5|-35||||
NMetal-1-Pin|pin@43||181|-35||||
NMetal-1-Pin|pin@44||44|-6||||
NMetal-1-Pin|pin@45||80.5|-13.5||||
NMetal-1-Pin|pin@46||38|-21||||
NPolysilicon-1-Pin|pin@47||42|-27||||
NPolysilicon-1-Pin|pin@48||67|-27||||
NMetal-1-Pin|pin@49||38|-32.5||||
NMetal-1-Pin|pin@50||-40|-6||||
NP-Transistor|pmos@0||-59|16|2||RRR|
NP-Transistor|pmos@1||-40.5|16|2||RRR|
NP-Transistor|pmos@2||175|12.5|2||RRR|
NP-Transistor|pmos@3||-23|16|2||R|
NP-Transistor|pmos@4||-6|16|2||R|
NP-Transistor|pmos@5||11|16|2||R|
AP-Active|net@0||2|S0|pmos@0|diff-bottom|-62.75|16|contact@0||-68|16
AP-Active|net@1||2|S1800|pmos@0|diff-top|-55.25|16|contact@1||-49|16
AN-Active|net@2|||S0|contact@7||180.5|-19.5|nmos@2|diff-top|178.75|-19.5
AP-Active|net@3|||S0|pmos@2|diff-bottom|171.25|12.5|contact@4||170.5|12.5
AP-Active|net@4|||S1800|pmos@2|diff-top|178.75|12.5|contact@5||180.5|12.5
AMetal-1|net@5||1|S2700|contact@4||170.5|12.5|pin@7||170.5|28.5
AMetal-1|net@6||1|S1800|pin@7||170.5|28.5|pin@8||181|28.5
AN-Active|net@9|||S0|nmos@2|diff-bottom|171.25|-19.5|pin@6||169.5|-19.5
AN-Active|net@10||2|S0|nmos@0|diff-bottom|-62.75|-39|contact@3||-69|-39
AMetal-1|net@11||1|S0|contact@8||188.5|-4.5|pin@11||180.5|-4.5
AN-Active|net@12||2|S1800|nmos@0|diff-top|-55.25|-39|nmos@1|diff-bottom|-44.25|-39
APolysilicon-1|net@16|||BSX2700|nmos@0|poly-left|-59|-34.5|pin@17||-59|-2
APolysilicon-1|net@17|||S2700|pin@17||-59|-2|pmos@0|poly-right|-59|11.5
APolysilicon-1|net@18|||S1800|pin@17||-59|-2|pin@18||-59|-2
AMetal-1|net@19||1|S900|contact@5||180.5|12.5|pin@11||180.5|-4.5
AMetal-1|net@20||1|S2700|contact@0||-68|16|pin@0||-68|28.5
AMetal-1|net@21||1|S2700|contact@3||-69|-39|pin@3||-69|3
AMetal-1|net@22||1|S1800|pin@0||-68|28.5|pin@1||-31.5|28.5
AMetal-1|net@23||1|S900|pin@1||-31.5|28.5|contact@2||-31.5|16
AP-Active|net@24||2|S1800|contact@2||-31|16|pmos@3|diff-top|-26.75|16
AP-Active|net@25||2|S1800|pmos@3|diff-bottom|-19.25|16|contact@9||-14|16
AMetal-1|net@26||1|S1800|pin@5||-49|3|pin@19||-14|3
AMetal-1|net@27||1|S1800|pin@19||-14|3|pin@4||0.5|3
AMetal-1|net@28||1|S900|contact@9||-14|16|pin@19||-14|3
AN-Active|net@29||2|S0|nmos@3|diff-top|-26.75|-39|nmos@1|diff-top|-36.75|-39
AMetal-1|net@30||1|S900|pin@11||180.5|-4.5|contact@7||180.5|-19.5
AMetal-1|net@31||1|S1800|pin@3||-69|3|pin@5||-49|3
APolysilicon-1|net@32|||S900|pmos@3|poly-left|-23|11.5|pin@20||-23|-14
APolysilicon-1|net@33|||BSX900|pin@20||-23|-14|nmos@3|poly-right|-23|-34.5
APolysilicon-1|net@34|||S1800|pin@20||-23|-14|pin@21||-23|-14
AMetal-1|net@37||1|S900|contact@1||-49|16|pin@5||-49|3
AP-Active|net@38||2|S0|pmos@1|diff-bottom|-44.25|16|contact@1||-49|16
AN-Active|net@39||2|S900|contact@6||169.5|-19.5|pin@6||169.5|-19.5
AMetal-1|net@40||1|S1800|pin@11||180.5|-4.5|pin@12||188.5|-4.5
AP-Active|net@41||2|S0|pmos@4|diff-top|-9.75|16|contact@9||-14|16
AP-Active|net@42||2|S0|contact@11||2|16|pmos@4|diff-bottom|-2.25|16
AMetal-1|net@43||1|S1800|pin@1||-31.5|28.5|pin@22||1.5|28.5
AMetal-1|net@45||1|S2700|contact@11||1.5|16|pin@22||1.5|28.5
AN-Active|net@46||2|S0|nmos@4|diff-top|-9.75|-39|nmos@3|diff-bottom|-19.25|-39
AMetal-1|net@53||1|S0|pin@25||19|-51.5|pin@2||-46|-51.5
AMetal-1|net@54||1|S900|contact@12||19|-39|pin@25||19|-51.5
AP-Active|net@56||2|S1800|pmos@1|diff-top|-36.75|16|contact@2||-31|16
AP-Active|net@58||2|S0|pmos@5|diff-top|7.25|16|contact@11||2|16
AP-Active|net@59||2|S0|contact@13||19|16|pmos@5|diff-bottom|14.75|16
AMetal-1|net@60||1|S1800|pin@4||0.5|3|pin@26||19|3
AMetal-1|net@62||1|S900|contact@13||19|16|pin@26||19|3
AN-Active|net@63||2|S0|nmos@5|diff-top|7.25|-39|nmos@4|diff-bottom|-2.25|-39
AN-Active|net@64||2|S1800|nmos@5|diff-bottom|14.75|-39|contact@12||19|-39
APolysilicon-1|net@66|||S900|pmos@5|poly-left|11|11.5|pin@27||11|-27
APolysilicon-1|net@67|||BSX900|pin@27||11|-27|nmos@5|poly-right|11|-34.5
APolysilicon-1|net@68|||S0|pin@27||11|-27|pin@28||11|-27
APolysilicon-1|net@70|||S1800|pin@20||-23|-14|pin@30||-23|-14
AMetal-1|net@74||1|S0|pin@2||-46|-51.5|pin@34||-74|-51.5
APolysilicon-1|net@78|||S900|pmos@4|poly-left|-6|11.5|pin@24||-6|-20
APolysilicon-1|net@80|||S|pin@27||11|-27|pin@27||11|-27
APolysilicon-1|net@84|||S900|pmos@2|poly-right|175|8|pin@36||175|3.5
APolysilicon-1|net@85|||S900|pin@36||175|3.5|nmos@2|poly-left|175|-15
APolysilicon-1|net@86|||S0|pin@36||175|3.5|pin@37||156.5|3.5
APolysilicon-1|net@87||3|S2700|contact@15||156.5|3|pin@37||156.5|3.5
AMetal-1|net@88||1|S900|pin@26||19|3|pin@38||19|3
AMetal-1|net@89||1|S0|contact@15||156.5|3|pin@38||19|3
AMetal-1|net@91||1|S2700|pin@7||170.5|28.5|pin@39||170.5|28.5
AMetal-1|net@92||1|S1800|pin@22||1.5|28.5|pin@39||170.5|28.5
AMetal-1|net@93||1|S1800|pin@25||19|-51.5|pin@40||169|-51.5
AMetal-1|net@94||1|S1800|pin@40||169|-51.5|pin@41||169.5|-51.5
AMetal-1|net@96||1|S900|contact@6||169.5|-19.5|pin@42||169.5|-35
AMetal-1|net@97||1|S900|pin@42||169.5|-35|pin@41||169.5|-51.5
AMetal-1|net@98||1|S1800|pin@42||169.5|-35|pin@43||181|-35
AMetal-1|net@100||1|S1800|contact@17||-23|-13.5|pin@45||80.5|-13.5
APolysilicon-1|net@101|||S900|pin@24||-6|-20|contact@18||-6|-21.5
APolysilicon-1|net@102|||S900|contact@18||-6|-21.5|nmos@4|poly-right|-6|-34.5
APolysilicon-1|net@103|||S900|contact@17||-23|-13.5|pin@20||-23|-14
AMetal-1|net@106||1|S1800|contact@18||-6|-21|pin@46||38|-21
APolysilicon-1|net@107|||S1800|pin@27||11|-27|pin@47||42|-27
APolysilicon-1|net@108|||S1800|pin@47||42|-27|pin@48||67|-27
AMetal-1|net@109||1|S900|pin@46||38|-21|pin@49||38|-32.5
APolysilicon-1|net@111|||S900|pmos@1|poly-right|-40.5|11.5|contact@19||-40.5|-6.5
APolysilicon-1|net@112|||S900|contact@19||-40.5|-6.5|nmos@1|poly-left|-40.5|-34.5
AMetal-1|net@113||1|S2700|contact@19||-40|-6.5|pin@50||-40|-6
AMetal-1|net@114|||S0|pin@44||44|-6|pin@50||-40|-6
EA||D5G2;|pin@17||I
EB||D5G2;|pin@44||I
EC||D5G2;|pin@45||I
ED||D5G2;|pin@49||I
EE||D5G2;|pin@48||I
EY||D5G2;|pin@11||O
Egnd||D5G2;|pin@25||G
Evdd||D5G2;|pin@22||P
X

# Cell and5_lay;1{net.als}
Cand5_lay;1{net.als}|and5_gate|artwork|1491793229988|1493250484020||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 01:46:10",#-------------------------------------------------,"","model and5_lay(A, B, C, D, E, Y, vdd, gnd)","nmos_0: nMOStran(A, net_12, net_1)","nmos_1: nMOStran(B, net_29, net_12)","nmos_2: nMOStran(net_1, Y, gnd)","nmos_3: nMOStran(C, net_29, net_46)","nmos_4: nMOStran(D, net_46, net_63)","nmos_5: nMOStran(E, net_63, gnd)",pin_22: power(vdd),pin_25: ground(gnd),"pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, vdd, net_1)","pmos_2: PMOStran(net_1, Y, vdd)","pmos_3: PMOStran(C, vdd, net_1)","pmos_4: PMOStran(D, net_1, vdd)","pmos_5: PMOStran(E, vdd, net_1)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell and5_lay;1{vhdl}
Cand5_lay;1{vhdl}|and5_gate|artwork|1491793229977|1493250484020||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell and5_lay{lay} --------------------,"entity and5_lay is port(A, B, C, D, E: in BIT; Y: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end and5_lay;,"",architecture and5_lay_BODY of and5_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_12, net_29, net_46, net_63: BIT;","",begin,"  nmos_0: nMOStran port map(A, net_12, net_1);","  nmos_1: nMOStran port map(B, net_29, net_12);","  nmos_2: nMOStran port map(net_1, Y, gnd);","  nmos_3: nMOStran port map(C, net_29, net_46);","  nmos_4: nMOStran port map(D, net_46, net_63);","  nmos_5: nMOStran port map(E, net_63, gnd);",  pin_22: power port map(vdd);,  pin_25: ground port map(gnd);,"  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, vdd, net_1);","  pmos_2: PMOStran port map(net_1, Y, vdd);","  pmos_3: PMOStran port map(C, vdd, net_1);","  pmos_4: PMOStran port map(D, net_1, vdd);","  pmos_5: PMOStran port map(E, vdd, net_1);",end and5_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor2_gate;1{net.als}
Cnor2_gate;1{net.als}||artwork|1491779698146|1492643887077||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 19, 2017 16:18:07",#-------------------------------------------------,"","model nor2_gate(A, B, Y, vdd, gnd)",gnd_3: ground(gnd),"nmos_1: nMOStran(A, gnd, Y)","nmos_2: nMOStran(B, gnd, Y)","pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, Y, net_1)",pwr_1: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor2_gate;1{sch}
Cnor2_gate;1{sch}||schematic|1491779180691|1492643875937|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@3||-48|8||||
NOff-Page|conn@4||-48|-5||||
NOff-Page|conn@6||-14|6|||RR|
NGround|gnd@3||-25|-13||||
NTransistor|nmos@1||-33|-1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||-19|-1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-31|3||||
NWire_Pin|pin@1||-17|3||||
NWire_Pin|pin@2||-25|3||||
NWire_Pin|pin@3||-31|-5||||
NWire_Pin|pin@4||-17|-5||||
NWire_Pin|pin@35||-25|-5||||
NWire_Pin|pin@39||-39|-1||||
NWire_Pin|pin@40||-39|18||||
NWire_Pin|pin@41||-36|10||||
NWire_Pin|pin@42||-36|-9||||
NWire_Pin|pin@43||-22|-9||||
NWire_Pin|pin@44||-22|-1||||
NWire_Pin|pin@45||-39|8||||
NWire_Pin|pin@46||-36|-5||||
NWire_Pin|pin@47||-25|6||||
NTransistor|pmos@0||-27|18|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-27|10|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@1||-25|25||||
Awire|net@1|||900|pmos@0|s|-25|16|pmos@1|d|-25|12
Awire|net@2|||2700|nmos@1|d|-31|1|pin@0||-31|3
Awire|net@4|||900|pin@1||-17|3|nmos@2|d|-17|1
Awire|net@5|||1800|pin@0||-31|3|pin@2||-25|3
Awire|net@6|||1800|pin@2||-25|3|pin@1||-17|3
Awire|net@8|||900|nmos@1|s|-31|-3|pin@3||-31|-5
Awire|net@10|||2700|pin@4||-17|-5|nmos@2|s|-17|-3
Awire|net@70|||1800|pin@3||-31|-5|pin@35||-25|-5
Awire|net@71|||1800|pin@35||-25|-5|pin@4||-17|-5
Awire|net@81|||0|nmos@1|g|-34|-1|pin@39||-39|-1
Awire|net@83|||1800|pin@40||-39|18|pmos@0|g|-28|18
Awire|net@84|||0|pmos@1|g|-28|10|pin@41||-36|10
Awire|net@86|||1800|pin@42||-36|-9|pin@43||-22|-9
Awire|net@87|||2700|pin@43||-22|-9|pin@44||-22|-1
Awire|net@88|||1800|pin@44||-22|-1|nmos@2|g|-20|-1
Awire|net@89|||2700|pin@39||-39|-1|pin@45||-39|8
Awire|net@90|||2700|pin@45||-39|8|pin@40||-39|18
Awire|net@91|||1800|conn@3|y|-46|8|pin@45||-39|8
Awire|net@92|||900|pin@41||-36|10|pin@46||-36|-5
Awire|net@93|||900|pin@46||-36|-5|pin@42||-36|-9
Awire|net@94|||1800|conn@4|y|-46|-5|pin@46||-36|-5
Awire|net@101|||2700|pmos@0|d|-25|20|pwr@1||-25|25
Awire|net@102|||900|pin@35||-25|-5|gnd@3||-25|-11
Awire|net@103|||900|pmos@1|s|-25|8|pin@47||-25|6
Awire|net@104|||900|pin@47||-25|6|pin@2||-25|3
Awire|net@105|||0|conn@6|y|-16|6|pin@47||-25|6
EA||D5G2;|conn@3|a|I
EB||D5G2;|conn@4|a|I
EY||D5G2;|conn@6|a|O
Egnd||D5G2;|gnd@3||G
Evdd||D5G2;|pwr@1||P
X

# Cell nor2_gate;1{vhdl}
Cnor2_gate;1{vhdl}||artwork|1491779698137|1492643887077||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nor2_gate{sch} --------------------,"entity nor2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end nor2_gate;,"",architecture nor2_gate_BODY of nor2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",  signal net_1: BIT;,"",begin,  gnd_3: ground port map(gnd);,"  nmos_1: nMOStran port map(A, gnd, Y);","  nmos_2: nMOStran port map(B, gnd, Y);","  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, Y, net_1);",  pwr_1: power port map(vdd);,end nor2_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor2_lay;1{lay}
Cnor2_lay;1{lay}|nor2_gate|mocmos|1491793348443|1493250501461||DRC_last_good_drc_area_date()G1491974160096|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1491974160096
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||-29|-28||||
NMetal-1-N-Active-Con|contact@1||-19|-28||||
NMetal-1-N-Active-Con|contact@2||-9|-28||||
NMetal-1-P-Active-Con|contact@3||-29|14||||
NMetal-1-P-Active-Con|contact@4||-9|14||||
NN-Transistor|nmos@0||-24|-28|2||R|
NN-Transistor|nmos@1||-14|-28|2||R|
NMetal-1-Pin|pin@1||-29|25||||
NMetal-1-Pin|pin@2||-9|25||||
NMetal-1-Pin|pin@3||-9|-40||||
NMetal-1-Pin|pin@4||-29|-40||||
NMetal-1-Pin|pin@5||-19|3||||
NMetal-1-Pin|pin@6||4|3||||
NMetal-1-Pin|pin@7||-9|3||||
NPolysilicon-1-Pin|pin@8||-24|0||||
NPolysilicon-1-Pin|pin@9||-28|0||||
NPolysilicon-1-Pin|pin@10||-14|-18||||
NPolysilicon-1-Pin|pin@11||-11|-18||||
NP-Transistor|pmos@0||-24|14|2||R|
NP-Transistor|pmos@1||-14|14|2||R|
AN-Active|net@0|||S0|nmos@0|diff-top|-27.75|-28|contact@0||-29|-28
AN-Active|net@1|||S0|contact@1||-19|-28|nmos@0|diff-bottom|-20.25|-28
AN-Active|net@2|||S1800|contact@1||-19|-28|nmos@1|diff-top|-17.75|-28
AN-Active|net@3|||S1800|nmos@1|diff-bottom|-10.25|-28|contact@2||-9|-28
AP-Active|net@4||2|S1800|pmos@0|diff-bottom|-20.25|14|pmos@1|diff-top|-17.75|14
AP-Active|net@5|||S1800|contact@3||-29|14|pmos@0|diff-top|-27.75|14
AP-Active|net@6|||S0|contact@4||-9|14|pmos@1|diff-bottom|-10.25|14
AMetal-1|net@10||1|S2700|contact@3||-29|14|pin@1||-29|25
AMetal-1|net@11||1|S1800|pin@1||-29|25|pin@2||-9|25
AMetal-1|net@12||1|S900|contact@2||-9|-28|pin@3||-9|-40
AMetal-1|net@13||1|S0|pin@3||-9|-40|pin@4||-29|-40
AMetal-1|net@14||1|S900|contact@0||-29|-28|pin@4||-29|-40
AMetal-1|net@15||1|S2700|contact@1||-19|-28|pin@5||-19|3
AMetal-1|net@17||1|S1800|pin@5||-19|3|pin@7||-9|3
AMetal-1|net@18||1|S1800|pin@7||-9|3|pin@6||4|3
AMetal-1|net@19||1|S900|contact@4||-9|14|pin@7||-9|3
APolysilicon-1|net@20|||S900|pmos@0|poly-left|-24|9.5|pin@8||-24|0
APolysilicon-1|net@21|||BSX900|pin@8||-24|0|nmos@0|poly-right|-24|-23.5
APolysilicon-1|net@22|||S0|pin@8||-24|0|pin@9||-28|0
APolysilicon-1|net@23|||S900|pmos@1|poly-left|-14|9.5|pin@10||-14|-18
APolysilicon-1|net@24|||BSX900|pin@10||-14|-18|nmos@1|poly-right|-14|-23.5
APolysilicon-1|net@25|||S1800|pin@10||-14|-18|pin@11||-11|-18
EA||D5G2;|pin@9||I
EB||D5G2;|pin@11||I
EY||D5G2;|pin@6||O
Egnd||D5G2;|pin@3||G
Evdd||D5G2;|pin@2||P
X

# Cell nor2_lay;1{net.als}
Cnor2_lay;1{net.als}|nor2_gate|artwork|1491793865256|1493250501461||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 01:46:46",#-------------------------------------------------,"","model nor2_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(A, gnd, Y)","nmos_1: nMOStran(B, Y, gnd)",pin_2: power(vdd),pin_3: ground(gnd),"pmos_0: PMOStran(A, vdd, net_4)","pmos_1: PMOStran(B, net_4, Y)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor2_lay;1{vhdl}
Cnor2_lay;1{vhdl}|nor2_gate|artwork|1491793865248|1493250501461||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nor2_lay{lay} --------------------,"entity nor2_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end nor2_lay;,"",architecture nor2_lay_BODY of nor2_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"",  signal net_4: BIT;,"",begin,"  nmos_0: nMOStran port map(A, gnd, Y);","  nmos_1: nMOStran port map(B, Y, gnd);",  pin_2: power port map(vdd);,  pin_3: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_4);","  pmos_1: PMOStran port map(B, net_4, Y);",end nor2_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell not;1{lay}
Cnot;1{lay}|not_gate|mocmos|1491789363125|1493250516236||DRC_last_good_drc_area_date()G1491789687466|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1491789687466
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-16|16||||
NMetal-1-P-Active-Con|contact@1||-6|16||||
NMetal-1-N-Active-Con|contact@2||-16|-6||||
NMetal-1-N-Active-Con|contact@3||-6|-6||||
NN-Transistor|nmos@0||-11|-6|2||RRR|
NN-Active-Pin|pin@0||-16|-6||||
NMetal-1-Pin|pin@1||-16|27||||
NMetal-1-Pin|pin@2||-6|27||||
NMetal-1-Pin|pin@3||-16|-17||||
NMetal-1-Pin|pin@4||-5|-17||||
NMetal-1-Pin|pin@5||-6|5||||
NMetal-1-Pin|pin@6||3|5||||
NPolysilicon-1-Pin|pin@7||-11|5||||
NPolysilicon-1-Pin|pin@8||-17|5||||
NP-Transistor|pmos@0||-11|16|2||RRR|
AN-Active|net@0||2|S900|contact@2||-16|-6|pin@0||-16|-6
AN-Active|net@1|||S0|nmos@0|diff-bottom|-14.75|-6|pin@0||-16|-6
AN-Active|net@2|||S0|contact@3||-6|-6|nmos@0|diff-top|-7.25|-6
AP-Active|net@3|||S0|pmos@0|diff-bottom|-14.75|16|contact@0||-16|16
AP-Active|net@4|||S1800|pmos@0|diff-top|-7.25|16|contact@1||-6|16
AMetal-1|net@6||1|S2700|contact@0||-16|16|pin@1||-16|27
AMetal-1|net@7||1|S1800|pin@1||-16|27|pin@2||-6|27
AMetal-1|net@8||1|S900|contact@2||-16|-6|pin@3||-16|-17
AMetal-1|net@9||1|S1800|pin@3||-16|-17|pin@4||-5|-17
AMetal-1|net@11||1|S900|contact@1||-6|16|pin@5||-6|5
AMetal-1|net@12||1|S900|pin@5||-6|5|contact@3||-6|-6
AMetal-1|net@13||1|S1800|pin@5||-6|5|pin@6||3|5
APolysilicon-1|net@14|||S900|pmos@0|poly-right|-11|11.5|pin@7||-11|5
APolysilicon-1|net@15|||S900|pin@7||-11|5|nmos@0|poly-left|-11|-1.5
APolysilicon-1|net@16|||S0|pin@7||-11|5|pin@8||-17|5
EA||D5G2;|pin@8||I
EY||D5G2;|pin@6||O
Egnd||D5G2;|pin@4||G
Evdd||D5G2;|pin@2||P
X

# Cell not;1{net.als}
Cnot;1{net.als}|not_gate|artwork|1491789706557|1493250516236||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 01:47:24",#-------------------------------------------------,"","model not(A, Y, vdd, gnd)","nmos_0: nMOStran(A, Y, gnd)",pin_2: power(vdd),pin_4: ground(gnd),"pmos_0: PMOStran(A, Y, vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell not;1{vhdl}
Cnot;1{vhdl}|not_gate|artwork|1491789706549|1493250516236||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell not{lay} --------------------,entity not_ is port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,  end not_;,"",architecture not__BODY of not_ is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"",begin,"  nmos_0: nMOStran port map(A, Y, gnd);",  pin_2: power port map(vdd);,  pin_4: ground port map(gnd);,"  pmos_0: PMOStran port map(A, Y, vdd);",end not__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell not_gate;1{net.als}
Cnot_gate;1{net.als}||artwork|1491718812949|1491718812950||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Apr 09, 2017 11:50:12",#-------------------------------------------------,"","model not_gate(A, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, Y)","pmos_0: PMOStran(A, Y, vdd)",pwr_0: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell not_gate;1{sch}
Cnot_gate;1{sch}||schematic|1491718186851|1491718748898|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-20|10||||
NOff-Page|conn@1||4|10|||RR|
NGround|gnd@0||-7|-2||||
NTransistor|nmos@0||-9|6|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-15|14||||
NWire_Pin|pin@1||-15|6||||
NWire_Pin|pin@2||-15|10||||
NWire_Pin|pin@3||-7|10||||
NTransistor|pmos@0||-9|14|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@0||-7|21||||
Awire|net@0|||900|pwr@0||-7|21|pmos@0|d|-7|16
Awire|net@1|||0|pmos@0|g|-10|14|pin@0||-15|14
Awire|net@3|||1800|pin@1||-15|6|nmos@0|g|-10|6
Awire|net@4|||900|pin@0||-15|14|pin@2||-15|10
Awire|net@5|||900|pin@2||-15|10|pin@1||-15|6
Awire|net@6|||0|pin@2||-15|10|conn@0|y|-18|10
Awire|net@8|||900|pmos@0|s|-7|12|pin@3||-7|10
Awire|net@9|||900|pin@3||-7|10|nmos@0|d|-7|8
Awire|net@10|||1800|pin@3||-7|10|conn@1|y|2|10
Awire|net@11|||900|nmos@0|s|-7|4|gnd@0||-7|0
EA||D5G2;|conn@0|y|I
EY||D5G2;|conn@1|a|O
Egnd||D5G2;|gnd@0||G
Evdd||D5G2;|pwr@0||P
X

# Cell not_gate;1{vhdl}
Cnot_gate;1{vhdl}||artwork|1491718812902|1491718812950||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell not_gate{sch} --------------------,entity not_gate is port(A: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);,  end not_gate;,"",architecture not_gate_BODY of not_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, Y);","  pmos_0: PMOStran port map(A, Y, vdd);",  pwr_0: power port map(vdd);,end not_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or4_gate;1{net.als}
Cor4_gate;1{net.als}||artwork|1491773405612|1492649567704||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 19, 2017 17:52:47",#-------------------------------------------------,"","model or4_gate(A, B, C, D, Y, vdd, gnd)",gnd_0: ground(gnd),"nmos_0: nMOStran(A, gnd, net_51)","nmos_1: nMOStran(B, gnd, net_51)","nmos_2: nMOStran(C, gnd, net_51)","nmos_3: nMOStran(D, gnd, net_51)","nmos_8: nMOStran(net_51, gnd, Y)","pmos_0: PMOStran(D, net_51, net_66)","pmos_1: PMOStran(C, net_66, net_67)","pmos_2: PMOStran(B, net_67, net_68)","pmos_3: PMOStran(A, net_68, vdd)","pmos_8: PMOStran(net_51, Y, vdd)",pwr_0: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or4_gate;1{sch}
Cor4_gate;1{sch}||schematic|1491731234424|1492649406472|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@4||34|2|||RR|
NOff-Page|conn@5||-35|42||||
NOff-Page|conn@6||-35|30||||
NOff-Page|conn@7||-35|21||||
NOff-Page|conn@10||-36|9||||
NGround|gnd@0||7|-45||||
NTransistor|nmos@0||-19|-16|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-9|-16|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||4|-16|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||15|-16|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@8||26|-1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@15||-17|-22||||
NWire_Pin|pin@16||17|-22||||
NWire_Pin|pin@17||-7|-22||||
NWire_Pin|pin@18||6|-22||||
NWire_Pin|pin@19||-17|-9||||
NWire_Pin|pin@20||17|-9||||
NWire_Pin|pin@21||-7|-9||||
NWire_Pin|pin@22||6|-9||||
NWire_Pin|pin@24||0|-9||||
NWire_Pin|pin@25||0|2||||
NWire_Pin|pin@26||25|2||||
NWire_Pin|pin@27||28|2||||
NWire_Pin|pin@56||28|48||||
NWire_Pin|pin@58||0|48||||
NWire_Pin|pin@66||28|-38||||
NWire_Pin|pin@69||-1|-22||||
NWire_Pin|pin@70||-1|-38||||
NWire_Pin|pin@71||-24|42||||
NWire_Pin|pin@73||-24|-16||||
NWire_Pin|pin@74||-12|30||||
NWire_Pin|pin@75||-12|-16||||
NWire_Pin|pin@76||3|21||||
NWire_Pin|pin@77||13|9||||
NWire_Pin|pin@78||13|-16||||
NWire_Pin|pin@82||7|-38||||
NTransistor|pmos@0||-2|9|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||-2|21|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||-2|30|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@3||-2|42|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@8||26|5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@0||0|52||||
Awire|net@42|||900|nmos@0|s|-17|-18|pin@15||-17|-22
Awire|net@44|||2700|pin@16||17|-22|nmos@3|s|17|-18
Awire|net@45|||1800|pin@15||-17|-22|pin@17||-7|-22
Awire|net@47|||2700|pin@17||-7|-22|nmos@1|s|-7|-18
Awire|net@49|||1800|pin@18||6|-22|pin@16||17|-22
Awire|net@50|||900|nmos@2|s|6|-18|pin@18||6|-22
Awire|net@51|||2700|nmos@0|d|-17|-14|pin@19||-17|-9
Awire|net@53|||900|pin@20||17|-9|nmos@3|d|17|-14
Awire|net@54|||1800|pin@19||-17|-9|pin@21||-7|-9
Awire|net@56|||2700|nmos@1|d|-7|-14|pin@21||-7|-9
Awire|net@58|||1800|pin@22||6|-9|pin@20||17|-9
Awire|net@59|||2700|nmos@2|d|6|-14|pin@22||6|-9
Awire|net@63|||1800|pin@21||-7|-9|pin@24||0|-9
Awire|net@64|||1800|pin@24||0|-9|pin@22||6|-9
Awire|net@66|||900|pmos@1|s|0|19|pmos@0|d|0|11
Awire|net@67|||900|pmos@2|s|0|28|pmos@1|d|0|23
Awire|net@68|||900|pmos@3|s|0|40|pmos@2|d|0|32
Awire|net@70|||900|pmos@0|s|0|7|pin@25||0|2
Awire|net@71|||900|pin@25||0|2|pin@24||0|-9
Awire|net@74|||1800|pin@25||0|2|pin@26||25|2
Awire|net@75|||900|pmos@8|s|28|3|pin@27||28|2
Awire|net@76|||900|pin@27||28|2|nmos@8|d|28|1
Awire|net@77|||0|conn@4|y|32|2|pin@27||28|2
Awire|net@132|||900|pmos@8|g|25|5|pin@26||25|2
Awire|net@133|||2700|nmos@8|g|25|-1|pin@26||25|2
Awire|net@134|||2700|pmos@8|d|28|7|pin@56||28|48
Awire|net@137|||0|pin@56||28|48|pin@58||0|48
Awire|net@139|||2700|pmos@3|d|0|44|pin@58||0|48
Awire|net@153|||900|nmos@8|s|28|-3|pin@66||28|-38
Awire|net@159|||1800|pin@17||-7|-22|pin@69||-1|-22
Awire|net@160|||1800|pin@69||-1|-22|pin@18||6|-22
Awire|net@163|||900|pin@69||-1|-22|pin@70||-1|-38
Awire|net@164|||0|pmos@3|g|-3|42|pin@71||-24|42
Awire|net@167|||0|nmos@0|g|-20|-16|pin@73||-24|-16
Awire|net@168|||900|pin@71||-24|42|pin@73||-24|-16
Awire|net@169|||0|pmos@2|g|-3|30|pin@74||-12|30
Awire|net@170|||900|pin@74||-12|30|pin@75||-12|-16
Awire|net@171|||1800|pin@75||-12|-16|nmos@1|g|-10|-16
Awire|net@172|||1800|pmos@1|g|-3|21|pin@76||3|21
Awire|net@173|||900|pin@76||3|21|nmos@2|g|3|-16
Awire|net@174|||1800|pmos@0|g|-3|9|pin@77||13|9
Awire|net@175|||900|pin@77||13|9|pin@78||13|-16
Awire|net@176|||0|nmos@3|g|14|-16|pin@78||13|-16
Awire|net@177|||1800|conn@5|y|-33|42|pin@71||-24|42
Awire|net@178|||1800|conn@6|y|-33|30|pin@74||-12|30
Awire|net@181|||1800|conn@7|y|-33|21|pmos@1|g|-3|21
Awire|net@186|||0|pin@66||28|-38|pin@82||7|-38
Awire|net@187|||0|pin@82||7|-38|pin@70||-1|-38
Awire|net@188|||2700|gnd@0||7|-43|pin@82||7|-38
Awire|net@189|||900|pwr@0||0|52|pin@58||0|48
Awire|net@190|||0|pmos@0|g|-3|9|conn@10|y|-34|9
EA||D5G2;|conn@5|y|I
EB||D5G2;|conn@6|y|I
EC||D5G2;|conn@7|y|I
ED||D5G2;|conn@10|y|I
EY||D5G2;|conn@4|y|O
Egnd||D5G2;|gnd@0||G
Evdd||D5G2;|pwr@0||P
X

# Cell or4_gate;1{vhdl}
Cor4_gate;1{vhdl}||artwork|1491773405608|1492649418522||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell or4_gate{sch} --------------------,"entity or4_gate is port(A, B, C, D: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end or4_gate;,"",architecture or4_gate_BODY of or4_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_51, net_66, net_67, net_68: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_0: nMOStran port map(A, gnd, net_51);","  nmos_1: nMOStran port map(B, gnd, net_51);","  nmos_2: nMOStran port map(C, gnd, net_51);","  nmos_3: nMOStran port map(D, gnd, net_51);","  nmos_8: nMOStran port map(net_51, gnd, Y);","  pmos_0: PMOStran port map(D, net_51, net_66);","  pmos_1: PMOStran port map(C, net_66, net_67);","  pmos_2: PMOStran port map(B, net_67, net_68);","  pmos_3: PMOStran port map(A, net_68, vdd);","  pmos_8: PMOStran port map(net_51, Y, vdd);",  pwr_0: power port map(vdd);,end or4_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or4_lay;1{lay}
Cor4_lay;1{lay}|or4_gate|mocmos|1491793991437|1493250537104||DRC_last_good_drc_area_date()G1492765206150|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492765206150
NMetal-1-N-Active-Con|5|D5G1;|-55|-52||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||-120|-52||||
NMetal-1-N-Active-Con|contact@1||-98|-52||||
NMetal-1-N-Active-Con|contact@2||-76|-52||||
NMetal-1-P-Active-Con|contact@3||-119|17||||
NMetal-1-N-Active-Con|contact@7||-37|-52||||
NMetal-1-P-Active-Con|contact@9||-37.5|16.5||||
NMetal-1-P-Active-Con|contact@10||26.5|13.5||||
NMetal-1-P-Active-Con|contact@11||36.5|13.5||||
NMetal-1-N-Active-Con|contact@12||26.5|-11.5||||
NMetal-1-N-Active-Con|contact@13||36.5|-11.5||||
NMetal-1-Polysilicon-1-Con|contact@14||17.5|3.5||||
NMetal-1-Polysilicon-1-Con|contact@15||-86.5|-11.5||||
NMetal-1-Polysilicon-1-Con|contact@16||-66|-26||||
NMetal-1-Polysilicon-1-Con|contact@17||-126|-11.5||||
NMetal-1-Polysilicon-1-Con|contact@18||-126|-26||||
NN-Transistor|nmos@0||-109|-52|2||R|
NN-Transistor|nmos@1||-86.5|-52|2||R|
NN-Transistor|nmos@2||-66|-52|2||R|
NN-Transistor|nmos@3||-46|-52|2||R|
NN-Transistor|nmos@4||31.5|-11.5|2||RRR|
NMetal-1-Pin|pin@0||-119|29.5||||
NMetal-1-Pin|pin@1||-53|29.5||||
NMetal-1-Pin|pin@2||-76|-70.5||||
NMetal-1-Pin|pin@3||-120|-70.5||||
NMetal-1-Pin|pin@4||-98|-35||||
NMetal-1-Pin|pin@6||-75.5|-35||||
NMetal-1-Pin|pin@13||-37|-70.5||||
NMetal-1-Pin|pin@14||-57|-70.5||||
NMetal-1-Pin|pin@15||-54.5|-35||||
NMetal-1-Pin|pin@22||-38|-35||||
NN-Active-Pin|pin@31||26.5|-11.5||||
NMetal-1-Pin|pin@32||26|29.5||||
NMetal-1-Pin|pin@33||36|29.5||||
NMetal-1-Pin|pin@34||26.5|-22.5||||
NMetal-1-Pin|pin@35||37.5|-22.5||||
NMetal-1-Pin|pin@36||36.5|-0.5||||
NMetal-1-Pin|pin@37||45.5|-0.5||||
NMetal-1-Pin|pin@43||26.5|-44.5||||
NPolysilicon-1-Pin|pin@45||31.5|3.5||||
NMetal-1-Pin|pin@46||26|29.5||||
NMetal-1-Pin|pin@47||26.5|-70.5||||
NPolysilicon-1-Pin|pin@49||-66|-26||||
NPolysilicon-1-Pin|pin@55||-46|-41.5||||
NPolysilicon-1-Pin|pin@56||-1.5|-41.5||||
NMetal-1-Pin|pin@57||-53|29.5||||
NMetal-1-Pin|pin@58||26.5|-70.5||||
NMetal-1-Pin|pin@59||-6.5|-35||||
NMetal-1-Pin|pin@60||-6.5|3.5||||
NMetal-1-Pin|pin@61||-125.5|-26||||
NPolysilicon-1-Pin|pin@62||-109|3.5||||
NP-Transistor|pmos@0||-109|17|2||R|
NP-Transistor|pmos@1||-86.5|17|2||R|
NP-Transistor|pmos@2||-66|17|2||R|
NP-Transistor|pmos@3||-46|17|2||R|
NP-Transistor|pmos@4||31.5|13.5|2||RRR|
AN-Active|net@0||2|S0|nmos@0|diff-top|-112.75|-52|contact@0||-120|-52
AN-Active|net@1||2|S0|contact@1||-98|-52|nmos@0|diff-bottom|-105.25|-52
AMetal-1|net@2||1|S2700|contact@3||-119|17|pin@0||-119|29.5
AMetal-1|net@3||1|S1800|pin@0||-119|29.5|pin@1||-53|29.5
AMetal-1|net@5||1|S0|pin@2||-76|-70.5|pin@3||-120|-70.5
AMetal-1|net@6||1|S900|contact@0||-120|-52|pin@3||-120|-70.5
AMetal-1|net@7||1|S2700|contact@1||-98|-52|pin@4||-98|-35
AMetal-1|net@8||1|S1800|pin@4||-98|-35|pin@6||-75.5|-35
AN-Active|net@11||2|S1800|contact@1||-98|-52|nmos@1|diff-top|-90.25|-52
AN-Active|net@18||2|S1800|nmos@1|diff-bottom|-82.75|-52|contact@2||-76|-52
AP-Active|net@19||2|S1800|pmos@0|diff-bottom|-105.25|17|pmos@1|diff-top|-90.25|17
AP-Active|net@20||2|S1800|contact@3||-119|17|pmos@0|diff-top|-112.75|17
AN-Active|net@23||2|S0|5||-55|-52|nmos@2|diff-bottom|-62.25|-52
AN-Active|net@25||2|S1800|5||-55|-52|nmos@3|diff-top|-49.75|-52
AN-Active|net@32||2|S1800|nmos@3|diff-bottom|-42.25|-52|contact@7||-37|-52
AP-Active|net@33||2|S1800|pmos@2|diff-bottom|-62.25|17|pmos@3|diff-top|-49.75|17
AP-Active|net@36||2|S0|contact@9||-38|17|pmos@3|diff-bottom|-42.25|17
AMetal-1|net@38||1|S900|contact@7||-37|-52|pin@13||-37|-70.5
AMetal-1|net@39||1|S0|pin@13||-37|-70.5|pin@14||-57|-70.5
AMetal-1|net@41||1|S2700|5||-54.5|-52|pin@15||-54.5|-35
AN-Active|net@44||2|S0|nmos@2|diff-top|-69.75|-52|contact@2||-76|-52
AMetal-1|net@45||1|S1800|pin@2||-76|-70.5|pin@14||-57|-70.5
AMetal-1|net@46||1|S1800|pin@6||-75.5|-35|pin@15||-54.5|-35
AP-Active|net@47||2|S1800|pmos@1|diff-bottom|-82.75|17|pmos@2|diff-top|-69.75|17
AMetal-1|net@51||1|S900|contact@9||-38|16|pin@22||-38|-35
AMetal-1|net@73||1|S900|contact@2||-76|-52|pin@2||-76|-70.5
AN-Active|net@75||2|S900|contact@12||26.5|-11.5|pin@31||26.5|-11.5
AN-Active|net@76|||S0|nmos@4|diff-bottom|27.75|-11.5|pin@31||26.5|-11.5
AMetal-1|net@77||1|S900|contact@11||36.5|13.5|pin@36||36.5|-0.5
AMetal-1|net@78||1|S900|pin@36||36.5|-0.5|contact@13||36.5|-11.5
AMetal-1|net@79||1|S1800|pin@36||36.5|-0.5|pin@37||45.5|-0.5
AN-Active|net@83|||S0|contact@13||36.5|-11.5|nmos@4|diff-top|35.25|-11.5
AP-Active|net@84|||S0|pmos@4|diff-bottom|27.75|13.5|contact@10||26.5|13.5
AP-Active|net@85|||S1800|pmos@4|diff-top|35.25|13.5|contact@11||36.5|13.5
AMetal-1|net@86||1|S2700|contact@10||26|13.5|pin@32||26|29.5
AMetal-1|net@87||1|S1800|pin@32||26|29.5|pin@33||36|29.5
AMetal-1|net@88||1|S900|contact@12||26.5|-11.5|pin@34||26.5|-22.5
AMetal-1|net@89||1|S1800|pin@34||26.5|-22.5|pin@35||37.5|-22.5
AMetal-1|net@100||1|S900|pin@34||26.5|-22.5|pin@43||26.5|-44.5
AMetal-1|net@102||1|S1800|pin@15||-54.5|-35|pin@22||-38|-35
APolysilicon-1|net@110|||S900|pmos@4|poly-right|31.5|9|pin@45||31.5|3.5
APolysilicon-1|net@111|||S900|pin@45||31.5|3.5|nmos@4|poly-left|31.5|-7
APolysilicon-1|net@112|||S0|pin@45||31.5|3.5|contact@14||17.5|3.5
AMetal-1|net@114||1|S900|pin@32||26|29.5|pin@46||26|29.5
AMetal-1|net@116|||S900|pin@22||-38|-35|pin@22||-38|-35
AMetal-1|net@123||1|S2700|pin@47||26.5|-70.5|pin@43||26.5|-44.5
APolysilicon-1|net@127|||S900|pmos@2|poly-left|-66|12.5|pin@49||-66|-26
APolysilicon-1|net@128|||S900|pin@49||-66|-26|nmos@2|poly-right|-66|-47.5
APolysilicon-1|net@129||3|S0|contact@16||-65.5|-26|pin@49||-66|-26
APolysilicon-1|net@141|||S900|pmos@3|poly-left|-46|12.5|pin@55||-46|-41.5
APolysilicon-1|net@142|||S900|pin@55||-46|-41.5|nmos@3|poly-right|-46|-47.5
APolysilicon-1|net@143|||S1800|pin@55||-46|-41.5|pin@56||-1.5|-41.5
AMetal-1|net@144||1|S900|pin@1||-53|29.5|pin@57||-53|29.5
AMetal-1|net@145||1|S0|pin@32||26|29.5|pin@57||-53|29.5
AMetal-1|net@146||1|S1800|pin@13||-37|-70.5|pin@58||26.5|-70.5
AMetal-1|net@147||1|S2700|pin@47||26.5|-70.5|pin@58||26.5|-70.5
AMetal-1|net@148||1|S1800|pin@22||-38|-35|pin@59||-6.5|-35
AMetal-1|net@149||1|S2700|pin@59||-6.5|-35|pin@60||-6.5|3.5
AMetal-1|net@150||1|S1800|pin@60||-6.5|3.5|contact@14||17.5|3.5
AMetal-1|net@151|||S1800|pin@6||-75.5|-35|pin@6||-75.5|-35
APolysilicon-1|net@152|||S900|pin@49||-66|-26|pin@49||-66|-26
APolysilicon-1|net@155|||S900|pmos@1|poly-left|-86.5|12.5|contact@15||-86.5|-11.5
APolysilicon-1|net@156|||S900|contact@15||-86.5|-11.5|nmos@1|poly-right|-86.5|-47.5
AMetal-1|net@157||1|S1800|contact@17||-126|-11.5|contact@15||-86.5|-11.5
AMetal-1|net@158||1|S0|contact@16||-66|-26|pin@61||-125.5|-26
AMetal-1|net@159||1|S1800|contact@18||-126|-26|pin@61||-125.5|-26
APolysilicon-1|net@160|||S900|pmos@0|poly-left|-109|12.5|pin@62||-109|3.5
APolysilicon-1|net@161|||S900|pin@62||-109|3.5|nmos@0|poly-right|-109|-47.5
AMetal-1|net@162|||S|pin@57||-53|29.5|pin@1||-53|29.5
EA||D5G2;|pin@62||I
EB||D5G2;|contact@17||I
EC||D5G2;|contact@18||I
ED||D5G2;|pin@56||I
EY||D5G2;|pin@37||O
EY1||D5G2;|pin@60||O
Egnd||D5G2;|pin@2||G
Evdd||D5G2;|pin@1||P
X

# Cell or4_lay;1{net.als}
Cor4_lay;1{net.als}|or4_gate|artwork|1491953682495|1493250537104||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Apr 21, 2017 02:00:09",#-------------------------------------------------,"","model or4_lay(A, B, C, D, Y, Y1, vdd, gnd)","nmos_0: nMOStran(A, gnd, Y1)","nmos_1: nMOStran(B, Y1, gnd)","nmos_2: nMOStran(C, gnd, Y1)","nmos_3: nMOStran(D, Y1, gnd)","nmos_4: nMOStran(Y1, Y, gnd)",pin_1: power(vdd),pin_2: ground(gnd),"pmos_0: PMOStran(A, vdd, net_19)","pmos_1: PMOStran(B, net_19, net_47)","pmos_2: PMOStran(C, net_47, net_33)","pmos_3: PMOStran(D, net_33, Y1)","pmos_4: PMOStran(Y1, Y, vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell or4_lay;1{vhdl}
Cor4_lay;1{vhdl}|or4_gate|artwork|1491953682462|1493250537104||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell or4_lay{lay} --------------------,"entity or4_lay is port(A, B, C, D: in BIT; Y, Y1: out BIT; vdd: out BIT; gnd: ",    out BIT);,  end or4_lay;,"",architecture or4_lay_BODY of or4_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_1: inout BIT);,    end component;,  component ground port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_19, net_33, net_47: BIT;","",begin,"  nmos_0: nMOStran port map(A, gnd, Y1);","  nmos_1: nMOStran port map(B, Y1, gnd);","  nmos_2: nMOStran port map(C, gnd, Y1);","  nmos_3: nMOStran port map(D, Y1, gnd);","  nmos_4: nMOStran port map(Y1, Y, gnd);",  pin_1: power port map(vdd);,  pin_2: ground port map(gnd);,"  pmos_0: PMOStran port map(A, vdd, net_19);","  pmos_1: PMOStran port map(B, net_19, net_47);","  pmos_2: PMOStran port map(C, net_47, net_33);","  pmos_3: PMOStran port map(D, net_33, Y1);","  pmos_4: PMOStran port map(Y1, Y, vdd);",end or4_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor_gate;1{net.als}
Cxnor_gate;1{net.als}||artwork|1491773515129|1491773515129||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Mon Apr 10, 2017 03:01:55",#-------------------------------------------------,"","model xnor_gate(A, B, Y, vdd, gnd)",gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_2: ground(gnd),"nmos_0: nMOStran(A, net_44, Y)","nmos_1: nMOStran(net_69, gnd, net_44)","nmos_2: nMOStran(net_61, Y, net_45)","nmos_3: nMOStran(B, net_45, gnd)","nmos_4: nMOStran(A, gnd, net_61)","nmos_5: nMOStran(B, gnd, net_69)","pmos_0: PMOStran(net_61, net_28, vdd)","pmos_1: PMOStran(net_69, Y, net_28)","pmos_2: PMOStran(B, vdd, net_28)","pmos_3: PMOStran(A, net_28, Y)","pmos_4: PMOStran(A, net_61, vdd)","pmos_5: PMOStran(B, net_69, vdd)",pwr_0: power(vdd),pwr_1: power(vdd),pwr_2: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor_gate;1{sch}
Cxnor_gate;1{sch}||schematic|1491721243049|1491786255839|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-41|16||||
NOff-Page|conn@1||-41|-11||||
NOff-Page|conn@2||24|7|||RR|
NGround|gnd@1||-28|6||||
NTransistor|nmos@0||7|2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||7|-6|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||19|2|||RRR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||19|-6|||RRR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-30|12|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||-30|-16|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-37|21||||
NWire_Pin|pin@1||-37|12||||
NWire_Pin|pin@4||-37|-7||||
NWire_Pin|pin@5||-37|-16||||
NWire_Pin|pin@9||9|25||||
NWire_Pin|pin@10||17|25||||
NWire_Pin|pin@11||9|17||||
NWire_Pin|pin@12||17|17||||
NWire_Pin|pin@13||9|8||||
NWire_Pin|pin@14||17|8||||
NWire_Pin|pin@15||9|6||||
NWire_Pin|pin@16||17|6||||
NWire_Pin|pin@17||13|6||||
NWire_Pin|pin@18||13|8||||
NWire_Pin|pin@19||9|-11||||
NWire_Pin|pin@20||17|-11||||
NWire_Pin|pin@22||-37|16||||
NWire_Pin|pin@23||-37|-11||||
NWire_Pin|pin@24||13|7||||
NWire_Pin|pin@25||-28|16||||
NWire_Pin|pin@26||-23|16||||
NWire_Pin|pin@27||-23|21||||
NWire_Pin|pin@28||-39|2||||
NWire_Pin|pin@30||-28|-12||||
NWire_Pin|pin@31||-23|-12||||
NWire_Pin|pin@32||-23|-6||||
NWire_Pin|pin@33||-4|-6||||
NWire_Pin|pin@34||-4|13||||
NWire_Pin|pin@36||2|2||||
NWire_Pin|pin@37||2|-17||||
NWire_Pin|pin@38||29|-17||||
NWire_Pin|pin@39||29|13||||
NWire_Pin|pin@40||-39|-25||||
NWire_Pin|pin@41||33|-25||||
NWire_Pin|pin@42||33|21||||
NWire_Pin|pin@43||20|-25||||
NWire_Pin|pin@44||-13|21||||
NWire_Pin|pin@45||-13|-2||||
NWire_Pin|pin@46||20|-2||||
NWire_Pin|pin@47||12|25||||
NWire_Pin|pin@48||12|29||||
NWire_Pin|pin@49||-28|29||||
NWire_Pin|pin@50||-28|29||||
NWire_Pin|pin@51||-20|-5||||
NWire_Pin|pin@52||-20|29||||
NWire_Pin|pin@53||12|-11||||
NWire_Pin|pin@54||12|-21||||
NWire_Pin|pin@55||-28|-21||||
NWire_Pin|pin@56||-18|-21||||
NWire_Pin|pin@57||-18|9||||
NWire_Pin|pin@58||-28|9||||
NTransistor|pmos@0||7|21|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@1||7|13|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@2||19|21|||RRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@3||19|13|||RRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@4||-30|21|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@5||-30|-7|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NPower|pwr@1||-28|31||||
Awire|net@0|||2700|pmos@4|d|-28|23|pwr@1||-28|31
Awire|net@3|||0|pmos@4|g|-31|21|pin@0||-37|21
Awire|net@5|||1800|pin@1||-37|12|nmos@4|g|-31|12
Awire|net@12|||0|pmos@5|g|-31|-7|pin@4||-37|-7
Awire|net@14|||1800|pin@5||-37|-16|nmos@5|g|-31|-16
Awire|net@23|||2700|pmos@0|d|9|23|pin@9||9|25
Awire|net@25|||900|pin@10||17|25|pmos@2|s|17|23
Awire|net@28|||900|pmos@0|s|9|19|pin@11||9|17
Awire|net@29|||900|pin@11||9|17|pmos@1|d|9|15
Awire|net@30|||900|pmos@2|d|17|19|pin@12||17|17
Awire|net@31|||900|pin@12||17|17|pmos@3|s|17|15
Awire|net@32|||1800|pin@11||9|17|pin@12||17|17
Awire|net@33|||900|pmos@1|s|9|11|pin@13||9|8
Awire|net@35|||2700|pin@14||17|8|pmos@3|d|17|11
Awire|net@36|||2700|nmos@0|d|9|4|pin@15||9|6
Awire|net@38|||2700|nmos@2|s|17|4|pin@16||17|6
Awire|net@39|||1800|pin@15||9|6|pin@17||13|6
Awire|net@40|||1800|pin@17||13|6|pin@16||17|6
Awire|net@41|||1800|pin@13||9|8|pin@18||13|8
Awire|net@42|||1800|pin@18||13|8|pin@14||17|8
Awire|net@44|||900|nmos@0|s|9|0|nmos@1|d|9|-4
Awire|net@45|||900|nmos@2|d|17|0|nmos@3|s|17|-4
Awire|net@46|||900|nmos@1|s|9|-8|pin@19||9|-11
Awire|net@48|||2700|pin@20||17|-11|nmos@3|d|17|-8
Awire|net@52|||900|pin@0||-37|21|pin@22||-37|16
Awire|net@53|||900|pin@22||-37|16|pin@1||-37|12
Awire|net@54|||1800|conn@0|y|-39|16|pin@22||-37|16
Awire|net@55|||900|pin@4||-37|-7|pin@23||-37|-11
Awire|net@56|||900|pin@23||-37|-11|pin@5||-37|-16
Awire|net@57|||1800|conn@1|y|-39|-11|pin@23||-37|-11
Awire|net@58|||2700|pin@17||13|6|pin@24||13|7
Awire|net@59|||2700|pin@24||13|7|pin@18||13|8
Awire|net@60|||0|conn@2|y|22|7|pin@24||13|7
Awire|net@61|||900|pmos@4|s|-28|19|pin@25||-28|16
Awire|net@62|||900|pin@25||-28|16|nmos@4|d|-28|14
Awire|net@63|||1800|pin@25||-28|16|pin@26||-23|16
Awire|net@64|||2700|pin@26||-23|16|pin@27||-23|21
Awire|net@66|||900|conn@0|y|-39|16|pin@28||-39|2
Awire|net@69|||900|pmos@5|s|-28|-9|pin@30||-28|-12
Awire|net@70|||900|pin@30||-28|-12|nmos@5|d|-28|-14
Awire|net@71|||1800|pin@30||-28|-12|pin@31||-23|-12
Awire|net@72|||2700|pin@31||-23|-12|pin@32||-23|-6
Awire|net@74|||1800|pin@32||-23|-6|pin@33||-4|-6
Awire|net@75|||1800|pin@33||-4|-6|nmos@1|g|6|-6
Awire|net@76|||2700|pin@33||-4|-6|pin@34||-4|13
Awire|net@79|||900|pin@30||-28|-12|pin@30||-28|-12
Awire|net@80|||1800|pin@34||-4|13|pmos@1|g|6|13
Awire|net@81|||1800|pin@28||-39|2|pin@36||2|2
Awire|net@82|||1800|pin@36||2|2|nmos@0|g|6|2
Awire|net@83|||900|pin@36||2|2|pin@37||2|-17
Awire|net@84|||1800|pin@37||2|-17|pin@38||29|-17
Awire|net@85|||2700|pin@38||29|-17|pin@39||29|13
Awire|net@86|||0|pin@39||29|13|pmos@3|g|20|13
Awire|net@87|||900|conn@1|y|-39|-11|pin@40||-39|-25
Awire|net@89|||2700|pin@41||33|-25|pin@42||33|21
Awire|net@90|||0|pin@42||33|21|pmos@2|g|20|21
Awire|net@91|||1800|pin@40||-39|-25|pin@43||20|-25
Awire|net@92|||1800|pin@43||20|-25|pin@41||33|-25
Awire|net@93|||900|nmos@3|g|20|-6|pin@43||20|-25
Awire|net@94|||1800|pin@27||-23|21|pin@44||-13|21
Awire|net@95|||1800|pin@44||-13|21|pmos@0|g|6|21
Awire|net@96|||900|pin@44||-13|21|pin@45||-13|-2
Awire|net@97|||1800|pin@45||-13|-2|pin@46||20|-2
Awire|net@98|||2700|pin@46||20|-2|nmos@2|g|20|2
Awire|net@100|||1800|pin@9||9|25|pin@47||12|25
Awire|net@101|||1800|pin@47||12|25|pin@10||17|25
Awire|net@102|||2700|pin@47||12|25|pin@48||12|29
Awire|net@104|||900|pwr@1||-28|31|pin@49||-28|29
Awire|net@105|||0|pin@48||12|29|pin@50||-28|29
Awire|net@106|||900|pwr@1||-28|31|pin@50||-28|29
Awire|net@107|||1800|pmos@5|d|-28|-5|pin@51||-20|-5
Awire|net@108|||0|pin@48||12|29|pin@52||-20|29
Awire|net@109|||0|pin@52||-20|29|pin@49||-28|29
Awire|net@110|||2700|pin@51||-20|-5|pin@52||-20|29
Awire|net@112|||1800|pin@19||9|-11|pin@53||12|-11
Awire|net@113|||1800|pin@53||12|-11|pin@20||17|-11
Awire|net@114|||900|pin@53||12|-11|pin@54||12|-21
Awire|net@116|||2700|pin@55||-28|-21|nmos@5|s|-28|-18
Awire|net@117|||0|pin@54||12|-21|pin@56||-18|-21
Awire|net@118|||0|pin@56||-18|-21|pin@55||-28|-21
Awire|net@119|||2700|pin@56||-18|-21|pin@57||-18|9
Awire|net@120|||900|nmos@4|s|-28|10|pin@58||-28|9
Awire|net@121|||900|pin@58||-28|9|gnd@1||-28|8
Awire|net@122|||0|pin@57||-18|9|pin@58||-28|9
EA||D5G2;|conn@0|y|I
EB||D5G2;|conn@1|a|I
EY||D5G2;|conn@2|a|O
Egnd||D5G2;|gnd@1||G
Evdd||D5G2;Y1;|pwr@1||P
X

# Cell xnor_gate;1{vhdl}
Cxnor_gate;1{vhdl}||artwork|1491773515125|1491773515129||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell xnor_gate{sch} --------------------,"entity xnor_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end xnor_gate;,"",architecture xnor_gate_BODY of xnor_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal net_28, net_44, net_45, net_61, net_69: BIT;","",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(A, net_44, Y);","  nmos_1: nMOStran port map(net_69, gnd, net_44);","  nmos_2: nMOStran port map(net_61, Y, net_45);","  nmos_3: nMOStran port map(B, net_45, gnd);","  nmos_4: nMOStran port map(A, gnd, net_61);","  nmos_5: nMOStran port map(B, gnd, net_69);","  pmos_0: PMOStran port map(net_61, net_28, vdd);","  pmos_1: PMOStran port map(net_69, Y, net_28);","  pmos_2: PMOStran port map(B, vdd, net_28);","  pmos_3: PMOStran port map(A, net_28, Y);","  pmos_4: PMOStran port map(A, net_61, vdd);","  pmos_5: PMOStran port map(B, net_69, vdd);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,  pwr_2: power port map(vdd);,end xnor_gate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor_lay;1{lay}
Cxnor_lay;1{lay}|xnor_gate|mocmos|1491974437681|1493250561559||DRC_last_good_drc_area_date()G1491977311097|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1491977311097
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||6|-31||||
NMetal-1-N-Active-Con|contact@1||43|-31||||
NMetal-1-N-Active-Con|contact@2||26|-31||||
NMetal-1-P-Active-Con|contact@3||26|18||||
NMetal-1-P-Active-Con|contact@4||9|18||||
NMetal-1-P-Active-Con|contact@5||43|18||||
NMetal-1-P-Active-Con|contact@6||-48|43||||
NMetal-1-P-Active-Con|contact@7||-38|43||||
NMetal-1-N-Active-Con|contact@8||-48|20||||
NMetal-1-N-Active-Con|contact@9||-38|20||||
NMetal-1-P-Active-Con|contact@10||-49|-35||||
NMetal-1-P-Active-Con|contact@11||-40|-35||||
NMetal-1-N-Active-Con|contact@12||-50|-58||||
NMetal-1-N-Active-Con|contact@13||-40|-58||||
NMetal-1-Polysilicon-1-Con|contact@14||-61|-4||||
NMetal-1-Polysilicon-1-Con|contact@15||41|2||||
NMetal-1-Polysilicon-1-Con|contact@16||-18|-46||||
NMetal-1-Polysilicon-1-Con|contact@17||19|-4||||
NMetal-1-Polysilicon-1-Con|contact@18||-61|-4||||
NMetal-1-Polysilicon-1-Con|contact@19||73|-5||||
NMetal-1-Polysilicon-1-Con|contact@20||-65|-46||||
NMetal-1-Polysilicon-1-Con|contact@21||-11|54||||
NMetal-1-Polysilicon-1-Con|contact@22||-11|33||||
NMetal-1-Polysilicon-1-Con|contact@23||-27|5||||
NMetal-1-Polysilicon-1-Con|contact@24||-27|-38||||
NMetal-1-P-Active-Con|contact@25||100|1||||
NMetal-1-P-Active-Con|contact@26||110|1||||
NMetal-1-N-Active-Con|contact@27||100|-25||||
NMetal-1-N-Active-Con|contact@28||110|-25||||
NMetal-1-Polysilicon-1-Con|contact@30||64|-15||||
NMetal-1-Polysilicon-1-Con|contact@31||62|-61||||
NMetal-1-Polysilicon-1-Con|contact@33||100|-61||||
NMetal-1-Polysilicon-1-Con|contact@34||55|33||||
NMetal-1-Polysilicon-1-Con|contact@35||74|33||||
NN-Transistor|nmos@0||13|-31|2||RRR|
NN-Transistor|nmos@1||19|-31|2||RRR|
NN-Transistor|nmos@2||32|-31|2||RRR|
NN-Transistor|nmos@3||37|-31|2||RRR|
NN-Transistor|nmos@4||-43|20|2||RRR|
NN-Transistor|nmos@5||-45|-58|2||RRR|
NN-Transistor|nmos@6||105|-25|2||RRR|
NMetal-1-Pin|pin@0||9|33||||
NMetal-1-Pin|pin@1||43|33||||
NMetal-1-Pin|pin@2||43|33||||
NMetal-1-Pin|pin@3||6|-46||||
NMetal-1-Pin|pin@4||43|-46||||
NMetal-1-Pin|pin@5||26|-15||||
NMetal-1-Pin|pin@7||-48|54||||
NMetal-1-Pin|pin@8||-36|54||||
NMetal-1-Pin|pin@9||-48|5||||
NMetal-1-Pin|pin@10||-37|5||||
NMetal-1-Pin|pin@11||-38|32||||
NMetal-1-Pin|pin@12||-20|32||||
NMetal-1-Pin|pin@13||-49|-24||||
NMetal-1-Pin|pin@14||-36|-24||||
NMetal-1-Pin|pin@15||-50|-69||||
NMetal-1-Pin|pin@16||-39|-69||||
NMetal-1-Pin|pin@17||-40|-46||||
NMetal-1-Pin|pin@18||-29|-46||||
NPolysilicon-1-Pin|pin@19||-45|-46||||
NPolysilicon-1-Pin|pin@20||-64|-46||||
NPolysilicon-1-Pin|pin@21||-61|32||||
NPolysilicon-1-Pin|pin@22||-61|32||||
NPolysilicon-1-Pin|pin@23||14|10||||
NPolysilicon-1-Pin|pin@24||-18|10||||
NPolysilicon-1-Pin|pin@25||-18|-16||||
NPolysilicon-1-Pin|pin@26||13|-16||||
NPolysilicon-1-Pin|pin@27||19|-10||||
NPolysilicon-1-Pin|pin@28||37|10||||
NPolysilicon-1-Pin|pin@29||55|10||||
NPolysilicon-1-Pin|pin@30||55|-5||||
NPolysilicon-1-Pin|pin@31||37|-5||||
NMetal-1-Pin|pin@32||-20|44||||
NMetal-1-Pin|pin@33||64|44||||
NMetal-1-Pin|pin@34||64|44||||
NMetal-1-Pin|pin@35||64|6||||
NMetal-1-Pin|pin@36||64|2||||
NPolysilicon-1-Pin|pin@37||55|-5||||
NPolysilicon-1-Pin|pin@38||72|-5||||
NPolysilicon-1-Pin|pin@42||-9|-16||||
NPolysilicon-1-Pin|pin@43||-43|32||||
NPolysilicon-1-Pin|pin@44||19|13.5||||
NPolysilicon-1-Pin|pin@45||32|2||||
NMetal-1-Pin|pin@47||-65|-81||||
NMetal-1-Pin|pin@48||73|-81||||
NMetal-1-Pin|pin@49||73|-81||||
NMetal-1-Pin|pin@50||6|-69||||
NMetal-1-Pin|pin@51||6|-69||||
NMetal-1-Pin|pin@52||-71|-24||||
NMetal-1-Pin|pin@53||-71|54||||
NMetal-1-Pin|pin@54||-48|54||||
NMetal-1-Pin|pin@55||6|-38||||
NMetal-1-Pin|pin@56||100|13||||
NMetal-1-Pin|pin@57||112|13||||
NMetal-1-Pin|pin@58||100|-37||||
NMetal-1-Pin|pin@59||111|-37||||
NMetal-1-Pin|pin@60||110|-10||||
NMetal-1-Pin|pin@61||125|-10||||
NPolysilicon-1-Pin|pin@62||105|-15||||
NPolysilicon-1-Pin|pin@63||86|-15||||
NMetal-1-Pin|pin@67||100|-61||||
NMetal-1-Pin|pin@68||6|-61||||
NPolysilicon-1-Pin|pin@69||100|-61||||
NMetal-1-Pin|pin@70||100|32||||
NMetal-1-Pin|pin@71||100|33||||
NMetal-1-Pin|pin@72||43|33||||
NMetal-1-Pin|pin@73||6|-55.5||||
NMetal-1-Pin|pin@74||6|-55.5||||
NP-Transistor|pmos@0||32|18|2||RRR|
NP-Transistor|pmos@1||37|18|2||RRR|
NP-Transistor|pmos@2||14|18|2||RRR|
NP-Transistor|pmos@3||19|18|2||RRR|
NP-Transistor|pmos@4||-43|43|2||RRR|
NP-Transistor|pmos@5||-45|-35|2||RRR|
NP-Transistor|pmos@6||105|1|2||RRR|
AP-Active|net@0|||S1800|contact@4||9|18|pmos@2|diff-bottom|10.25|18
AN-Active|net@1|||S0|nmos@0|diff-top|16.75|-31|nmos@1|diff-bottom|15.25|-31
AMetal-1|net@2||1|S2700|pin@12||-20|32|pin@32||-20|44
AMetal-1|net@3||1|S1800|pin@32||-20|44|pin@34||64|44
AN-Active|net@4||2|S1800|nmos@1|diff-top|22.75|-31|contact@2||26|-31
AMetal-1|net@5||1|S1800|pin@34||64|44|pin@33||64|44
AMetal-1|net@6||1|S900|pin@34||64|44|pin@35||64|6
AMetal-1|net@7||1|S900|pin@35||64|6|pin@36||64|2
APolysilicon-1|net@8|||S900|pin@29||55|10|pin@37||55|-5
APolysilicon-1|net@9|||S2700|pin@37||55|-5|pin@30||55|-5
APolysilicon-1|net@10|||S1800|pin@37||55|-5|pin@38||72|-5
AN-Active|net@14|||S0|nmos@2|diff-bottom|28.25|-31|contact@2||26|-31
AMetal-1|net@16||1|S1800|pin@18||-29|-46|contact@16||-18|-46
APolysilicon-1|net@17|||S1800|pin@25||-18|-16|pin@42||-9|-16
APolysilicon-1|net@18|||S2700|contact@16||-18|-46|pin@25||-18|-16
APolysilicon-1|net@19|||S|pin@20||-64|-46|pin@20||-64|-46
APolysilicon-1|net@20|||S2700|nmos@4|poly-left|-43|24.5|pin@43||-43|32
APolysilicon-1|net@21|||S2700|pin@43||-43|32|pmos@4|poly-right|-43|38.5
APolysilicon-1|net@22|||S1800|pin@21||-61|32|pin@43||-43|32
AN-Active|net@23|||S1800|nmos@3|diff-bottom|33.25|-31|nmos@2|diff-top|35.75|-31
APolysilicon-1|net@24|||S2700|contact@14||-61|-4|pin@22||-61|32
APolysilicon-1|net@25|||S1800|pin@21||-61|32|pin@22||-61|32
AMetal-1|net@26|||S900|pin@5||26|-15|pin@5||26|-15
APolysilicon-1|net@27|||S0|pin@38||72|-5|pin@30||55|-5
APolysilicon-1|net@28|||S900|pin@27||19|-10|pin@27||19|-10
AMetal-1|net@29|||S900|pin@5||26|-15|pin@5||26|-15
AMetal-1|net@30|||S1800|pin@3||6|-46|pin@3||6|-46
AMetal-1|net@31|||S1800|pin@18||-29|-46|pin@18||-29|-46
AN-Active|net@33|||S1800|nmos@3|diff-top|40.75|-31|contact@1||43|-31
APolysilicon-1|net@34|||S2700|pin@27||19|-10|pin@44||19|13.5
APolysilicon-1|net@35|||S1800|pmos@3|poly-right|19|13.5|pin@44||19|13.5
AMetal-1|net@36||1|S1800|contact@14||-61|-4|contact@17||19|-4
AMetal-1|net@37|||S1800|contact@14||-61|-4|contact@18||-61|-4
APolysilicon-1|net@38|||S2700|contact@14||-61|-4|contact@18||-61|-4
APolysilicon-1|net@39|||S900|contact@17||19|-4|pin@27||19|-10
APolysilicon-1|net@40|||S900|pmos@0|poly-right|32|13.5|pin@45||32|2
APolysilicon-1|net@41|||BSX900|pin@45||32|2|nmos@2|poly-left|32|-26.5
APolysilicon-1|net@42|||S1800|pin@45||32|2|contact@15||41|2
AMetal-1|net@43||1|S1800|contact@15||41|2|pin@36||64|2
AMetal-1|net@44||1|S2700|contact@4||9|18|pin@0||9|33
AMetal-1|net@45||1|S1800|pin@0||9|33|pin@1||43|33
AMetal-1|net@46||1|S0|pin@1||43|33|pin@2||43|33
AMetal-1|net@47||1|S2700|contact@5||43|18|pin@2||43|33
AMetal-1|net@49||1|S1800|pin@3||6|-46|pin@4||43|-46
AMetal-1|net@50||1|S2700|pin@4||43|-46|contact@1||43|-31
AP-Active|net@51||2|S1800|pmos@3|diff-bottom|15.25|18|pmos@2|diff-top|17.75|18
AMetal-1|net@52||1|S900|contact@3||26|18|pin@5||26|-15
AMetal-1|net@53||1|S900|pin@5||26|-15|contact@2||26|-31
AP-Active|net@54|||S0|pmos@4|diff-bottom|-46.75|43|contact@6||-48|43
AP-Active|net@55|||S1800|pmos@4|diff-top|-39.25|43|contact@7||-38|43
AN-Active|net@56|||S0|contact@9||-38|20|nmos@4|diff-top|-39.25|20
AN-Active|net@57|||S1800|contact@8||-48|20|nmos@4|diff-bottom|-46.75|20
AMetal-1|net@58||1|S2700|contact@6||-48|43|pin@7||-48|54
AMetal-1|net@59||1|S1800|pin@7||-48|54|pin@8||-36|54
AMetal-1|net@60||1|S900|contact@8||-48|20|pin@9||-48|5
AMetal-1|net@61||1|S1800|pin@9||-48|5|pin@10||-37|5
AMetal-1|net@62||1|S900|contact@7||-38|43|pin@11||-38|32
AMetal-1|net@63||1|S900|pin@11||-38|32|contact@9||-38|20
AMetal-1|net@64||1|S1800|pin@11||-38|32|pin@12||-20|32
AP-Active|net@65|||S0|pmos@5|diff-bottom|-48.75|-35|contact@10||-49|-35
AP-Active|net@66||2|S1800|pmos@3|diff-top|22.75|18|contact@3||26|18
AP-Active|net@67|||S1800|pmos@5|diff-top|-41.25|-35|contact@11||-40|-35
AN-Active|net@68|||S0|contact@13||-40|-58|nmos@5|diff-top|-41.25|-58
AN-Active|net@69|||S1800|contact@12||-50|-58|nmos@5|diff-bottom|-48.75|-58
AMetal-1|net@70||1|S2700|contact@10||-49|-35|pin@13||-49|-24
AMetal-1|net@71||1|S1800|pin@13||-49|-24|pin@14||-36|-24
AMetal-1|net@72||1|S900|contact@12||-50|-58|pin@15||-50|-69
AMetal-1|net@73||1|S1800|pin@15||-50|-69|pin@16||-39|-69
AMetal-1|net@74||1|S900|contact@11||-40|-35|pin@17||-40|-46
AMetal-1|net@75||1|S900|pin@17||-40|-46|contact@13||-40|-58
AMetal-1|net@76||1|S1800|pin@17||-40|-46|pin@18||-29|-46
AP-Active|net@77|||S1800|contact@3||26|18|pmos@0|diff-bottom|28.25|18
APolysilicon-1|net@78|||S2700|nmos@5|poly-left|-45|-53.5|pin@19||-45|-46
APolysilicon-1|net@79|||S2700|pin@19||-45|-46|pmos@5|poly-right|-45|-39.5
APolysilicon-1|net@80|||S0|pin@19||-45|-46|pin@20||-64|-46
APolysilicon-1|net@81|||S2700|pin@19||-45|-46|pin@19||-45|-46
AMetal-1|net@82|||S2700|pin@13||-49|-24|pin@13||-49|-24
AMetal-1|net@83|||S900|pin@15||-50|-69|pin@15||-50|-69
AP-Active|net@84|||S1800|pmos@1|diff-bottom|33.25|18|pmos@0|diff-top|35.75|18
AMetal-1|net@85|||S1800|pin@3||6|-46|pin@3||6|-46
APolysilicon-1|net@86|||S0|pin@21||-61|32|pin@22||-61|32
APolysilicon-1|net@87|||S900|pmos@2|poly-right|14|13.5|pin@23||14|10
APolysilicon-1|net@88|||S0|pin@23||14|10|pin@24||-18|10
APolysilicon-1|net@89|||S900|pin@24||-18|10|pin@25||-18|-16
APolysilicon-1|net@90|||S1800|pin@25||-18|-16|pin@26||13|-16
AP-Active|net@91|||S1800|pmos@1|diff-top|40.75|18|contact@5||43|18
APolysilicon-1|net@92|||BSX900|pin@26||13|-16|nmos@0|poly-left|13|-26.5
APolysilicon-1|net@93|||BSX900|pin@27||19|-10|nmos@1|poly-left|19|-26.5
APolysilicon-1|net@94|||S900|pmos@1|poly-right|37|13.5|pin@28||37|10
APolysilicon-1|net@95|||S1800|pin@28||37|10|pin@29||55|10
AN-Active|net@96||2|S1800|contact@0||6|-31|nmos@0|diff-bottom|9.25|-31
AMetal-1|net@97||1|S1800|pin@5||26|-15|contact@30||64|-15
APolysilicon-1|net@98|||S0|pin@30||55|-5|pin@31||37|-5
APolysilicon-1|net@99|||BSX900|pin@31||37|-5|nmos@3|poly-left|37|-26.5
APolysilicon-1|net@101|||S0|contact@19||73|-5|pin@38||72|-5
APolysilicon-1|net@102|||S1800|contact@20||-65|-46|pin@20||-64|-46
AMetal-1|net@104||1|S900|contact@20||-65|-46|pin@47||-65|-81
AMetal-1|net@105||1|S1800|pin@47||-65|-81|pin@48||73|-81
AMetal-1|net@106||1|S1800|pin@48||73|-81|pin@49||73|-81
AMetal-1|net@107||1|S900|contact@19||73|-5|pin@49||73|-81
AMetal-1|net@108||1|S1800|pin@16||-39|-69|pin@50||6|-69
AMetal-1|net@109||1|S1800|pin@50||6|-69|pin@51||6|-69
AMetal-1|net@110||1|S1800|pin@74||6|-55.5|pin@73||6|-55.5
AMetal-1|net@111||1|S0|pin@13||-49|-24|pin@52||-71|-24
AMetal-1|net@112||1|S2700|pin@52||-71|-24|pin@53||-71|54
AMetal-1|net@113||1|S1800|pin@53||-71|54|pin@54||-48|54
AMetal-1|net@114||1|S2700|pin@7||-48|54|pin@54||-48|54
AMetal-1|net@115||1|S1800|pin@8||-36|54|contact@21||-11|54
AMetal-1|net@116||1|S0|pin@0||9|33|contact@22||-11|33
APolysilicon-1|net@119||3|S900|contact@21||-11|54|contact@22||-11|33
AMetal-1|net@120||1|S1800|pin@10||-37|5|contact@23||-27|5
AMetal-1|net@121||1|S900|contact@0||6|-31|pin@55||6|-38
AMetal-1|net@122||1|S900|pin@55||6|-38|pin@3||6|-46
AMetal-1|net@123||1|S0|pin@55||6|-38|contact@24||-27|-38
APolysilicon-1|net@124||3|S900|contact@23||-27|5|contact@24||-27|-38
AMetal-1|net@128|||S1800|pin@61||125|-10|pin@61||125|-10
AP-Active|net@129|||S0|pmos@6|diff-bottom|101.25|1|contact@25||100|1
AP-Active|net@130|||S1800|pmos@6|diff-top|108.75|1|contact@26||110|1
AN-Active|net@131|||S0|contact@28||110|-25|nmos@6|diff-top|108.75|-25
AN-Active|net@132|||S1800|contact@27||100|-25|nmos@6|diff-bottom|101.25|-25
AMetal-1|net@133||1|S2700|contact@25||100|1|pin@56||100|13
AMetal-1|net@134||1|S1800|pin@56||100|13|pin@57||112|13
AMetal-1|net@135||1|S900|contact@27||100|-25|pin@58||100|-37
AMetal-1|net@136||1|S1800|pin@58||100|-37|pin@59||111|-37
AMetal-1|net@137||1|S900|contact@26||110|1|pin@60||110|-10
AMetal-1|net@138||1|S900|pin@60||110|-10|contact@28||110|-25
AMetal-1|net@139||1|S1800|pin@60||110|-10|pin@61||125|-10
APolysilicon-1|net@140|||S2700|nmos@6|poly-left|105|-20.5|pin@62||105|-15
APolysilicon-1|net@141|||S2700|pin@62||105|-15|pmos@6|poly-right|105|-3.5
APolysilicon-1|net@142|||S0|pin@62||105|-15|pin@63||86|-15
APolysilicon-1|net@143|||S2700|pin@62||105|-15|pin@62||105|-15
AMetal-1|net@144|||S2700|pin@56||100|13|pin@56||100|13
AMetal-1|net@145|||S900|pin@58||100|-37|pin@58||100|-37
APolysilicon-1|net@146|||S0|pin@63||86|-15|contact@30||64|-15
AMetal-1|net@147||1|S900|pin@58||100|-37|contact@33||100|-61
AMetal-1|net@148||1|S900|contact@33||100|-61|pin@67||100|-61
AMetal-1|net@150||1|S2700|pin@51||6|-69|pin@68||6|-61
AMetal-1|net@151||1|S0|contact@31||62|-61|pin@68||6|-61
APolysilicon-1|net@156||3|S1800|contact@31||62|-61|pin@69||100|-61
APolysilicon-1|net@157||2|S2700|pin@69||100|-61|contact@33||100|-61
AMetal-1|net@158||1|S2700|pin@56||100|13|pin@70||100|32
AMetal-1|net@159||1|S2700|pin@70||100|32|pin@71||100|33
AMetal-1|net@160||1|S1800|contact@35||74|33|pin@71||100|33
AMetal-1|net@161||1|S900|pin@2||43|33|pin@72||43|33
AMetal-1|net@162||1|S0|contact@34||55|33|pin@72||43|33
APolysilicon-1|net@163||3|S1800|contact@34||55|33|contact@35||74|33
AMetal-1|net@164||1|S900|pin@3||6|-46|pin@74||6|-55.5
AMetal-1|net@165||1|S900|pin@73||6|-55.5|pin@51||6|-69
APolysilicon-1|net@166|||S900|pin@27||19|-10|pin@27||19|-10
AMetal-1|net@167|||S1800|pin@7||-48|54|pin@54||-48|54
AMetal-1|net@168|||S1800|pin@61||125|-10|pin@61||125|-10
EA||D5G2;|pin@43||I
EB||D5G2;|pin@19||I
EY||D5G2;|pin@61||O
Egnd||D5G2;|pin@9||G
Evdd||D5G2;|pin@54||P
X

# Cell xnor_lay;1{net.als}
Cxnor_lay;1{net.als}|xnor_gate|artwork|1491977316136|1493250561559||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Apr 12, 2017 11:38:36",#-------------------------------------------------,"","model xnor_lay(A, B, Y, vdd, gnd)","nmos_0: nMOStran(net_16, net_1, gnd)","nmos_1: nMOStran(A, net_4, net_1)","nmos_2: nMOStran(net_2, net_23, net_4)","nmos_3: nMOStran(B, gnd, net_23)","nmos_4: nMOStran(A, net_2, gnd)","nmos_5: nMOStran(B, net_16, gnd)","nmos_6: nMOStran(net_4, Y, gnd)",pin_9: ground(gnd),pin_54: power(vdd),"pmos_0: PMOStran(net_2, net_84, net_4)","pmos_1: PMOStran(B, vdd, net_84)","pmos_2: PMOStran(net_16, net_51, vdd)","pmos_3: PMOStran(A, net_4, net_51)","pmos_4: PMOStran(A, net_2, vdd)","pmos_5: PMOStran(B, net_16, vdd)","pmos_6: PMOStran(net_4, Y, vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor_lay;1{vhdl}
Cxnor_lay;1{vhdl}|xnor_gate|artwork|1491977316100|1493250561559||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell xnor_lay{lay} --------------------,"entity xnor_lay is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out BIT);",  end xnor_lay;,"",architecture xnor_lay_BODY of xnor_lay is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_1: inout BIT);,    end component;,  component power port(metal_1: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_1, net_16, net_2, net_23, net_4, net_51, net_84: BIT;","",begin,"  nmos_0: nMOStran port map(net_16, net_1, gnd);","  nmos_1: nMOStran port map(A, net_4, net_1);","  nmos_2: nMOStran port map(net_2, net_23, net_4);","  nmos_3: nMOStran port map(B, gnd, net_23);","  nmos_4: nMOStran port map(A, net_2, gnd);","  nmos_5: nMOStran port map(B, net_16, gnd);","  nmos_6: nMOStran port map(net_4, Y, gnd);",  pin_9: ground port map(gnd);,  pin_54: power port map(vdd);,"  pmos_0: PMOStran port map(net_2, net_84, net_4);","  pmos_1: PMOStran port map(B, vdd, net_84);","  pmos_2: PMOStran port map(net_16, net_51, vdd);","  pmos_3: PMOStran port map(A, net_4, net_51);","  pmos_4: PMOStran port map(A, net_2, vdd);","  pmos_5: PMOStran port map(B, net_16, vdd);","  pmos_6: PMOStran port map(net_4, Y, vdd);",end xnor_lay_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor_new_sch;1{lay}
Cxnor_new_sch;1{lay}||mocmos|1492661196841|1492667936658||DRC_last_good_drc_area_date()G1492663966570|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1492671497205
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||-14.5|66.5||||
NMetal-1-N-Active-Con|contact@1||-4.5|66.5||||
NMetal-1-N-Active-Con|contact@2||5.5|66.5||||
NMetal-1-P-Active-Con|contact@3||-14.5|108.5||||
NMetal-1-P-Active-Con|contact@4||9|108.5||||
NMetal-1-N-Active-Con|contact@5||-12.5|-49.5||||
NMetal-1-N-Active-Con|contact@6||-2.5|-49.5||||
NMetal-1-N-Active-Con|contact@7||7.5|-49.5||||
NMetal-1-P-Active-Con|contact@8||-12.5|-7.5||||
NMetal-1-P-Active-Con|contact@9||8.5|-7.5||||
NMetal-1-N-Active-Con|contact@10||-78.5|5.5||||
NMetal-1-N-Active-Con|contact@11||-68.5|5.5||||
NMetal-1-N-Active-Con|contact@12||-58.5|5.5||||
NMetal-1-P-Active-Con|contact@13||-78.5|47.5||||
NMetal-1-P-Active-Con|contact@14||-58.5|47.5||||
NMetal-1-N-Active-Con|contact@15||55|15||||
NMetal-1-N-Active-Con|contact@16||65|15||||
NMetal-1-N-Active-Con|contact@17||75|15||||
NMetal-1-P-Active-Con|contact@18||55|57||||
NMetal-1-P-Active-Con|contact@19||75|57||||
NMetal-1-Polysilicon-1-Con|contact@20||2|-23.5||||
NMetal-1-Polysilicon-1-Con|contact@21||0.5|90||||
NMetal-1-Polysilicon-1-Con|contact@23||-32|98.5||||
NMetal-1-Polysilicon-1-Con|contact@26||-42.5|18.5||||
NMetal-1-Polysilicon-1-Con|contact@27||-98.5|33.5||||
NMetal-1-Polysilicon-1-Con|contact@29||89.5|27.5||||
NMetal-1-Polysilicon-1-Con|contact@30||52.5|43.5||||
NMetal-1-Polysilicon-1-Con|contact@31||34.5|68||||
NMetal-1-Polysilicon-1-Con|contact@32||34|32||||
NMetal-1-Polysilicon-1-Con|contact@33||-45|58||||
NMetal-1-Polysilicon-1-Con|contact@34||-23.5|45.5||||
NMetal-1-Polysilicon-1-Con|contact@36||75|-48||||
NMetal-1-Polysilicon-1-Con|contact@37||24|12.5||||
NMetal-1-Polysilicon-1-Con|contact@38||24|-10||||
NMetal-1-Polysilicon-1-Con|contact@39||75|-22.5||||
NMetal-1-Polysilicon-1-Con|contact@40||-42.5|-36||||
NN-Transistor|nmos@0||-9.5|66.5|2||R|
NN-Transistor|nmos@1||0.5|66.5|2||R|
NN-Transistor|nmos@2||-7.5|-49.5|2||R|
NN-Transistor|nmos@3||2|-49.5|2||R|
NN-Transistor|nmos@4||-73.5|5.5|2||R|
NN-Transistor|nmos@5||-63.5|5.5|2||R|
NN-Transistor|nmos@6||60|15|2||R|
NN-Transistor|nmos@7||70|15|2||R|
NMetal-1-Pin|pin@0||-14.5|119.5||||
NMetal-1-Pin|pin@1||5.5|119.5||||
NMetal-1-Pin|pin@2||5.5|54.5||||
NMetal-1-Pin|pin@3||-14.5|54.5||||
NMetal-1-Pin|pin@4||-4.5|78.5||||
NMetal-1-Pin|pin@5||21.5|78.5||||
NMetal-1-Pin|pin@6||9|78.5||||
NPolysilicon-1-Pin|pin@7||-9.5|98||||
NMetal-1-Pin|pin@11||-12.5|3.5||||
NMetal-1-Pin|pin@12||7.5|3.5||||
NMetal-1-Pin|pin@13||7.5|-61.5||||
NMetal-1-Pin|pin@14||-12|-61.5||||
NMetal-1-Pin|pin@15||-2.5|-34||||
NMetal-1-Pin|pin@16||22|-34||||
NMetal-1-Pin|pin@17||9|-34||||
NMetal-1-Pin|pin@22||-78.5|58.5||||
NMetal-1-Pin|pin@23||-58.5|58.5||||
NMetal-1-Pin|pin@24||-58.5|-6.5||||
NMetal-1-Pin|pin@25||-78|-6.5||||
NMetal-1-Pin|pin@26||-68.5|36.5||||
NMetal-1-Pin|pin@27||-34.5|36.5||||
NMetal-1-Pin|pin@28||-58.5|36.5||||
NPolysilicon-1-Pin|pin@29||-73.5|33.5||||
NPolysilicon-1-Pin|pin@30||-77.5|33.5||||
NMetal-1-Pin|pin@33||55|68||||
NMetal-1-Pin|pin@34||75|68||||
NMetal-1-Pin|pin@35||75|3||||
NMetal-1-Pin|pin@36||55|3||||
NMetal-1-Pin|pin@37||65|46||||
NMetal-1-Pin|pin@39||75|46||||
NPolysilicon-1-Pin|pin@40||60|43||||
NPolysilicon-1-Pin|pin@41||52.5|43||||
NMetal-1-Pin|pin@44||-34.5|-23.5||||
NMetal-1-Pin|pin@45||-34.5|90||||
NMetal-1-Pin|pin@47||-98.5|98.5||||
NMetal-1-Pin|pin@50||-42.5|19||||
NPolysilicon-1-Pin|pin@51||-63.5|18.5||||
NMetal-1-Pin|pin@53||89.5|-34||||
NPolysilicon-1-Pin|pin@54||70|27.5||||
NPolysilicon-1-Pin|pin@55||88.5|27.5||||
NMetal-1-Pin|pin@56||21.5|43.5||||
NMetal-1-Pin|pin@57||54.5|119.5||||
NMetal-1-Pin|pin@58||55|119.5||||
NMetal-1-Pin|pin@59||33|3.5||||
NMetal-1-Pin|pin@60||34|3.5||||
NPolysilicon-1-Pin|pin@61||34|68||||
NMetal-1-Pin|pin@62||-45|58.5||||
NPolysilicon-1-Pin|pin@63||-45|45.5||||
NPolysilicon-1-Pin|pin@64||-23.5|45.5||||
NMetal-1-Pin|pin@66||-23|3.5||||
NMetal-1-Pin|pin@67||-23.5|3.5||||
NMetal-1-Pin|pin@68||-78|-61.5||||
NMetal-1-Pin|pin@69||-12|-61.5||||
NMetal-1-Pin|pin@70||73.5|-61.5||||
NMetal-1-Pin|pin@71||75|-22.5||||
NMetal-1-Pin|pin@73||5.5|13||||
NMetal-1-Pin|pin@75||5.5|12.5||||
NMetal-1-Pin|pin@76||75|-61.5||||
NMetal-1-Pin|pin@77||75|-9.5||||
NPolysilicon-1-Pin|pin@79||-7.5|-36||||
NMetal-1-Pin|pin@80||90|46||||
NP-Transistor|pmos@0||-9.5|108.5|2||R|
NP-Transistor|pmos@1||0.5|108.5|2||R|
NP-Transistor|pmos@2||-7.5|-7.5|2||R|
NP-Transistor|pmos@3||2|-7.5|2||R|
NP-Transistor|pmos@4||-73.5|47.5|2||R|
NP-Transistor|pmos@5||-63.5|47.5|2||R|
NP-Transistor|pmos@6||60|57|2||R|
NP-Transistor|pmos@7||70|57|2||R|
AN-Active|net@0|||S0|nmos@0|diff-top|-13.25|66.5|contact@0||-14.5|66.5
AN-Active|net@1|||S0|contact@1||-4.5|66.5|nmos@0|diff-bottom|-5.75|66.5
AMetal-1|net@2||1|S2700|contact@3||-14.5|108.5|pin@0||-14.5|119.5
AMetal-1|net@3||1|S1800|pin@0||-14.5|119.5|pin@1||5.5|119.5
AMetal-1|net@4||1|S900|contact@2||5.5|66.5|pin@2||5.5|54.5
AMetal-1|net@5||1|S0|pin@2||5.5|54.5|pin@3||-14.5|54.5
AMetal-1|net@6||1|S900|contact@0||-14.5|66.5|pin@3||-14.5|54.5
AMetal-1|net@7||1|S2700|contact@1||-4.5|66.5|pin@4||-4.5|78.5
AMetal-1|net@8||1|S1800|pin@4||-4.5|78.5|pin@6||9|78.5
AMetal-1|net@9||1|S1800|pin@6||9|78.5|pin@5||21.5|78.5
AMetal-1|net@10||1|S900|contact@4||9|108.5|pin@6||9|78.5
AN-Active|net@11|||S1800|contact@1||-4.5|66.5|nmos@1|diff-top|-3.25|66.5
APolysilicon-1|net@12|||S900|pmos@0|poly-left|-9.5|104|pin@7||-9.5|98
APolysilicon-1|net@13|||BSX900|pin@7||-9.5|98|nmos@0|poly-right|-9.5|71
APolysilicon-1|net@14|||S0|pin@7||-9.5|98|contact@23||-32|98
AN-Active|net@18|||S1800|nmos@1|diff-bottom|4.25|66.5|contact@2||5.5|66.5
AP-Active|net@19||2|S1800|pmos@0|diff-bottom|-5.75|108.5|pmos@1|diff-top|-3.25|108.5
AP-Active|net@20|||S1800|contact@3||-14.5|108.5|pmos@0|diff-top|-13.25|108.5
AP-Active|net@21||2|S0|contact@4||9|108.5|pmos@1|diff-bottom|4.25|108.5
AN-Active|net@22|||S0|nmos@2|diff-top|-11.25|-49.5|contact@5||-12.5|-49.5
AN-Active|net@23|||S0|contact@6||-2.5|-49.5|nmos@2|diff-bottom|-3.75|-49.5
AMetal-1|net@24||1|S900|contact@9||9|-7.5|pin@17||9|-34
AN-Active|net@25|||S1800|contact@6||-2.5|-49.5|nmos@3|diff-top|-1.75|-49.5
AN-Active|net@32|||S1800|nmos@3|diff-bottom|5.75|-49.5|contact@7||7.5|-49.5
AP-Active|net@33||2|S1800|pmos@2|diff-bottom|-3.75|-7.5|pmos@3|diff-top|-1.75|-7.5
AMetal-1|net@34||1|S2700|contact@8||-12.5|-7.5|pin@11||-12.5|3.5
AP-Active|net@35|||S1800|contact@8||-12.5|-7.5|pmos@2|diff-top|-11.25|-7.5
AP-Active|net@36|||S0|contact@9||8.5|-7.5|pmos@3|diff-bottom|5.75|-7.5
AMetal-1|net@37||1|S1800|pin@11||-12.5|3.5|pin@12||7.5|3.5
AMetal-1|net@38||1|S900|contact@7||7.5|-49.5|pin@13||7.5|-61.5
AMetal-1|net@39||1|S0|pin@13||7.5|-61.5|pin@14||-12|-61.5
AMetal-1|net@40||1|S900|contact@5||-12|-49.5|pin@14||-12|-61.5
AMetal-1|net@41||1|S2700|contact@6||-2.5|-49.5|pin@15||-2.5|-34
AMetal-1|net@42||1|S1800|pin@15||-2.5|-34|pin@17||9|-34
AMetal-1|net@43||1|S1800|pin@17||9|-34|pin@16||22|-34
AN-Active|net@44|||S0|nmos@4|diff-top|-77.25|5.5|contact@10||-78.5|5.5
AN-Active|net@45|||S0|contact@11||-68.5|5.5|nmos@4|diff-bottom|-69.75|5.5
AMetal-1|net@46||1|S900|contact@14||-58.5|47.5|pin@28||-58.5|36.5
AN-Active|net@47|||S1800|contact@11||-68.5|5.5|nmos@5|diff-top|-67.25|5.5
APolysilicon-1|net@48|||S900|pmos@4|poly-left|-73.5|43|pin@29||-73.5|33.5
APolysilicon-1|net@49|||BSX900|pin@29||-73.5|33.5|nmos@4|poly-right|-73.5|10
APolysilicon-1|net@50|||S0|pin@29||-73.5|33.5|pin@30||-77.5|33.5
AN-Active|net@54|||S1800|nmos@5|diff-bottom|-59.75|5.5|contact@12||-58.5|5.5
AP-Active|net@55||2|S1800|pmos@4|diff-bottom|-69.75|47.5|pmos@5|diff-top|-67.25|47.5
AMetal-1|net@56||1|S2700|contact@13||-78.5|47.5|pin@22||-78.5|58.5
AP-Active|net@57|||S1800|contact@13||-78.5|47.5|pmos@4|diff-top|-77.25|47.5
AP-Active|net@58|||S0|contact@14||-58.5|47.5|pmos@5|diff-bottom|-59.75|47.5
AMetal-1|net@59||1|S1800|pin@22||-78.5|58.5|pin@23||-58.5|58.5
AMetal-1|net@60||1|S900|contact@12||-58.5|5.5|pin@24||-58.5|-6.5
AMetal-1|net@61||1|S0|pin@24||-58.5|-6.5|pin@25||-78|-6.5
AMetal-1|net@62||1|S900|contact@10||-78|5.5|pin@25||-78|-6.5
AMetal-1|net@63||1|S2700|contact@11||-68.5|5.5|pin@26||-68.5|36.5
AMetal-1|net@64||1|S1800|pin@26||-68.5|36.5|pin@28||-58.5|36.5
AMetal-1|net@65||1|S1800|pin@28||-58.5|36.5|pin@27||-34.5|36.5
AN-Active|net@66|||S0|nmos@6|diff-top|56.25|15|contact@15||55|15
AN-Active|net@67|||S0|contact@16||65|15|nmos@6|diff-bottom|63.75|15
AMetal-1|net@68||1|S900|contact@19||75|57|pin@39||75|46
AN-Active|net@69|||S1800|contact@16||65|15|nmos@7|diff-top|66.25|15
APolysilicon-1|net@70|||S900|pmos@6|poly-left|60|52.5|pin@40||60|43
APolysilicon-1|net@71|||BSX900|pin@40||60|43|nmos@6|poly-right|60|19.5
APolysilicon-1|net@72|||S0|pin@40||60|43|pin@41||52.5|43
AN-Active|net@76|||S1800|nmos@7|diff-bottom|73.75|15|contact@17||75|15
AP-Active|net@77||2|S1800|pmos@6|diff-bottom|63.75|57|pmos@7|diff-top|66.25|57
AMetal-1|net@78||1|S2700|contact@18||55|57|pin@33||55|68
AP-Active|net@79|||S1800|contact@18||55|57|pmos@6|diff-top|56.25|57
AP-Active|net@80|||S0|contact@19||75|57|pmos@7|diff-bottom|73.75|57
AMetal-1|net@81||1|S1800|pin@33||55|68|pin@34||75|68
AMetal-1|net@82||1|S900|contact@17||75|15|pin@35||75|3
AMetal-1|net@83||1|S0|pin@35||75|3|pin@36||55|3
AMetal-1|net@84||1|S900|contact@15||55|15|pin@36||55|3
AMetal-1|net@85||1|S2700|contact@16||65|15|pin@37||65|46
AMetal-1|net@86||1|S1800|pin@37||65|46|pin@39||75|46
APolysilicon-1|net@92|||S|pin@7||-9.5|98|pin@7||-9.5|98
AMetal-1|net@93||1|S900|pin@27||-34.5|36.5|pin@44||-34.5|-23.5
APolysilicon-1|net@94|||S900|pmos@3|poly-left|2|-12|contact@20||2|-23.5
APolysilicon-1|net@95|||S900|contact@20||2|-23.5|nmos@3|poly-right|2|-45
AMetal-1|net@96||1|S1800|pin@44||-34.5|-23.5|contact@20||2|-23.5
AMetal-1|net@97||1|S2700|pin@27||-34.5|36.5|pin@45||-34.5|90
APolysilicon-1|net@98|||S900|pmos@1|poly-left|0.5|104|contact@21||0.5|90
APolysilicon-1|net@99|||S900|contact@21||0.5|90|nmos@1|poly-right|0.5|71
AMetal-1|net@100||1|S1800|pin@45||-34.5|90|contact@21||0.5|90
AMetal-1|net@103||1|S0|contact@23||-32|98.5|pin@47||-98.5|98.5
APolysilicon-1|net@117|||S900|pmos@5|poly-left|-63.5|43|pin@51||-63.5|18.5
APolysilicon-1|net@118|||S900|pin@51||-63.5|18.5|nmos@5|poly-right|-63.5|10
AMetal-1|net@120||1|S2700|contact@26||-42.5|18.5|pin@50||-42.5|19
APolysilicon-1|net@121|||S1800|pin@51||-63.5|18.5|contact@26||-42.5|18.5
AMetal-1|net@122||1|S900|pin@47||-98.5|98.5|contact@27||-98.5|33.5
APolysilicon-1|net@123|||S0|pin@30||-77.5|33.5|contact@27||-98.5|33.5
AMetal-1|net@124||1|S1800|pin@16||22|-34|pin@53||89.5|-34
APolysilicon-1|net@125|||S900|pmos@7|poly-left|70|52.5|pin@54||70|27.5
APolysilicon-1|net@126|||S900|pin@54||70|27.5|nmos@7|poly-right|70|19.5
APolysilicon-1|net@127|||S1800|pin@54||70|27.5|pin@55||88.5|27.5
AMetal-1|net@130||1|S2700|pin@53||89.5|-34|contact@29||89.5|27.5
APolysilicon-1|net@131|||S1800|pin@55||88.5|27.5|contact@29||89.5|27.5
AMetal-1|net@132||1|S900|pin@5||21.5|78.5|pin@56||21.5|43.5
APolysilicon-1|net@133|||S2700|pin@41||52.5|43|contact@30||52.5|43.5
AMetal-1|net@134||1|S1800|pin@56||21.5|43.5|contact@30||52.5|43.5
AMetal-1|net@135|||S1800|pin@0||-14.5|119.5|pin@0||-14.5|119.5
AMetal-1|net@136||1|S1800|pin@1||5.5|119.5|pin@57||54.5|119.5
AMetal-1|net@137||1|S1800|pin@57||54.5|119.5|pin@58||55|119.5
AMetal-1|net@138||1|S2700|pin@33||55|68|pin@58||55|119.5
AMetal-1|net@139||1|S1800|pin@12||7.5|3.5|pin@59||33|3.5
AMetal-1|net@140||1|S1800|pin@59||33|3.5|pin@60||34|3.5
AMetal-1|net@141||1|S900|contact@32||34|32|pin@60||34|3.5
AMetal-1|net@142||1|S0|pin@33||55|68|contact@31||34.5|68
APolysilicon-1|net@143||3|S0|contact@31||34.5|68|pin@61||34|68
APolysilicon-1|net@144||3|S2700|contact@32||34|32|pin@61||34|68
AMetal-1|net@145||1|S2700|contact@33||-45|58|pin@62||-45|58.5
AMetal-1|net@146||1|S1800|pin@23||-58.5|58.5|pin@62||-45|58.5
APolysilicon-1|net@147||3|S900|contact@33||-45|58|pin@63||-45|45.5
APolysilicon-1|net@148||3|S900|contact@34||-23.5|45.5|pin@64||-23.5|45.5
APolysilicon-1|net@149||3|S1800|pin@63||-45|45.5|pin@64||-23.5|45.5
AMetal-1|net@151|||S2700|pin@11||-12.5|3.5|pin@11||-12.5|3.5
AMetal-1|net@152||1|S0|pin@11||-12.5|3.5|pin@66||-23|3.5
AMetal-1|net@153||1|S0|pin@66||-23|3.5|pin@67||-23.5|3.5
AMetal-1|net@154||1|S900|contact@34||-23.5|45.5|pin@67||-23.5|3.5
AMetal-1|net@155||1|S900|pin@25||-78|-6.5|pin@68||-78|-61.5
AMetal-1|net@156||1|S1800|pin@68||-78|-61.5|pin@69||-12|-61.5
AMetal-1|net@157||1|S900|pin@14||-12|-61.5|pin@69||-12|-61.5
AMetal-1|net@158||1|S1800|pin@13||7.5|-61.5|pin@70||73.5|-61.5
AMetal-1|net@163|||S|contact@39||75|-22.5|pin@71||75|-22.5
AMetal-1|net@164||1|S900|pin@2||5.5|54.5|pin@73||5.5|13
AMetal-1|net@167|||S900|pin@2||5.5|54.5|pin@2||5.5|54.5
AMetal-1|net@168||1|S900|pin@73||5.5|13|pin@75||5.5|12.5
AMetal-1|net@169||1|S0|contact@37||24|12.5|pin@75||5.5|12.5
AMetal-1|net@170||1|S900|contact@36||75|-48|pin@76||75|-61.5
AMetal-1|net@171||1|S1800|pin@70||73.5|-61.5|pin@76||75|-61.5
AMetal-1|net@172||1|S900|pin@35||75|3|pin@77||75|-9.5
AMetal-1|net@173||1|S900|pin@77||75|-9.5|pin@71||75|-22.5
AMetal-1|net@174||1|S1800|contact@38||24|-9.5|pin@77||75|-9.5
APolysilicon-1|net@175||3|S900|contact@37||24|12.5|contact@38||24|-10
APolysilicon-1|net@176||3|S900|contact@39||75|-22.5|contact@36||75|-48
AMetal-1|net@195||1|S900|contact@26||-42.5|18.5|contact@40||-42.5|-36
APolysilicon-1|net@196|||S900|pmos@2|poly-left|-7.5|-12|pin@79||-7.5|-36
APolysilicon-1|net@197|||S900|pin@79||-7.5|-36|nmos@2|poly-right|-7.5|-45
APolysilicon-1|net@198|||S0|pin@79||-7.5|-36|contact@40||-42.5|-36
AMetal-1|net@199||1|S0|pin@39||75|46|pin@37||65|46
AMetal-1|net@200||1|S1800|pin@39||75|46|pin@80||90|46
AMetal-1|net@201|||S900|pin@13||7.5|-61.5|pin@13||7.5|-61.5
EA||D5G2;|contact@27||I
EB||D5G2;|contact@40||I
EY||D5G2;|pin@80||O
Egnd||D5G2;|pin@13||G
Evdd||D5G2;|pin@0||P
X

# Cell xnor_new_sch;1{net.als}
Cxnor_new_sch;1{net.als}||artwork|1492646564381|1493528824743||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sat Apr 29, 2017 22:07:04",#-------------------------------------------------,"","model nor2_gate(A, B, Y, vdd, gnd)",gnd_3: ground(gnd),"nmos_1: nMOStran(A, gnd, Y)","nmos_2: nMOStran(B, gnd, Y)","pmos_0: PMOStran(A, net_1, vdd)","pmos_1: PMOStran(B, Y, net_1)",pwr_1: power(vdd),set power = H@3,"","model xnor_new_sch(A, B, Y, vdd, gnd)",gnd_0: ground(gnd),pwr_0: power(vdd),"nor2_gat_0: nor2_gate(A, net_2, net_20, vdd, gnd)","nor2_gat_1: nor2_gate(net_2, B, net_24, vdd, gnd)","nor2_gat_2: nor2_gate(A, B, net_2, vdd, gnd)","nor2_gat_3: nor2_gate(net_20, net_24, Y, vdd, gnd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xnor_new_sch;1{sch}
Cxnor_new_sch;1{sch}||schematic|1492642613001|1493528806468|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-119|-9||||
NOff-Page|conn@1||-118.5|51||||
NOff-Page|conn@2||62|24.5|||RR|
NGround|gnd@0||-12|44||||
Inor2_gate;1{sch}|nor2_gat@0||13|43|||D5G4;
Inor2_gate;1{sch}|nor2_gat@1||11|-4|||D5G4;
Inor2_gate;1{sch}|nor2_gat@2||-35.5|20|||D5G4;
Inor2_gate;1{sch}|nor2_gat@3||58.5|18.5|||D5G4;
NWire_Pin|pin@2||-43|38||||
NWire_Pin|pin@3||-43|2.5||||
NWire_Pin|pin@4||-39|2.5||||
NWire_Pin|pin@5||-43|26||||
NWire_Pin|pin@8||-106|28||||
NWire_Pin|pin@9||-106|51||||
NWire_Pin|pin@10||-106.5|15||||
NWire_Pin|pin@11||-106.5|-9||||
NWire_Pin|pin@13||4|49||||
NWire_Pin|pin@14||4|26.5||||
NWire_Pin|pin@16||5|13.5||||
NWire_Pin|pin@18||5|2||||
NPower|pwr@0||-12|80||||
Awire|net@2|||0|nor2_gat@0|B|-37|38|pin@2||-43|38
Awire|net@4|||1800|pin@3||-43|2.5|pin@4||-39|2.5
Awire|net@5|||900|nor2_gat@1|A|-39|4|pin@4||-39|2.5
Awire|net@6|||900|pin@2||-43|38|pin@5||-43|26
Awire|net@7|||900|pin@5||-43|26|pin@3||-43|2.5
Awire|net@8|||1800|nor2_gat@2|Y|-47.5|26|pin@5||-43|26
Awire|net@11|||0|nor2_gat@2|A|-85.5|28|pin@8||-106|28
Awire|net@12|||0|nor2_gat@0|A|-37|51|pin@9||-106|51
Awire|net@14|||2700|pin@8||-106|28|pin@9||-106|51
Awire|net@15|||0|nor2_gat@2|B|-85.5|15|pin@10||-106.5|15
Awire|net@16|||0|nor2_gat@1|B|-39|-9|pin@11||-106.5|-9
Awire|net@18|||900|pin@10||-106.5|15|pin@11||-106.5|-9
Awire|net@20|||1800|nor2_gat@0|Y|1|49|pin@13||4|49
Awire|net@21|||900|pin@13||4|49|pin@14||4|26.5
Awire|net@24|||0|nor2_gat@3|B|8.5|13.5|pin@16||5|13.5
Awire|net@27|||1800|nor2_gat@1|Y|-1|2|pin@18||5|2
Awire|net@31|||0|pin@9||-106|51|conn@1|y|-116.5|51
Awire|net@32|||0|pin@11||-106.5|-9|conn@0|y|-117|-9
Awire|net@33|||1800|nor2_gat@3|Y|46.5|24.5|conn@2|y|60|24.5
Awire|net@34|||900|pin@16||5|13.5|pin@18||5|2
Awire|net@35|||2700|nor2_gat@0|gnd|-12|32|gnd@0||-12|46
Awire|net@36|||900|pwr@0||-12|80|nor2_gat@0|vdd|-12|68
Awire|net@37|||1800|pin@14||4|26.5|nor2_gat@3|A|8.5|26.5
EA||D5G2;|conn@1|a|I
EB||D5G2;|conn@0|a|I
EY||D5G2;|conn@2|y|O
Egnd||D5G2;|gnd@0||G
Evdd||D5G2;|pwr@0||P
X

# Cell xnor_new_sch;1{vhdl}
Cxnor_new_sch;1{vhdl}||artwork|1492646564381|1493528824743||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:nor2_gate{sch} ,-- --------------------,"entity nor2_gate is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end nor2_gate;,"",architecture nor2_gate_BODY of nor2_gate is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"",  signal net_1: BIT;,"",begin,  gnd_3: ground port map(gnd);,"  nmos_1: nMOStran port map(A, gnd, Y);","  nmos_2: nMOStran port map(B, gnd, Y);","  pmos_0: PMOStran port map(A, net_1, vdd);","  pmos_1: PMOStran port map(B, Y, net_1);",  pwr_1: power port map(vdd);,end nor2_gate_BODY;,"",-------------------- Cell ECE140PROJECT_SUGUNAKAR:xnor_new_sch{sch} ,-- --------------------,"entity xnor_new_sch is port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,  end xnor_new_sch;,"",architecture xnor_new_sch_BODY of xnor_new_sch is,  component ground port(gnd: out BIT);,    end component;,  component power port(vdd: out BIT);,    end component;,"  component nor2_gate port(A, B: in BIT; Y: out BIT; vdd: out BIT; gnd: out ",    BIT);,    end component;,"","  signal net_2, net_20, net_24: BIT;","",begin,  gnd_0: ground port map(gnd);,  pwr_0: power port map(vdd);,"  nor2_gat_0: nor2_gate port map(A, net_2, net_20, vdd, gnd);","  nor2_gat_1: nor2_gate port map(net_2, B, net_24, vdd, gnd);","  nor2_gat_2: nor2_gate port map(A, B, net_2, vdd, gnd);","  nor2_gat_3: nor2_gate port map(net_20, net_24, Y, vdd, gnd);",end xnor_new_sch_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X
