verilog work ../../../../../Modelsim/ordubr/ASAP1_ordubr/ASAP1_ordubr_HDL.v
verilog work ../../../../../vlib/Register.v
verilog work ../../../../../vlib/MUX.v
verilog work ../../../../../vlib/ShiftRegister.v
verilog work ../../../../../vlib/ShiftCtlRegister.v
verilog work ../../../../../vlib/float.v
vhdl work /share/jinz/SCC/examples/smbl/coregen/vhdl/xilinx_fadd.vhd
vhdl work /share/jinz/SCC/examples/smbl/coregen/vhdl/xilinx_fmul.vhd
vhdl work /share/jinz/SCC/examples/smbl/coregen/vhdl/xilinx_fdiv.vhd
