./sim_define.v

+incdir+../../src/rtl/building_blocks/
../../src/rtl/myCPU/rev02/building_blocks/adder.sv
../../src/rtl/myCPU/rev02/building_blocks/extend.sv
../../src/rtl/myCPU/rev02/building_blocks/flopenr.sv
../../src/rtl/myCPU/rev02/building_blocks/flopr.sv
../../src/rtl/myCPU/rev02/building_blocks/mux2.sv
../../src/rtl/myCPU/rev02/building_blocks/mux3.sv
../../src/rtl/myCPU/rev02/building_blocks/be_logic.sv

+incdir+../../src/rtl/
../../src/rtl/myCPU/rev02/alu.sv

../../src/rtl/myCPU/rev02/Csr_Logic.sv
../../src/rtl/myCPU/rev02/aludec.sv
../../src/rtl/myCPU/rev02/maindec.sv
../../src/rtl/myCPU/rev02/Branch_Logic.sv
// Register File
../../src/rtl/myCPU/rev02/reg_file_async.v

// Memory
../../src/rtl/myCPU/rev02/ASYNC_RAM_DP_WBE.v

../../src/rtl/myCPU/rev02/controller.sv
../../src/rtl/myCPU/rev02/datapath.sv

../../src/rtl/myCPU/rev02/riscvsingle.sv

../../src/rtl/myCPU/rev02/tbman_apbs.v
../../src/rtl/myCPU/rev02/tbman_regs.v
../../src/rtl/myCPU/rev02/tbman_wrap.v

../../src/rtl/myCPU/rev02/Addr_Decoder.v
../../src/rtl/myCPU/rev02/data_mux.v

../../src/rtl/myCPU/rev02/SMU_RV32I_System.v

+incdir+../../bench/rtl/
../../testbench/c_tests_tb.v
