P2
# PGM Sample Image : VHDL
25 9
255
0  0     0     0    0    0 0    0    0    0    0    0    0      0   0     0   0  0 0   0   0   0   0   0 0
0  255  255  255 0    0 128 128 0    0    0    128 128   0   64   64  64 64 64   0   0   0   0   0 0
0  255  0     0    255 0 128 0    128 0    128 0    128   0   64   0   0   0 0   0   0   0   0   0 0
0  255  0     0    255 0 128 0    0    128 0    0    128   0   64   0    0  0 0   0   0   0   0   0 0
0  255  0     0    255 0 128 0    0    0    0    0    128   0   64   64  64 64 64   0   0   0   0   0 0
0  255  255  255 0    0 128 0    0    0    0    0    128   0   0    0    0   0 64   0   0   0   0   0 0
0  255  0     0    0    0 128 0    0    0    0    0    128   0   0    0    0   0 64   0   0   0   0   0 0
0  255  0     0    0    0 128 0    0    0    0    0    128   0   64  64   64  64 64   0   0   0   0   0 0
0  0     0     0    0    0 0    0    0    0    0    0    0      0   0    0    0   0 0   0   0   0   0   0 0
