<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:28:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2048 has been inferred" BundleName="WEIGHTS" VarName="W1" LoopLoc="../src/forward_fw.cpp:28:22" LoopName="VITIS_LOOP_28_1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="2048" Direction="read" AccessID="W11seq" OrigID="for.body4.i.load.10" OrigAccess-DebugLoc="../src/forward_fw.cpp:32:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:45:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 320 has been inferred" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:45:22" LoopName="VITIS_LOOP_45_1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="320" Direction="read" AccessID="W22seq" OrigID="for.body4.i96.load.10" OrigAccess-DebugLoc="../src/forward_fw.cpp:48:39" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:28:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2048 has been inferred" BundleName="WEIGHTS" VarName="W1" LoopLoc="../src/forward_fw.cpp:28:22" LoopName="VITIS_LOOP_28_1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="2048" Direction="read" AccessID="W11seq3" OrigID="for.body4.i126.load.10" OrigAccess-DebugLoc="../src/forward_fw.cpp:32:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:45:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 320 has been inferred" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:45:22" LoopName="VITIS_LOOP_45_1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="320" Direction="read" AccessID="W22seq4" OrigID="for.body4.i157.load.10" OrigAccess-DebugLoc="../src/forward_fw.cpp:48:39" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="../src/forward_fw.cpp:67:27" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="WEIGHTS" VarName="W1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="for.body6.i.load.3" OrigAccess-DebugLoc="../src/forward_fw.cpp:67:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="../src/forward_fw.cpp:70:22" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="WEIGHTS" VarName="W1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="for.body6.i.store.17" OrigAccess-DebugLoc="../src/forward_fw.cpp:70:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="../src/forward_fw.cpp:88:27" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="WEIGHTS" VarName="W2" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="for.body6.i195.load.3" OrigAccess-DebugLoc="../src/forward_fw.cpp:88:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="../src/forward_fw.cpp:90:22" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="WEIGHTS" VarName="W2" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="for.body6.i195.store.17" OrigAccess-DebugLoc="../src/forward_fw.cpp:90:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:47:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:47:26" LoopName="VITIS_LOOP_47_2" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="W22seq4" OrigAccess-DebugLoc="../src/forward_fw.cpp:45:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:31:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W1" LoopLoc="../src/forward_fw.cpp:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="W11seq3" OrigAccess-DebugLoc="../src/forward_fw.cpp:28:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:47:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:47:26" LoopName="VITIS_LOOP_47_2" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="W22seq" OrigAccess-DebugLoc="../src/forward_fw.cpp:45:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:31:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W1" LoopLoc="../src/forward_fw.cpp:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="W11seq" OrigAccess-DebugLoc="../src/forward_fw.cpp:28:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/forward_fw.cpp:28:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2048 and bit width 8 in loop 'VITIS_LOOP_28_1' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../src/forward_fw.cpp:28:22" LoopName="VITIS_LOOP_28_1" Length="2048" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/forward_fw.cpp:45:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 320 and bit width 8 in loop 'VITIS_LOOP_45_1' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../src/forward_fw.cpp:45:22" LoopName="VITIS_LOOP_45_1" Length="320" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

