OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/routing/19-fill.def
[INFO ODB-0128] Design: soc_core
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0130]     Created 228 pins.
[INFO ODB-0131]     Created 222775 components and 1082632 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 848160 connections.
[INFO ODB-0133]     Created 71071 nets and 234468 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/routing/19-fill.def
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   soc_core
Die area:                 ( 0 0 ) ( 1237400 1248120 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     222775
Number of terminals:      228
Number of snets:          2
Number of nets:           71071

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
[INFO DRT-0164] Number of unique instances = 446.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2848065.
[INFO DRT-0033] mcon shape region query size = 2480428.
[INFO DRT-0033] met1 shape region query size = 640661.
[INFO DRT-0033] via shape region query size = 18040.
[INFO DRT-0033] met2 shape region query size = 7315.
[INFO DRT-0033] via2 shape region query size = 14432.
[INFO DRT-0033] met3 shape region query size = 7343.
[INFO DRT-0033] via3 shape region query size = 14432.
[INFO DRT-0033] met4 shape region query size = 3768.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1858 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 438 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0083]   Complete 70000 groups.
[INFO DRT-0084]   Complete 74263 groups.
#scanned instances     = 222775
#unique  instances     = 446
#stdCellGenAp          = 13659
#stdCellValidPlanarAp  = 140
#stdCellValidViaAp     = 10394
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 234468
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:01, memory = 1048.24 (MB), peak = 1117.65 (MB)
[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.

Number of guides:     514742

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 179 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 180 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
  complete 70000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0029]   Complete 70000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 194169.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 163354.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 86330.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1430.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 372.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 25.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 280871 vertical wires in 4 frboxes and 164809 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 57181 vertical wires in 4 frboxes and 88546 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:15, memory = 1481.75 (MB), peak = 2249.83 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.75 (MB), peak = 2249.83 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:27, memory = 5205.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:38, memory = 8472.01 (MB).
    Completing 30% with 52831 violations.
    elapsed time = 00:02:29, memory = 9049.14 (MB).
    Completing 40% with 52831 violations.
    elapsed time = 00:03:03, memory = 9488.86 (MB).
    Completing 50% with 52831 violations.
    elapsed time = 00:04:18, memory = 10529.98 (MB).
    Completing 60% with 104768 violations.
    elapsed time = 00:04:56, memory = 10396.38 (MB).
    Completing 70% with 104768 violations.
    elapsed time = 00:06:37, memory = 10777.41 (MB).
    Completing 80% with 160397 violations.
    elapsed time = 00:07:28, memory = 11009.66 (MB).
    Completing 90% with 160397 violations.
    elapsed time = 00:08:20, memory = 11081.32 (MB).
    Completing 100% with 213571 violations.
    elapsed time = 00:09:51, memory = 11903.35 (MB).
[INFO DRT-0199]   Number of violations = 227059.
[INFO DRT-0267] cpu time = 02:19:20, elapsed time = 00:09:53, memory = 11906.70 (MB), peak = 11909.96 (MB)
Total wire length = 3991502 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1731613 um.
Total wire length on LAYER met2 = 1754653 um.
Total wire length on LAYER met3 = 354582 um.
Total wire length on LAYER met4 = 145066 um.
Total wire length on LAYER met5 = 5587 um.
Total number of vias = 579404.
Up-via summary (total 579404):.

-------------------------
 FR_MASTERSLICE         0
            li1    229861
           met1    296315
           met2     41349
           met3     11727
           met4       152
-------------------------
                   579404


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 227059 violations.
    elapsed time = 00:00:26, memory = 11857.69 (MB).
    Completing 20% with 227059 violations.
    elapsed time = 00:01:33, memory = 12078.11 (MB).
    Completing 30% with 207162 violations.
    elapsed time = 00:02:27, memory = 12135.75 (MB).
    Completing 40% with 207162 violations.
    elapsed time = 00:02:57, memory = 12135.98 (MB).
    Completing 50% with 207162 violations.
    elapsed time = 00:04:09, memory = 12748.87 (MB).
    Completing 60% with 184875 violations.
    elapsed time = 00:04:38, memory = 12439.70 (MB).
    Completing 70% with 184875 violations.
    elapsed time = 00:05:50, memory = 12499.51 (MB).
    Completing 80% with 165882 violations.
    elapsed time = 00:06:45, memory = 12518.84 (MB).
    Completing 90% with 165882 violations.
    elapsed time = 00:07:24, memory = 12518.84 (MB).
    Completing 100% with 145033 violations.
    elapsed time = 00:08:43, memory = 12520.66 (MB).
[INFO DRT-0199]   Number of violations = 145125.
[INFO DRT-0267] cpu time = 02:00:21, elapsed time = 00:08:45, memory = 12520.66 (MB), peak = 12765.32 (MB)
Total wire length = 3977705 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1680466 um.
Total wire length on LAYER met2 = 1727203 um.
Total wire length on LAYER met3 = 396374 um.
Total wire length on LAYER met4 = 166760 um.
Total wire length on LAYER met5 = 6900 um.
Total number of vias = 582285.
Up-via summary (total 582285):.

-------------------------
 FR_MASTERSLICE         0
            li1    229752
           met1    296124
           met2     42446
           met3     13761
           met4       202
-------------------------
                   582285


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 145125 violations.
    elapsed time = 00:00:20, memory = 12520.66 (MB).
    Completing 20% with 145125 violations.
    elapsed time = 00:01:17, memory = 12675.01 (MB).
    Completing 30% with 142958 violations.
    elapsed time = 00:02:05, memory = 12664.60 (MB).
    Completing 40% with 142958 violations.
    elapsed time = 00:02:35, memory = 12792.07 (MB).
    Completing 50% with 142958 violations.
    elapsed time = 00:03:46, memory = 13121.75 (MB).
    Completing 60% with 140677 violations.
    elapsed time = 00:04:33, memory = 12868.41 (MB).
    Completing 70% with 140677 violations.
    elapsed time = 00:05:26, memory = 12908.69 (MB).
    Completing 80% with 137539 violations.
    elapsed time = 00:06:26, memory = 12966.61 (MB).
    Completing 90% with 137539 violations.
    elapsed time = 00:06:59, memory = 12967.04 (MB).
    Completing 100% with 133652 violations.
    elapsed time = 00:08:26, memory = 12966.87 (MB).
[INFO DRT-0199]   Number of violations = 133765.
[INFO DRT-0267] cpu time = 01:58:48, elapsed time = 00:08:28, memory = 12966.87 (MB), peak = 13122.79 (MB)
Total wire length = 3972289 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1672472 um.
Total wire length on LAYER met2 = 1720461 um.
Total wire length on LAYER met3 = 400595 um.
Total wire length on LAYER met4 = 170822 um.
Total wire length on LAYER met5 = 7937 um.
Total number of vias = 581763.
Up-via summary (total 581763):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    296537
           met2     41534
           met3     13706
           met4       235
-------------------------
                   581763


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 133765 violations.
    elapsed time = 00:00:19, memory = 12966.87 (MB).
    Completing 20% with 133765 violations.
    elapsed time = 00:02:01, memory = 12998.90 (MB).
    Completing 30% with 123462 violations.
    elapsed time = 00:05:49, memory = 13008.99 (MB).
    Completing 40% with 123462 violations.
    elapsed time = 00:06:24, memory = 13106.60 (MB).
    Completing 50% with 123462 violations.
    elapsed time = 00:10:08, memory = 13573.62 (MB).
    Completing 60% with 112922 violations.
    elapsed time = 00:10:35, memory = 13125.49 (MB).
    Completing 70% with 112922 violations.
    elapsed time = 00:12:39, memory = 13539.84 (MB).
    Completing 80% with 102370 violations.
    elapsed time = 00:16:44, memory = 13333.51 (MB).
    Completing 90% with 102370 violations.
    elapsed time = 00:17:28, memory = 13333.73 (MB).
    Completing 100% with 92424 violations.
    elapsed time = 00:21:48, memory = 13335.33 (MB).
[INFO DRT-0199]   Number of violations = 92439.
[INFO DRT-0267] cpu time = 03:22:07, elapsed time = 00:21:49, memory = 13335.37 (MB), peak = 13749.70 (MB)
Total wire length = 3968047 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1511324 um.
Total wire length on LAYER met2 = 1677451 um.
Total wire length on LAYER met3 = 550392 um.
Total wire length on LAYER met4 = 218725 um.
Total wire length on LAYER met5 = 10154 um.
Total number of vias = 602142.
Up-via summary (total 602142):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    298803
           met2     55404
           met3     17830
           met4       354
-------------------------
                   602142


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 92439 violations.
    elapsed time = 00:00:03, memory = 13335.37 (MB).
    Completing 20% with 92439 violations.
    elapsed time = 00:00:52, memory = 13336.06 (MB).
    Completing 30% with 89746 violations.
    elapsed time = 00:04:54, memory = 13339.05 (MB).
    Completing 40% with 89746 violations.
    elapsed time = 00:05:03, memory = 13339.24 (MB).
    Completing 50% with 89746 violations.
    elapsed time = 00:08:55, memory = 13339.38 (MB).
    Completing 60% with 87018 violations.
    elapsed time = 00:09:00, memory = 13339.38 (MB).
    Completing 70% with 87018 violations.
    elapsed time = 00:10:02, memory = 13419.29 (MB).
    Completing 80% with 84503 violations.
    elapsed time = 00:14:13, memory = 13339.36 (MB).
    Completing 90% with 84503 violations.
    elapsed time = 00:14:25, memory = 13339.36 (MB).
    Completing 100% with 80829 violations.
    elapsed time = 00:18:40, memory = 13339.20 (MB).
[INFO DRT-0199]   Number of violations = 80830.
[INFO DRT-0267] cpu time = 02:28:31, elapsed time = 00:18:41, memory = 13339.20 (MB), peak = 13749.70 (MB)
Total wire length = 3967846 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1500039 um.
Total wire length on LAYER met2 = 1671707 um.
Total wire length on LAYER met3 = 559969 um.
Total wire length on LAYER met4 = 225236 um.
Total wire length on LAYER met5 = 10894 um.
Total number of vias = 603286.
Up-via summary (total 603286):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    298943
           met2     56026
           met3     18181
           met4       385
-------------------------
                   603286


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 80830 violations.
    elapsed time = 00:00:00, memory = 13339.20 (MB).
    Completing 20% with 80830 violations.
    elapsed time = 00:00:43, memory = 13339.38 (MB).
    Completing 30% with 79994 violations.
    elapsed time = 00:04:30, memory = 13339.38 (MB).
    Completing 40% with 79994 violations.
    elapsed time = 00:04:34, memory = 13339.39 (MB).
    Completing 50% with 79994 violations.
    elapsed time = 00:08:38, memory = 13339.65 (MB).
    Completing 60% with 79469 violations.
    elapsed time = 00:08:39, memory = 13339.65 (MB).
    Completing 70% with 79469 violations.
    elapsed time = 00:09:22, memory = 13339.65 (MB).
    Completing 80% with 78496 violations.
    elapsed time = 00:13:45, memory = 13339.65 (MB).
    Completing 90% with 78496 violations.
    elapsed time = 00:13:54, memory = 13339.65 (MB).
    Completing 100% with 77989 violations.
    elapsed time = 00:18:22, memory = 13339.65 (MB).
[INFO DRT-0199]   Number of violations = 77989.
[INFO DRT-0267] cpu time = 02:16:44, elapsed time = 00:18:23, memory = 13339.83 (MB), peak = 13749.70 (MB)
Total wire length = 3967946 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1497734 um.
Total wire length on LAYER met2 = 1669443 um.
Total wire length on LAYER met3 = 561699 um.
Total wire length on LAYER met4 = 227706 um.
Total wire length on LAYER met5 = 11361 um.
Total number of vias = 603686.
Up-via summary (total 603686):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    299133
           met2     56124
           met3     18279
           met4       399
-------------------------
                   603686


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 77989 violations.
    elapsed time = 00:00:00, memory = 13339.83 (MB).
    Completing 20% with 77989 violations.
    elapsed time = 00:00:28, memory = 13339.83 (MB).
    Completing 30% with 77795 violations.
    elapsed time = 00:04:45, memory = 13339.83 (MB).
    Completing 40% with 77795 violations.
    elapsed time = 00:04:45, memory = 13339.83 (MB).
    Completing 50% with 77795 violations.
    elapsed time = 00:08:37, memory = 13339.65 (MB).
    Completing 60% with 77497 violations.
    elapsed time = 00:08:38, memory = 13339.65 (MB).
    Completing 70% with 77497 violations.
    elapsed time = 00:09:18, memory = 13339.65 (MB).
    Completing 80% with 76821 violations.
    elapsed time = 00:13:05, memory = 13339.65 (MB).
    Completing 90% with 76821 violations.
    elapsed time = 00:13:10, memory = 13339.65 (MB).
    Completing 100% with 76676 violations.
    elapsed time = 00:17:17, memory = 13339.81 (MB).
[INFO DRT-0199]   Number of violations = 76676.
[INFO DRT-0267] cpu time = 02:07:07, elapsed time = 00:17:18, memory = 13339.81 (MB), peak = 13749.70 (MB)
Total wire length = 3968028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1496606 um.
Total wire length on LAYER met2 = 1668281 um.
Total wire length on LAYER met3 = 562515 um.
Total wire length on LAYER met4 = 229123 um.
Total wire length on LAYER met5 = 11501 um.
Total number of vias = 604063.
Up-via summary (total 604063):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    299279
           met2     56257
           met3     18377
           met4       399
-------------------------
                   604063


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 76676 violations.
    elapsed time = 00:00:00, memory = 13339.81 (MB).
    Completing 20% with 76676 violations.
    elapsed time = 00:00:25, memory = 13339.81 (MB).
    Completing 30% with 76453 violations.
    elapsed time = 00:04:36, memory = 13339.81 (MB).
    Completing 40% with 76453 violations.
    elapsed time = 00:04:36, memory = 13339.85 (MB).
    Completing 50% with 76453 violations.
    elapsed time = 00:05:24, memory = 13339.85 (MB).
    Completing 60% with 76122 violations.
    elapsed time = 00:08:56, memory = 13339.85 (MB).
    Completing 70% with 76122 violations.
    elapsed time = 00:09:12, memory = 13339.85 (MB).
    Completing 80% with 75822 violations.
    elapsed time = 00:13:29, memory = 13339.85 (MB).
    Completing 90% with 75822 violations.
    elapsed time = 00:13:30, memory = 13339.85 (MB).
    Completing 100% with 75338 violations.
    elapsed time = 00:17:51, memory = 13339.85 (MB).
[INFO DRT-0199]   Number of violations = 75338.
[INFO DRT-0267] cpu time = 02:01:59, elapsed time = 00:17:52, memory = 13339.85 (MB), peak = 13749.70 (MB)
Total wire length = 3967997 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1495509 um.
Total wire length on LAYER met2 = 1667199 um.
Total wire length on LAYER met3 = 563208 um.
Total wire length on LAYER met4 = 230407 um.
Total wire length on LAYER met5 = 11673 um.
Total number of vias = 604224.
Up-via summary (total 604224):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    299379
           met2     56261
           met3     18428
           met4       405
-------------------------
                   604224


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 75338 violations.
    elapsed time = 00:00:00, memory = 13339.85 (MB).
    Completing 20% with 75338 violations.
    elapsed time = 00:00:01, memory = 13440.39 (MB).
    Completing 30% with 75080 violations.
    elapsed time = 00:10:19, memory = 13339.85 (MB).
    Completing 40% with 75080 violations.
    elapsed time = 00:10:20, memory = 13339.85 (MB).
    Completing 50% with 75080 violations.
    elapsed time = 00:10:50, memory = 13449.18 (MB).
    Completing 60% with 74887 violations.
    elapsed time = 00:18:31, memory = 13339.46 (MB).
    Completing 70% with 74887 violations.
    elapsed time = 00:18:31, memory = 13356.73 (MB).
    Completing 80% with 74619 violations.
    elapsed time = 00:28:08, memory = 13349.27 (MB).
    Completing 90% with 74619 violations.
    elapsed time = 00:28:08, memory = 13349.27 (MB).
    Completing 100% with 74119 violations.
    elapsed time = 00:34:47, memory = 13349.30 (MB).
[INFO DRT-0199]   Number of violations = 74119.
[INFO DRT-0267] cpu time = 02:28:07, elapsed time = 00:34:48, memory = 13349.30 (MB), peak = 13749.70 (MB)
Total wire length = 3968200 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1493765 um.
Total wire length on LAYER met2 = 1665597 um.
Total wire length on LAYER met3 = 564308 um.
Total wire length on LAYER met4 = 232479 um.
Total wire length on LAYER met5 = 12050 um.
Total number of vias = 604499.
Up-via summary (total 604499):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    299676
           met2     56194
           met3     18465
           met4       413
-------------------------
                   604499


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 74119 violations.
    elapsed time = 00:00:00, memory = 13349.30 (MB).
    Completing 20% with 74119 violations.
    elapsed time = 00:00:00, memory = 13349.36 (MB).
    Completing 30% with 74034 violations.
    elapsed time = 00:15:42, memory = 13349.46 (MB).
    Completing 40% with 74034 violations.
    elapsed time = 00:15:42, memory = 13349.46 (MB).
    Completing 50% with 74034 violations.
    elapsed time = 00:16:06, memory = 13629.43 (MB).
    Completing 60% with 73830 violations.
    elapsed time = 00:32:38, memory = 13349.68 (MB).
    Completing 70% with 73830 violations.
    elapsed time = 00:32:38, memory = 13349.68 (MB).
    Completing 80% with 73730 violations.
    elapsed time = 00:45:27, memory = 13349.68 (MB).
    Completing 90% with 73730 violations.
    elapsed time = 00:45:27, memory = 13349.68 (MB).
    Completing 100% with 72755 violations.
    elapsed time = 00:56:04, memory = 13349.93 (MB).
[INFO DRT-0199]   Number of violations = 72755.
[INFO DRT-0267] cpu time = 02:47:22, elapsed time = 00:56:04, memory = 13349.93 (MB), peak = 13754.16 (MB)
Total wire length = 3968185 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1493192 um.
Total wire length on LAYER met2 = 1664418 um.
Total wire length on LAYER met3 = 564558 um.
Total wire length on LAYER met4 = 233709 um.
Total wire length on LAYER met5 = 12305 um.
Total number of vias = 604522.
Up-via summary (total 604522):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    299741
           met2     56180
           met3     18437
           met4       413
-------------------------
                   604522


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 72755 violations.
    elapsed time = 00:00:00, memory = 13349.93 (MB).
    Completing 20% with 72755 violations.
    elapsed time = 00:00:00, memory = 13349.93 (MB).
    Completing 30% with 71364 violations.
    elapsed time = 00:25:25, memory = 13349.99 (MB).
    Completing 40% with 71364 violations.
    elapsed time = 00:25:25, memory = 13349.99 (MB).
    Completing 50% with 71364 violations.
    elapsed time = 00:51:17, memory = 13350.04 (MB).
    Completing 60% with 69662 violations.
    elapsed time = 00:51:18, memory = 13350.04 (MB).
    Completing 70% with 69662 violations.
    elapsed time = 00:51:20, memory = 13888.58 (MB).
    Completing 80% with 68694 violations.
    elapsed time = 01:09:11, memory = 13350.04 (MB).
    Completing 90% with 68694 violations.
    elapsed time = 01:09:11, memory = 13350.04 (MB).
    Completing 100% with 68432 violations.
    elapsed time = 01:31:39, memory = 13350.04 (MB).
[INFO DRT-0199]   Number of violations = 68432.
[INFO DRT-0267] cpu time = 03:36:36, elapsed time = 01:31:40, memory = 13350.04 (MB), peak = 14270.14 (MB)
Total wire length = 3969061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1489137 um.
Total wire length on LAYER met2 = 1661310 um.
Total wire length on LAYER met3 = 565611 um.
Total wire length on LAYER met4 = 237755 um.
Total wire length on LAYER met5 = 15246 um.
Total number of vias = 605601.
Up-via summary (total 605601):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    300329
           met2     56379
           met3     18651
           met4       491
-------------------------
                   605601


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 68432 violations.
    elapsed time = 00:00:00, memory = 13350.04 (MB).
    Completing 20% with 68432 violations.
    elapsed time = 00:00:00, memory = 13350.04 (MB).
    Completing 30% with 68358 violations.
    elapsed time = 00:24:47, memory = 13350.04 (MB).
    Completing 40% with 68358 violations.
    elapsed time = 00:24:47, memory = 13350.04 (MB).
    Completing 50% with 68358 violations.
    elapsed time = 00:54:38, memory = 13350.04 (MB).
    Completing 60% with 67878 violations.
    elapsed time = 00:54:39, memory = 13350.04 (MB).
    Completing 70% with 67878 violations.
    elapsed time = 00:54:39, memory = 13350.04 (MB).
    Completing 80% with 65821 violations.
    elapsed time = 01:37:27, memory = 13350.04 (MB).
    Completing 90% with 65821 violations.
    elapsed time = 01:37:27, memory = 13350.04 (MB).
    Completing 100% with 65208 violations.
    elapsed time = 02:30:11, memory = 13303.93 (MB).
[INFO DRT-0199]   Number of violations = 65208.
[INFO DRT-0267] cpu time = 04:07:21, elapsed time = 02:30:12, memory = 13305.85 (MB), peak = 14273.72 (MB)
Total wire length = 3969303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1486405 um.
Total wire length on LAYER met2 = 1659299 um.
Total wire length on LAYER met3 = 566567 um.
Total wire length on LAYER met4 = 240245 um.
Total wire length on LAYER met5 = 16785 um.
Total number of vias = 605929.
Up-via summary (total 605929):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    300542
           met2     56401
           met3     18718
           met4       517
-------------------------
                   605929


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 65208 violations.
    elapsed time = 00:00:00, memory = 13306.22 (MB).
    Completing 20% with 65208 violations.
    elapsed time = 00:00:00, memory = 13306.23 (MB).
    Completing 30% with 64553 violations.
    elapsed time = 01:05:17, memory = 13307.38 (MB).
    Completing 40% with 64553 violations.
    elapsed time = 01:05:17, memory = 13307.46 (MB).
    Completing 50% with 64553 violations.
    elapsed time = 01:05:17, memory = 13307.46 (MB).
    Completing 60% with 64275 violations.
    elapsed time = 02:07:53, memory = 13307.46 (MB).
    Completing 70% with 64275 violations.
    elapsed time = 02:07:53, memory = 13307.46 (MB).
    Completing 80% with 61836 violations.
    elapsed time = 02:48:32, memory = 13307.48 (MB).
    Completing 90% with 61836 violations.
    elapsed time = 02:48:32, memory = 13307.48 (MB).
    Completing 100% with 60745 violations.
    elapsed time = 03:36:14, memory = 13307.48 (MB).
[INFO DRT-0199]   Number of violations = 60745.
[INFO DRT-0267] cpu time = 04:54:27, elapsed time = 03:36:14, memory = 13307.48 (MB), peak = 14410.61 (MB)
Total wire length = 3968922 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1481756 um.
Total wire length on LAYER met2 = 1656609 um.
Total wire length on LAYER met3 = 567192 um.
Total wire length on LAYER met4 = 243019 um.
Total wire length on LAYER met5 = 20344 um.
Total number of vias = 606164.
Up-via summary (total 606164):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    300756
           met2     56376
           met3     18693
           met4       588
-------------------------
                   606164


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 60745 violations.
    elapsed time = 00:00:00, memory = 13307.48 (MB).
    Completing 20% with 60745 violations.
    elapsed time = 00:00:00, memory = 13307.48 (MB).
    Completing 30% with 60739 violations.
    elapsed time = 01:22:49, memory = 13307.48 (MB).
    Completing 40% with 60739 violations.
    elapsed time = 01:22:49, memory = 13307.48 (MB).
    Completing 50% with 60739 violations.
    elapsed time = 02:36:07, memory = 13306.80 (MB).
    Completing 60% with 60520 violations.
    elapsed time = 02:36:07, memory = 13306.80 (MB).
    Completing 70% with 60520 violations.
    elapsed time = 02:36:07, memory = 13306.80 (MB).
    Completing 80% with 59484 violations.
    elapsed time = 03:29:21, memory = 13306.80 (MB).
    Completing 90% with 59484 violations.
    elapsed time = 03:29:21, memory = 13306.80 (MB).
    Completing 100% with 57305 violations.
    elapsed time = 04:39:35, memory = 13306.80 (MB).
[INFO DRT-0199]   Number of violations = 57305.
[INFO DRT-0267] cpu time = 05:29:11, elapsed time = 04:39:35, memory = 13306.80 (MB), peak = 14812.85 (MB)
Total wire length = 3968280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1479535 um.
Total wire length on LAYER met2 = 1654703 um.
Total wire length on LAYER met3 = 567569 um.
Total wire length on LAYER met4 = 244844 um.
Total wire length on LAYER met5 = 21627 um.
Total number of vias = 606096.
Up-via summary (total 606096):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    300837
           met2     56228
           met3     18666
           met4       614
-------------------------
                   606096


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 57305 violations.
    elapsed time = 00:00:00, memory = 13306.80 (MB).
    Completing 20% with 57305 violations.
    elapsed time = 00:00:00, memory = 13306.80 (MB).
    Completing 30% with 57305 violations.
    elapsed time = 00:48:20, memory = 13306.80 (MB).
    Completing 40% with 57255 violations.
    elapsed time = 00:48:21, memory = 13306.80 (MB).
    Completing 50% with 57255 violations.
    elapsed time = 00:48:21, memory = 13306.80 (MB).
    Completing 60% with 56900 violations.
    elapsed time = 01:06:45, memory = 13306.80 (MB).
    Completing 70% with 56900 violations.
    elapsed time = 01:06:45, memory = 13306.80 (MB).
    Completing 80% with 56900 violations.
    elapsed time = 03:27:04, memory = 13306.80 (MB).
    Completing 90% with 56833 violations.
    elapsed time = 03:27:04, memory = 13306.80 (MB).
    Completing 100% with 55728 violations.
    elapsed time = 04:26:44, memory = 13306.80 (MB).
[INFO DRT-0199]   Number of violations = 55728.
[INFO DRT-0267] cpu time = 06:00:06, elapsed time = 04:26:44, memory = 13306.80 (MB), peak = 14812.85 (MB)
Total wire length = 3967333 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1476034 um.
Total wire length on LAYER met2 = 1651946 um.
Total wire length on LAYER met3 = 567888 um.
Total wire length on LAYER met4 = 247410 um.
Total wire length on LAYER met5 = 24054 um.
Total number of vias = 606062.
Up-via summary (total 606062):.

-------------------------
 FR_MASTERSLICE         0
            li1    229751
           met1    300921
           met2     56141
           met3     18604
           met4       645
-------------------------
                   606062


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 55728 violations.
    elapsed time = 00:00:00, memory = 13306.80 (MB).
    Completing 20% with 55728 violations.
    elapsed time = 00:00:00, memory = 13306.80 (MB).
    Completing 30% with 55562 violations.
    elapsed time = 01:36:01, memory = 13341.38 (MB).
    Completing 40% with 55562 violations.
    elapsed time = 01:36:01, memory = 13341.44 (MB).
    Completing 50% with 55562 violations.
    elapsed time = 03:13:48, memory = 13341.44 (MB).
    Completing 60% with 55562 violations.
    elapsed time = 03:13:48, memory = 13341.44 (MB).
    Completing 70% with 55562 violations.
    elapsed time = 03:13:48, memory = 13341.44 (MB).
