





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Protection, privilege</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-217619.html">
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-217619.html">Previous</a></li>


          

<li><a href="x86-190707.html">Up</a></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">Multiprocessing</span></span><br /><span class="line"></span><br /><span class="line">    Multiprocessing is the execution of several programs or program</span><br /><span class="line">    segments concurrently with <span class="ngb">a processor per program</span>. Execution and</span><br /><span class="line">    I/O may occur in parallel using shared resources such as memory</span><br /><span class="line">    and I/O devices.</span><br /><span class="line"></span><br /><span class="line">    The 80386+ supports multiprocessing on the system bus. Processors</span><br /><span class="line">    on this bus can have different bus widths.</span><br /><span class="line"></span><br /><span class="line">    ──────────────────────────────────────────────────────────────────</span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Locked bus cycles</span></span><br /><span class="line">    While the system architechture of multiprocessor systems varies</span><br /><span class="line">    greatly, they generally have a need for reliable communication</span><br /><span class="line">    with memory. A processor that is updating the Accessed bit of a</span><br /><span class="line">    system descriptor, for example, should reject other attempts to</span><br /><span class="line">    change the descriptor until the operation is finished.</span><br /><span class="line"></span><br /><span class="line">    It is also necessary to have reliable communication with other</span><br /><span class="line">    processors that can serve as bus masters. A problem can arise if a</span><br /><span class="line">    bus master reads a semaphor (a byte in memory) between the time</span><br /><span class="line">    another bus master reads the byte and the time the state of the</span><br /><span class="line">    byte is changed. The processor prevents this problem by supporting</span><br /><span class="line">    locked bus cycles, during which requests for control of the bus</span><br /><span class="line">    are ignored (see LOCK).</span><br /><span class="line"></span><br /><span class="line">    On an 80386+ system, a LOCKed instruction will always lock the</span><br /><span class="line">    area of memory (starting address and length) defined by the</span><br /><span class="line">    destination operand. In typical 8086 and 80286 configurations,</span><br /><span class="line">    LOCK locks the entire physical address space.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Automatic locking</span></span><br /><span class="line">    For the following critical memory operations, the processor</span><br /><span class="line">    asserts the LOCK# signal automatically:</span><br /><span class="line"></span><br /><span class="line">        ■ Acknowledging interrupts</span><br /><span class="line">        ■ Executing an XCHG instruction that references memory</span><br /><span class="line">        ■ Setting the busy bit of a TSS descriptor</span><br /><span class="line">        ■ Updating segment descriptors</span><br /><span class="line">        ■ Updating Page Directory and Page Table entries</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-197219.html">Descriptors</a></li>
        
          <li><a href="x86-84253.html">LOCK</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

