\hypertarget{classtb__generic__cla__adder_1_1behavior}{\section{behavior Architecture Reference}
\label{classtb__generic__cla__adder_1_1behavior}\index{behavior@{behavior}}
}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{stim\+\_\+proc}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_ae7148956d4ef1d1cd14f35060634b9c3}{generic\+\_\+cla\+\_\+adder}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_a674dc264b83bd397c51160bed4eaede8}{carry\+\_\+in} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_a60ae79202e8be952cf4f6d017cc743f1}{X} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_a90a36bc161877c328423b965fab6bd93}{Y} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_a2f702f7ff5535941ec77a2859f9686b7}{sum} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_a0599dd129c582752ab70084bd7bd6305}{carry\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__generic__cla__adder_1_1behavior_a1619316ad715601eb5d3559db829ac05}{uut}  {\bfseries generic\+\_\+cla\+\_\+adder}   
\end{DoxyCompactItemize}


\subsection{Documentazione delle funzioni membro}
\hypertarget{classtb__generic__cla__adder_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!stim\+\_\+proc@{stim\+\_\+proc}}
\index{stim\+\_\+proc@{stim\+\_\+proc}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{stim\+\_\+proc}]{\setlength{\rightskip}{0pt plus 5cm}stim\+\_\+proc (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{classtb__generic__cla__adder_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}


\subsection{Documentazione dei membri dato}
\hypertarget{classtb__generic__cla__adder_1_1behavior_a674dc264b83bd397c51160bed4eaede8}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!carry\+\_\+in@{carry\+\_\+in}}
\index{carry\+\_\+in@{carry\+\_\+in}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{carry\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf carry\+\_\+in} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__generic__cla__adder_1_1behavior_a674dc264b83bd397c51160bed4eaede8}
\hypertarget{classtb__generic__cla__adder_1_1behavior_a0599dd129c582752ab70084bd7bd6305}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!carry\+\_\+out@{carry\+\_\+out}}
\index{carry\+\_\+out@{carry\+\_\+out}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{carry\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf carry\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__generic__cla__adder_1_1behavior_a0599dd129c582752ab70084bd7bd6305}
\hypertarget{classtb__generic__cla__adder_1_1behavior_ae7148956d4ef1d1cd14f35060634b9c3}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!generic\+\_\+cla\+\_\+adder@{generic\+\_\+cla\+\_\+adder}}
\index{generic\+\_\+cla\+\_\+adder@{generic\+\_\+cla\+\_\+adder}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{generic\+\_\+cla\+\_\+adder}]{\setlength{\rightskip}{0pt plus 5cm}{\bf generic\+\_\+cla\+\_\+adder} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}}\label{classtb__generic__cla__adder_1_1behavior_ae7148956d4ef1d1cd14f35060634b9c3}
\hypertarget{classtb__generic__cla__adder_1_1behavior_a2f702f7ff5535941ec77a2859f9686b7}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!sum@{sum}}
\index{sum@{sum}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{sum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sum} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__generic__cla__adder_1_1behavior_a2f702f7ff5535941ec77a2859f9686b7}
\hypertarget{classtb__generic__cla__adder_1_1behavior_a1619316ad715601eb5d3559db829ac05}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!uut@{uut}}
\index{uut@{uut}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{uut}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uut} {\bfseries \textcolor{vhdlchar}{generic\+\_\+cla\+\_\+adder}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{classtb__generic__cla__adder_1_1behavior_a1619316ad715601eb5d3559db829ac05}
\hypertarget{classtb__generic__cla__adder_1_1behavior_a60ae79202e8be952cf4f6d017cc743f1}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!X@{X}}
\index{X@{X}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{X}]{\setlength{\rightskip}{0pt plus 5cm}{\bf X} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__generic__cla__adder_1_1behavior_a60ae79202e8be952cf4f6d017cc743f1}
\hypertarget{classtb__generic__cla__adder_1_1behavior_a90a36bc161877c328423b965fab6bd93}{\index{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}!Y@{Y}}
\index{Y@{Y}!tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior@{tb\+\_\+generic\+\_\+cla\+\_\+adder\+::behavior}}
\subsubsection[{Y}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Y} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__generic__cla__adder_1_1behavior_a90a36bc161877c328423b965fab6bd93}


La documentazione per questa classe è stata generata a partire dal seguente file\+:\begin{DoxyCompactItemize}
\item 
Src/adder/\hyperlink{tb__generic__cla__adder_8vhd}{tb\+\_\+generic\+\_\+cla\+\_\+adder.\+vhd}\end{DoxyCompactItemize}
