// Seed: 1874710482
macromodule module_0 (
    input tri0 id_0
    , id_5,
    output tri0 id_1,
    input supply0 id_2,
    input supply0 id_3
);
  wire id_6;
  id_7(
      .id_0(1),
      .id_1(1),
      .id_2(id_1 ^ ~1),
      .id_3(id_6),
      .id_4(id_3),
      .id_5(1),
      .id_6(id_6),
      .id_7("")
  );
  assign module_1.type_23 = 0;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    input wor id_7
    , id_15, id_16,
    input wire id_8
    , id_17,
    inout wire id_9,
    output supply1 id_10,
    output tri id_11,
    output tri id_12,
    input supply0 id_13
);
  uwire id_18 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_2
  );
endmodule
