module RNG (
    input clock,
    output reg [7:0] rnd = 40
);

reg [6:0] random;
wire feedback = random[6] ^ random[5]; 

always @(posedge clock ) begin

        random <= {random[5:0], feedback};
end

always @(posedge clock) begin
    rnd <= random % 80; 
end

endmodule