git clone --depth 1 --no-tags https://github.com/Ikarthikmb/ai_solar_panel_monitor.git f:/verilog_sva_gh_scraper/data/full_repos/711343703
git clone --depth 1 --no-tags https://github.com/DiscreteVic/AnaloguePocketDev.git f:/verilog_sva_gh_scraper/data/full_repos/712072747
git clone --depth 1 --no-tags https://github.com/IsmGB/final-project-tfm.git f:/verilog_sva_gh_scraper/data/full_repos/709789145
git clone --depth 1 --no-tags https://github.com/Shashankp122003/Single_cycle_RISC_V_Cadence.git f:/verilog_sva_gh_scraper/data/full_repos/711443144
git clone --depth 1 --no-tags https://github.com/Joao-Pedro-Cabral/PoliRISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/708565416
git clone --depth 1 --no-tags https://github.com/birdybro/rgb_conv_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/712515626
git clone --depth 1 --no-tags https://github.com/davidparent/8-bit-QIF-.git f:/verilog_sva_gh_scraper/data/full_repos/714106305
git clone --depth 1 --no-tags https://github.com/rohitmanohar2108/DDS-Mini-Project-23-24-The-Chess-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/709361704
git clone --depth 1 --no-tags https://github.com/mvirkkunen/ice40-term.git f:/verilog_sva_gh_scraper/data/full_repos/708516765
git clone --depth 1 --no-tags https://github.com/MohamedSamy59/-16-bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/708092770
git clone --depth 1 --no-tags https://github.com/SakirHussain/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/710249890
git clone --depth 1 --no-tags https://github.com/st256-ai/pulse-propagation-time-meter.git f:/verilog_sva_gh_scraper/data/full_repos/711482157
git clone --depth 1 --no-tags https://github.com/tasnia359/arm32-cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/711852186
git clone --depth 1 --no-tags https://github.com/william881106/HDLBits_training.git f:/verilog_sva_gh_scraper/data/full_repos/711220581
git clone --depth 1 --no-tags https://github.com/sprsr/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/714462349
git clone --depth 1 --no-tags https://github.com/ziky0827/learn_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/709667333
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/RISC-V-Phase-2-_Cache-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/708338158
git clone --depth 1 --no-tags https://github.com/WilferCiro/blog-mips32bits.git f:/verilog_sva_gh_scraper/data/full_repos/711305932
git clone --depth 1 --no-tags https://github.com/jaehyukk/Finger_Counting_Converter.git f:/verilog_sva_gh_scraper/data/full_repos/711469280
git clone --depth 1 --no-tags https://github.com/stephen-kao/course-lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/708844909
git clone --depth 1 --no-tags https://github.com/suxijie/uart.git f:/verilog_sva_gh_scraper/data/full_repos/709177067
git clone --depth 1 --no-tags https://github.com/Peggyliao/FIR.git f:/verilog_sva_gh_scraper/data/full_repos/708453123
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/711650895
git clone --depth 1 --no-tags https://github.com/keerthankopp/riscv-dobby-soc.git f:/verilog_sva_gh_scraper/data/full_repos/710229530
git clone --depth 1 --no-tags https://github.com/Aquiles2001/TP1_Arquitectira_de_computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/711045260
git clone --depth 1 --no-tags https://github.com/omareqbal/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/711997932
git clone --depth 1 --no-tags https://github.com/rejunity/tt05-lif-neuron.git f:/verilog_sva_gh_scraper/data/full_repos/712438147
git clone --depth 1 --no-tags https://github.com/isikkusgoz/test_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/712987415
git clone --depth 1 --no-tags https://github.com/CGrossMartinez/VLSIDesign.git f:/verilog_sva_gh_scraper/data/full_repos/714755210
git clone --depth 1 --no-tags https://github.com/wanyangwy/logic_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/714833965
git clone --depth 1 --no-tags https://github.com/XXXJCSAMA/Computer-Composition.git f:/verilog_sva_gh_scraper/data/full_repos/714572963
git clone --depth 1 --no-tags https://github.com/serge-balakshiy/myj1s.git f:/verilog_sva_gh_scraper/data/full_repos/713887491
git clone --depth 1 --no-tags https://github.com/Rohitvgupta15/Uart_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/715450561
git clone --depth 1 --no-tags https://github.com/shwet638/project.git f:/verilog_sva_gh_scraper/data/full_repos/714252681
git clone --depth 1 --no-tags https://github.com/Cutexbx/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/712234664
git clone --depth 1 --no-tags https://github.com/AmirhosseinZanjani/GTO2_test.git f:/verilog_sva_gh_scraper/data/full_repos/712461383
git clone --depth 1 --no-tags https://github.com/szyang78/EC551_ENIGMA551.git f:/verilog_sva_gh_scraper/data/full_repos/712696158
git clone --depth 1 --no-tags https://github.com/saahil-p/DDCO-Project.git f:/verilog_sva_gh_scraper/data/full_repos/712873309
git clone --depth 1 --no-tags https://github.com/luangalindo1/semaforo_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/712504761
git clone --depth 1 --no-tags https://github.com/crispy245/tt05-4-Bit-CSA-2-Stage-Pipelined-Multiplier-Crispo.git f:/verilog_sva_gh_scraper/data/full_repos/713552162
git clone --depth 1 --no-tags https://github.com/veri9ood100/N-x-N-Matrix-Multiplicator.git f:/verilog_sva_gh_scraper/data/full_repos/714903827
git clone --depth 1 --no-tags https://github.com/otabek7/Datapath_Components_2.git f:/verilog_sva_gh_scraper/data/full_repos/713578654
git clone --depth 1 --no-tags https://github.com/Aarush-Kashyap-221CS201/S2-T17-Binary-Arcade.git f:/verilog_sva_gh_scraper/data/full_repos/709815450
git clone --depth 1 --no-tags https://github.com/Dhanush0804/DDS_Project_S2-T21.git f:/verilog_sva_gh_scraper/data/full_repos/709825949
git clone --depth 1 --no-tags https://github.com/rejunity/tt05-spiking-neural-net.git f:/verilog_sva_gh_scraper/data/full_repos/712425086
git clone --depth 1 --no-tags https://github.com/aniket-mtr/LED-Chaser-Game-1-.git f:/verilog_sva_gh_scraper/data/full_repos/712049006
git clone --depth 1 --no-tags https://github.com/GU-Student-Projects/CPEN230.git f:/verilog_sva_gh_scraper/data/full_repos/708565679
git clone --depth 1 --no-tags https://github.com/Peemgithub/Pong-project.git f:/verilog_sva_gh_scraper/data/full_repos/715445742
git clone --depth 1 --no-tags https://github.com/JasperGrant/S-Machine-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/709928684
git clone --depth 1 --no-tags https://github.com/islameehassan/Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/713472250
git clone --depth 1 --no-tags https://github.com/AntonioKaram/Final-Project-LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/710123334
git clone --depth 1 --no-tags https://github.com/RaymondMeng/Cryptographic-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/714143969
git clone --depth 1 --no-tags https://github.com/hellp002/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/714859723
git clone --depth 1 --no-tags https://github.com/nbiancolin/whack-an-engineer.git f:/verilog_sva_gh_scraper/data/full_repos/714765564
git clone --depth 1 --no-tags https://github.com/waterloo-rocketry/aprecv.git f:/verilog_sva_gh_scraper/data/full_repos/714494574
git clone --depth 1 --no-tags https://github.com/rllycool/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/713990716
git clone --depth 1 --no-tags https://github.com/aleferri/dust16.git f:/verilog_sva_gh_scraper/data/full_repos/710049717
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-09-Demultiplexer-Gate-Level-Modelling-.git f:/verilog_sva_gh_scraper/data/full_repos/708282759
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-7.git f:/verilog_sva_gh_scraper/data/full_repos/709508596
git clone --depth 1 --no-tags https://github.com/youmustcreate/crc.git f:/verilog_sva_gh_scraper/data/full_repos/709428345
git clone --depth 1 --no-tags https://github.com/TeinkBR/ExtendedKalmanFilter.git f:/verilog_sva_gh_scraper/data/full_repos/710296794
git clone --depth 1 --no-tags https://github.com/ZiaulChoudhury/memTest.git f:/verilog_sva_gh_scraper/data/full_repos/710204369
git clone --depth 1 --no-tags https://github.com/LuccianoSileo/Estructuras.git f:/verilog_sva_gh_scraper/data/full_repos/707998815
git clone --depth 1 --no-tags https://github.com/wilfredkisku/COUNTER_CARAVEL_PROJ.git f:/verilog_sva_gh_scraper/data/full_repos/708162437
git clone --depth 1 --no-tags https://github.com/serega-drakon/LZA_module.git f:/verilog_sva_gh_scraper/data/full_repos/708783558
git clone --depth 1 --no-tags https://github.com/tsangr212/DSD_final.git f:/verilog_sva_gh_scraper/data/full_repos/707990100
git clone --depth 1 --no-tags https://github.com/Sevenlee888/ISP.git f:/verilog_sva_gh_scraper/data/full_repos/709114771
git clone --depth 1 --no-tags https://github.com/advanehs/shree_ganesha_chip.git f:/verilog_sva_gh_scraper/data/full_repos/710458539
git clone --depth 1 --no-tags https://github.com/Hassan-2k03/LED-Display.git f:/verilog_sva_gh_scraper/data/full_repos/713680378
git clone --depth 1 --no-tags https://github.com/aishwarya-2511/fifo_ffvdd.git f:/verilog_sva_gh_scraper/data/full_repos/710209376
git clone --depth 1 --no-tags https://github.com/hh001-creator/8_point_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/715693608
git clone --depth 1 --no-tags https://github.com/Arnella16/DDS-Mini-Project-23-24.git f:/verilog_sva_gh_scraper/data/full_repos/712215571
git clone --depth 1 --no-tags https://github.com/algofoogle/raybox-zero-caravel.git f:/verilog_sva_gh_scraper/data/full_repos/711348221
git clone --depth 1 --no-tags https://github.com/AKV-cloud/UART.git f:/verilog_sva_gh_scraper/data/full_repos/713265526
git clone --depth 1 --no-tags https://github.com/HilloTS/Mips-Equipo-1.git f:/verilog_sva_gh_scraper/data/full_repos/712026633
git clone --depth 1 --no-tags https://github.com/sangameshgirne/verilog_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/708931071
git clone --depth 1 --no-tags https://github.com/CanadianDesk/FPGA_human_benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/715809772
git clone --depth 1 --no-tags https://github.com/proppy/tt05-bytebeat.git f:/verilog_sva_gh_scraper/data/full_repos/712824797
git clone --depth 1 --no-tags https://github.com/Muncherkin/tt_um_muncherkin_lioncage.git f:/verilog_sva_gh_scraper/data/full_repos/713281415
git clone --depth 1 --no-tags https://github.com/jeffdi/tt-test.git f:/verilog_sva_gh_scraper/data/full_repos/713236108
git clone --depth 1 --no-tags https://github.com/nfjesifb/Leaky_Integrate_Fire_Neuron_Model.git f:/verilog_sva_gh_scraper/data/full_repos/713234523
git clone --depth 1 --no-tags https://github.com/diferential/tt05-ringy.git f:/verilog_sva_gh_scraper/data/full_repos/714300976
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/Division_nonrest.git f:/verilog_sva_gh_scraper/data/full_repos/714568053
git clone --depth 1 --no-tags https://github.com/itu-itis21-kurtulusu20/A-basic-computer-designed-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/711217246
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC_ELECTRONICA_MEXICALI.git f:/verilog_sva_gh_scraper/data/full_repos/711725746
git clone --depth 1 --no-tags https://github.com/sharminakthar/Labs-1.2.git f:/verilog_sva_gh_scraper/data/full_repos/713396667
git clone --depth 1 --no-tags https://github.com/Rohitkadam31/iiitb_r2_4bit_bm-Rohit.git f:/verilog_sva_gh_scraper/data/full_repos/715105367
git clone --depth 1 --no-tags https://github.com/noritsuna/micro_irritating_maze.git f:/verilog_sva_gh_scraper/data/full_repos/714921803
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/Soc_design_Lab4-2.git f:/verilog_sva_gh_scraper/data/full_repos/714921334
git clone --depth 1 --no-tags https://github.com/davidDldu28/my_chip.git f:/verilog_sva_gh_scraper/data/full_repos/712195431
git clone --depth 1 --no-tags https://github.com/nurirfansyah/aigen_SDM_DAC_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/715320389
git clone --depth 1 --no-tags https://github.com/joshuanieh/SoC_Lab_4-2.git f:/verilog_sva_gh_scraper/data/full_repos/714221289
git clone --depth 1 --no-tags https://github.com/farug/rapor.git f:/verilog_sva_gh_scraper/data/full_repos/711799890
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC_ELECTRONICA_2023.git f:/verilog_sva_gh_scraper/data/full_repos/711760119
git clone --depth 1 --no-tags https://github.com/francabrera0/MIPS_Processor_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/714631594
git clone --depth 1 --no-tags https://github.com/justgotothedesk/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/708376631
git clone --depth 1 --no-tags https://github.com/Cam2024/FPGA_VerilogHDL_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/715087230
git clone --depth 1 --no-tags https://github.com/RookieT0T/Single_Cycle_Processor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/709654371
git clone --depth 1 --no-tags https://github.com/Star-Never-Falls/UCAS-CA-Lab-2023.git f:/verilog_sva_gh_scraper/data/full_repos/715024486
git clone --depth 1 --no-tags https://github.com/DayDayKim/cxlssd_hal.git f:/verilog_sva_gh_scraper/data/full_repos/710334845
