Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MaiModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MaiModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MaiModule"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MaiModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\projects\diploma\buisnes\current\tcspcs_about\PICOBLAZE_MAIN\Current_pb\frimwares\0.12\0\coderom.vhd" into library work
Parsing package <jtag_loader_pkg>.
Parsing package body <jtag_loader_pkg>.
Parsing entity <coderom>.
Parsing architecture <low_level_definition> of entity <coderom>.
Parsing entity <jtag_loader_6>.
Parsing architecture <Behavioral> of entity <jtag_loader_6>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\main_distribution_system.vhd" into library work
Parsing entity <main_distribution_system>.
Parsing architecture <main_distribution_system_arch> of entity <main_distribution_system>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\kcpsm6.vhd" into library work
Parsing entity <kcpsm6>.
Parsing architecture <low_level_definition> of entity <kcpsm6>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\IMux4x1x8.vhf" into library work
Parsing entity <M4_1E_HXILINX_IMux4x1x8>.
Parsing architecture <M4_1E_HXILINX_IMux4x1x8_V> of entity <m4_1e_hxilinx_imux4x1x8>.
Parsing entity <IMux4x1x8>.
Parsing architecture <BEHAVIORAL> of entity <imux4x1x8>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\CB2RE_cr.vhf" into library work
Parsing entity <CB2RE_cr>.
Parsing architecture <BEHAVIORAL> of entity <cb2re_cr>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\blk_mem_gen_v6_1.vhd" into library work
Parsing entity <blk_mem_gen_v6_1>.
Parsing architecture <blk_mem_gen_v6_1_a> of entity <blk_mem_gen_v6_1>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\adc_drive.vhd" into library work
Parsing entity <adc_drive>.
Parsing architecture <adc_drive_arch> of entity <adc_drive>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\ZeroByte.vhf" into library work
Parsing entity <ZeroByte>.
Parsing architecture <BEHAVIORAL> of entity <zerobyte>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\WindowProcessing.vhd" into library work
Parsing entity <WindowProcessing>.
Parsing architecture <BEHAVIORAL> of entity <windowprocessing>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\SPI_Wraper.vhf" into library work
Parsing entity <SR8CLE_HXILINX_SPI_Wraper>.
Parsing architecture <Behavioral> of entity <sr8cle_hxilinx_spi_wraper>.
Parsing entity <SR8CE_HXILINX_SPI_Wraper>.
Parsing architecture <Behavioral> of entity <sr8ce_hxilinx_spi_wraper>.
Parsing entity <CB4RE_HXILINX_SPI_Wraper>.
Parsing architecture <CB4RE_HXILINX_SPI_Wraper_V> of entity <cb4re_hxilinx_spi_wraper>.
Parsing entity <SPIinterface_MUSER_SPI_Wraper>.
Parsing architecture <BEHAVIORAL> of entity <spiinterface_muser_spi_wraper>.
Parsing entity <SPI_Wraper>.
Parsing architecture <BEHAVIORAL> of entity <spi_wraper>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\PicoblazeInterface.vhf" into library work
Parsing entity <FD8CE_HXILINX_PicoblazeInterface>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_picoblazeinterface>.
Parsing entity <M4_1E_HXILINX_PicoblazeInterface>.
Parsing architecture <M4_1E_HXILINX_PicoblazeInterface_V> of entity <m4_1e_hxilinx_picoblazeinterface>.
Parsing entity <FD8RE_HXILINX_PicoblazeInterface>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_picoblazeinterface>.
Parsing entity <AND8_HXILINX_PicoblazeInterface>.
Parsing architecture <AND8_HXILINX_PicoblazeInterface_V> of entity <and8_hxilinx_picoblazeinterface>.
Parsing entity <IMux4x1x8_MUSER_PicoblazeInterface>.
Parsing architecture <BEHAVIORAL> of entity <imux4x1x8_muser_picoblazeinterface>.
Parsing entity <PicoblazeInterface>.
Parsing architecture <BEHAVIORAL> of entity <picoblazeinterface>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\event_handler.vhf" into library work
Parsing entity <CB2RE_cr_MUSER_event_handler>.
Parsing architecture <BEHAVIORAL> of entity <cb2re_cr_muser_event_handler>.
Parsing entity <event_handler>.
Parsing architecture <BEHAVIORAL> of entity <event_handler>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\curr_w_addr.vhf" into library work
Parsing entity <FD8CE_HXILINX_curr_w_addr>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_curr_w_addr>.
Parsing entity <M4_1E_HXILINX_curr_w_addr>.
Parsing architecture <M4_1E_HXILINX_curr_w_addr_V> of entity <m4_1e_hxilinx_curr_w_addr>.
Parsing entity <IMux4x1x8_MUSER_curr_w_addr>.
Parsing architecture <BEHAVIORAL> of entity <imux4x1x8_muser_curr_w_addr>.
Parsing entity <curr_w_addr>.
Parsing architecture <BEHAVIORAL> of entity <curr_w_addr>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\counter_16.vhd" into library work
Parsing entity <counter_16>.
Parsing architecture <arch_counter> of entity <counter_16>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" into library work
Parsing entity <bRAM_module2>.
Parsing architecture <bRAM_arch> of entity <bram_module2>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\autoinc_bramAddr.vhf" into library work
Parsing entity <CB8CLE_HXILINX_autoinc_bramAddr>.
Parsing architecture <Behavioral> of entity <cb8cle_hxilinx_autoinc_bramaddr>.
Parsing entity <autoinc_bramAddr>.
Parsing architecture <BEHAVIORAL> of entity <autoinc_bramaddr>.
Parsing VHDL file "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" into library work
Parsing entity <FD8CE_HXILINX_MaiModule>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_maimodule>.
Parsing entity <OBUF4_HXILINX_MaiModule>.
Parsing architecture <OBUF4_HXILINX_MaiModule_V> of entity <obuf4_hxilinx_maimodule>.
Parsing entity <CB8CLE_HXILINX_MaiModule>.
Parsing architecture <Behavioral> of entity <cb8cle_hxilinx_maimodule>.
Parsing entity <SR8CLE_HXILINX_MaiModule>.
Parsing architecture <Behavioral> of entity <sr8cle_hxilinx_maimodule>.
Parsing entity <M4_1E_HXILINX_MaiModule>.
Parsing architecture <M4_1E_HXILINX_MaiModule_V> of entity <m4_1e_hxilinx_maimodule>.
Parsing entity <SR8CE_HXILINX_MaiModule>.
Parsing architecture <Behavioral> of entity <sr8ce_hxilinx_maimodule>.
Parsing entity <FD8RE_HXILINX_MaiModule>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_maimodule>.
Parsing entity <CB4RE_HXILINX_MaiModule>.
Parsing architecture <CB4RE_HXILINX_MaiModule_V> of entity <cb4re_hxilinx_maimodule>.
Parsing entity <AND8_HXILINX_MaiModule>.
Parsing architecture <AND8_HXILINX_MaiModule_V> of entity <and8_hxilinx_maimodule>.
Parsing entity <SPIinterface_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <spiinterface_muser_maimodule>.
Parsing entity <SPI_Wraper_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <spi_wraper_muser_maimodule>.
Parsing entity <ZeroByte_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <zerobyte_muser_maimodule>.
Parsing entity <IMux4x1x8_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <imux4x1x8_muser_maimodule>.
Parsing entity <curr_w_addr_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <curr_w_addr_muser_maimodule>.
Parsing entity <CB2RE_cr_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <cb2re_cr_muser_maimodule>.
Parsing entity <event_handler_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <event_handler_muser_maimodule>.
Parsing entity <autoinc_bramAddr_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <autoinc_bramaddr_muser_maimodule>.
Parsing entity <PicoblazeInterface_MUSER_MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <picoblazeinterface_muser_maimodule>.
Parsing entity <MaiModule>.
Parsing architecture <BEHAVIORAL> of entity <maimodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OBUF4_HXILINX_MaiModule> (architecture <OBUF4_HXILINX_MaiModule_V>) from library <work>.

Elaborating entity <counter_16> (architecture <arch_counter>) from library <work>.

Elaborating entity <bRAM_module2> (architecture <bRAM_arch>) from library <work>.

Elaborating entity <blk_mem_gen_v6_1> (architecture <blk_mem_gen_v6_1_a>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" Line 130: Assignment to flag1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" Line 240: Assignment to web0dbug_buff ignored, since the identifier is never used

Elaborating entity <IMux4x1x8_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_MaiModule> (architecture <M4_1E_HXILINX_MaiModule_V>) from library <work>.
INFO:HDLCompiler:679 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 203. Case statement is complete. others clause is never selected

Elaborating entity <event_handler_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <adc_drive> (architecture <adc_drive_arch>) from library <work>.

Elaborating entity <main_distribution_system> (architecture <main_distribution_system_arch>) from library <work>.

Elaborating entity <CB2RE_cr_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:439 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 2457: Formal port data_out_ftd_ioi of mode inout cannot be associated with actual port data_out_ftd_ioi of mode out
INFO:HDLCompiler:1408 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 1678. data_out_ftd_ioi is declared here

Elaborating entity <PicoblazeInterface_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD8CE_HXILINX_MaiModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD8RE_HXILINX_MaiModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND8_HXILINX_MaiModule> (architecture <AND8_HXILINX_MaiModule_V>) from library <work>.

Elaborating entity <kcpsm6> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <coderom> (architecture <low_level_definition>) with generics from library <work>.
WARNING:HDLCompiler:634 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 1690: Net <dataFromFlash[7]> does not have a driver.
INFO:HDLCompiler:1408 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 1678. data_out_ftd_ioi is declared here

Elaborating entity <autoinc_bramAddr_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB8CLE_HXILINX_MaiModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <curr_w_addr_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ZeroByte_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <WindowProcessing> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\WindowProcessing.vhd" Line 97: Assignment to flag ignored, since the identifier is never used

Elaborating entity <SPI_Wraper_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SPIinterface_MUSER_MaiModule> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SR8CLE_HXILINX_MaiModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <SR8CE_HXILINX_MaiModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB4RE_HXILINX_MaiModule> (architecture <CB4RE_HXILINX_MaiModule_V>) from library <work>.
WARNING:HDLCompiler:634 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 532: Net <WR> does not have a driver.
WARNING:HDLCompiler:634 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 2306: Net <b_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" Line 2308: Net <controlBus[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "HU_SET = XLXI_14_21" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_22" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_23" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_24" for instance <XLXI_17>.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2590: Output port <c_out> of the instance <XLXI_85> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2598: Output port <present0> of the instance <XLXI_94> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2598: Output port <present1> of the instance <XLXI_94> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2598: Output port <web0dbug> of the instance <XLXI_94> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2638: Output port <s0_dbg> of the instance <XLXI_97> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2638: Output port <s1_dbg> of the instance <XLXI_97> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2656: Output port <s0_dbg> of the instance <XLXI_98> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2656: Output port <s1_dbg> of the instance <XLXI_98> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2674: Output port <s0_dbg> of the instance <XLXI_100> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2674: Output port <s1_dbg> of the instance <XLXI_100> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2692: Output port <s0_dbg> of the instance <XLXI_101> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2692: Output port <s1_dbg> of the instance <XLXI_101> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2710: Output port <data_from_FTDI> of the instance <XLXI_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2710: Output port <ProgAddr> of the instance <XLXI_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2710: Output port <IRQAck> of the instance <XLXI_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2710: Output port <PB_INt0> of the instance <XLXI_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2710: Output port <PB_INt1> of the instance <XLXI_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2710: Output port <presentFTDIControl> of the instance <XLXI_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2778: Output port <G> of the instance <XLXI_296> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2781: Output port <G> of the instance <XLXI_297> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2784: Output port <G> of the instance <XLXI_298> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2803: Output port <window_flag> of the instance <XLXI_304> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2803: Output port <test_pin> of the instance <XLXI_304> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2837: Output port <Byte_From_Flash> of the instance <XLXI_325> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <controlBus<7:3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <b_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <MaiModule> synthesized.

Synthesizing Unit <OBUF4_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Summary:
	no macro.
Unit <OBUF4_HXILINX_MaiModule> synthesized.

Synthesizing Unit <counter_16>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\counter_16.vhd".
    Found 13-bit register for signal <r_reg_low>.
    Found 1-bit register for signal <eventLow>.
    Found 16-bit register for signal <r_reg>.
    Found 16-bit adder for signal <r_next> created at line 1241.
    Found 13-bit adder for signal <r_next_low> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <counter_16> synthesized.

Synthesizing Unit <bRAM_module2>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd".
WARNING:Xst:647 - Input <ready_bus<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <main_bus4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bramEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" line 64: Output port <douta> of the instance <first_bram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" line 81: Output port <douta> of the instance <second_bram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" line 98: Output port <douta> of the instance <third_bram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\bRAM_module2.vhd" line 115: Output port <douta> of the instance <option_bram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset_bus<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <present1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <state_reg>.
    Found 1-bit register for signal <reset_bus<2>>.
    Found 1-bit register for signal <reset_bus<1>>.
    Found 1-bit register for signal <reset_bus<0>>.
    Found 16-bit register for signal <addra_reg_u>.
    Found 1-bit register for signal <enable>.
    Found 32-bit register for signal <data_pack>.
    Found 8-bit register for signal <doutb_ctrl>.
    Found 4-bit register for signal <web>.
    Found 13-bit register for signal <internal_rd_index>.
    Found 8-bit register for signal <dinb_buff>.
    Found 8-bit register for signal <dinb_ctrl_shifted>.
    Found 1-bit register for signal <memOverflowFlag>.
INFO:Xst:1799 - State write4 is never reached in FSM <state_reg>.
INFO:Xst:1799 - State wait2 is never reached in FSM <state_reg>.
INFO:Xst:1799 - State wait3 is never reached in FSM <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 196                                            |
    | Inputs             | 16                                             |
    | Outputs            | 7                                              |
    | Clock              | clka (rising_edge)                             |
    | Reset              | reset_c (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | read1                                          |
    | Power Up State     | read1                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <addra_reg_u[15]_GND_8_o_add_16_OUT> created at line 1241.
    Found 8-bit 4-to-1 multiplexer for signal <PWR_8_o_doutb1[7]_mux_50_OUT> created at line 215.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bRAM_module2> synthesized.

Synthesizing Unit <IMux4x1x8_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "HU_SET = XLXI_1_3" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_4" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_5" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_6" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_7" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_8" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_9" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_10" for instance <XLXI_8>.
    Set property "INIT = FF0C" for instance <XLXI_38>.
    Summary:
	no macro.
Unit <IMux4x1x8_MUSER_MaiModule> synthesized.

Synthesizing Unit <M4_1E_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 198.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_MaiModule> synthesized.

Synthesizing Unit <event_handler_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 1373: Output port <CarryOut> of the instance <XLXI_97> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 1373: Output port <Q0> of the instance <XLXI_97> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <event_handler_MUSER_MaiModule> synthesized.

Synthesizing Unit <adc_drive>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\adc_drive.vhd".
    Found 1-bit register for signal <adc_reset>.
    Found 1-bit register for signal <cs>.
    Found 4-bit register for signal <c_reg>.
    Found 12-bit register for signal <d_reg>.
    Found 2-bit register for signal <state_reg>.
    Found 1-bit register for signal <ready>.
INFO:Xst:1799 - State start is never reached in FSM <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | sCLK (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <c_reg[3]_GND_13_o_add_3_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_13_o_attached_signal_MUX_129_o> created at line 45.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_13_o_GND_13_o_MUX_133_o> created at line 45.
    Found 4-bit comparator lessequal for signal <c_reg[3]_PWR_13_o_LessThan_5_o> created at line 53
    Found 4-bit comparator lessequal for signal <GND_13_o_c_reg[3]_LessThan_7_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <adc_drive> synthesized.

Synthesizing Unit <main_distribution_system>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\main_distribution_system.vhd".
    Found 1-bit register for signal <int_sig0>.
    Found 1-bit register for signal <err>.
    Found 1-bit register for signal <int_sig1>.
    Found 1-bit register for signal <attached_signal>.
    Found 16-bit register for signal <counter_out>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <main_distribution_system> synthesized.

Synthesizing Unit <CB2RE_cr_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Summary:
	no macro.
Unit <CB2RE_cr_MUSER_MaiModule> synthesized.

Synthesizing Unit <PicoblazeInterface_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "HU_SET = XLXI_113_18" for instance <XLXI_113>.
    Set property "INIT = 0000" for instance <XLXI_205>.
    Set property "HU_SET = XLXI_210_17" for instance <XLXI_210>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_223>.
    Set property "SLEW = SLOW" for instance <XLXI_223>.
    Set property "DRIVE = 12" for instance <XLXI_223>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_223>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_223>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_224>.
    Set property "SLEW = SLOW" for instance <XLXI_224>.
    Set property "DRIVE = 12" for instance <XLXI_224>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_224>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_224>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_225>.
    Set property "SLEW = SLOW" for instance <XLXI_225>.
    Set property "DRIVE = 12" for instance <XLXI_225>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_225>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_225>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_226>.
    Set property "SLEW = SLOW" for instance <XLXI_226>.
    Set property "DRIVE = 12" for instance <XLXI_226>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_226>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_226>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_227>.
    Set property "SLEW = SLOW" for instance <XLXI_227>.
    Set property "DRIVE = 12" for instance <XLXI_227>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_227>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_227>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_228>.
    Set property "SLEW = SLOW" for instance <XLXI_228>.
    Set property "DRIVE = 12" for instance <XLXI_228>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_228>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_228>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_229>.
    Set property "SLEW = SLOW" for instance <XLXI_229>.
    Set property "DRIVE = 12" for instance <XLXI_229>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_229>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_229>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_230>.
    Set property "SLEW = SLOW" for instance <XLXI_230>.
    Set property "DRIVE = 12" for instance <XLXI_230>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_230>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_230>.
    Set property "HU_SET = XLXI_269_15" for instance <XLXI_269>.
    Set property "HU_SET = XLXI_271_19" for instance <XLXI_271>.
    Set property "HU_SET = XLXI_292_16" for instance <XLXI_292>.
    Set property "HU_SET = XLXI_473_20" for instance <XLXI_473>.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 1917: Output port <Present> of the instance <XLXI_142> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 2072: Output port <k_write_strobe> of the instance <XLXI_419> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dataFromFlash> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <PicoblazeInterface_MUSER_MaiModule> synthesized.

Synthesizing Unit <FD8CE_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_MaiModule> synthesized.

Synthesizing Unit <FD8RE_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8RE_HXILINX_MaiModule> synthesized.

Synthesizing Unit <AND8_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_MaiModule> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\kcpsm6.vhd".
        hwbuild = "00000000"
        interrupt_vector = "001111111111"
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <coderom>.
    Related source file is "D:\projects\diploma\buisnes\current\tcspcs_about\PICOBLAZE_MAIN\Current_pb\frimwares\0.12\0\coderom.vhd".
        C_FAMILY = "S6"
        C_RAM_SIZE_KWORDS = 1
        C_JTAG_LOADER_ENABLE = 0
    Summary:
	no macro.
Unit <coderom> synthesized.

Synthesizing Unit <autoinc_bramAddr_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_14" for instance <XLXI_3>.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 1505: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 1515: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 1515: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <autoinc_bramAddr_MUSER_MaiModule> synthesized.

Synthesizing Unit <CB8CLE_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 8-bit register for signal <COUNT>.
    Found 8-bit adder for signal <COUNT[7]_GND_52_o_add_0_OUT> created at line 119.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <CB8CLE_HXILINX_MaiModule> synthesized.

Synthesizing Unit <curr_w_addr_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "HU_SET = XLXI_27_11" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_93_12" for instance <XLXI_93>.
    Summary:
	no macro.
Unit <curr_w_addr_MUSER_MaiModule> synthesized.

Synthesizing Unit <ZeroByte_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Summary:
	no macro.
Unit <ZeroByte_MUSER_MaiModule> synthesized.

Synthesizing Unit <WindowProcessing>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\WindowProcessing.vhd".
WARNING:Xst:647 - Input <at_sig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <start_LSB>.
    Found 8-bit register for signal <stop_MSB>.
    Found 8-bit register for signal <stop_LSB>.
    Found 1-bit register for signal <window_flag_int>.
    Found 1-bit register for signal <window_mode>.
    Found 4-bit register for signal <ready>.
    Found 4-bit register for signal <reset_out_of_bound>.
    Found 1-bit register for signal <window>.
    Found 16-bit register for signal <count_next>.
    Found 4-bit register for signal <ready_enable>.
    Found 8-bit register for signal <start_MSB>.
    Found 16-bit adder for signal <count[15]_GND_55_o_add_17_OUT> created at line 107.
    Found 16-bit comparator greater for signal <n0030> created at line 115
    Found 16-bit comparator lessequal for signal <n0052> created at line 142
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <WindowProcessing> synthesized.

Synthesizing Unit <SPI_Wraper_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "INIT = 1" for instance <XLXI_333>.
WARNING:Xst:653 - Signal <WR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <SPI_Wraper_MUSER_MaiModule> synthesized.

Synthesizing Unit <SPIinterface_MUSER_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_12_1" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_15_2" for instance <XLXI_15>.
    Set property "INIT = F" for instance <XLXI_15>.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 479: Output port <CEO> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 479: Output port <Q1> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 479: Output port <Q2> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf" line 479: Output port <Q3> of the instance <XLXI_15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SPIinterface_MUSER_MaiModule> synthesized.

Synthesizing Unit <SR8CLE_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 8-bit register for signal <q_tmp>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SR8CLE_HXILINX_MaiModule> synthesized.

Synthesizing Unit <SR8CE_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 8-bit register for signal <q_tmp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SR8CE_HXILINX_MaiModule> synthesized.

Synthesizing Unit <CB4RE_HXILINX_MaiModule>.
    Related source file is "D:\projects\diploma\buisnes\current\spartan6_tcspc\MaiModule.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_60_o_add_0_OUT> created at line 313.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4RE_HXILINX_MaiModule> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 13-bit adder                                          : 1
 16-bit adder                                          : 3
 4-bit adder                                           : 5
 8-bit adder                                           : 2
# Registers                                            : 75
 1-bit register                                        : 37
 12-bit register                                       : 4
 13-bit register                                       : 2
 16-bit register                                       : 7
 32-bit register                                       : 1
 4-bit register                                        : 9
 8-bit register                                        : 15
# Comparators                                          : 10
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 124
 1-bit 2-to-1 multiplexer                              : 80
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <blk_mem_gen_v6_1.ngc>.
Loading core <blk_mem_gen_v6_1> for timing and area information for instance <first_bram>.
Loading core <blk_mem_gen_v6_1> for timing and area information for instance <second_bram>.
Loading core <blk_mem_gen_v6_1> for timing and area information for instance <third_bram>.
Loading core <blk_mem_gen_v6_1> for timing and area information for instance <option_bram>.
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x9.ram in unit blk_mem_gen_v6_1 of type RAMB16_S9_S36 has been replaced by RAMB16BWER
WARNING:Xst:1290 - Hierarchical block <XLXI_12> is unconnected in block <XLXI_321>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_113> is unconnected in block <XLXI_103>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <Q_3> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_4> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_out_of_bound_3> (without init value) has a constant value of 0 in block <XLXI_304>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <internal_rd_index_0> of sequential type is unconnected in block <XLXI_94>.
WARNING:Xst:2677 - Node <internal_rd_index_1> of sequential type is unconnected in block <XLXI_94>.
WARNING:Xst:2404 -  FFs/Latches <reset_out_of_bound<3:3>> (without init value) have a constant value of 0 in block <WindowProcessing>.

Synthesizing (advanced) Unit <CB4RE_HXILINX_MaiModule>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4RE_HXILINX_MaiModule> synthesized (advanced).

Synthesizing (advanced) Unit <CB8CLE_HXILINX_MaiModule>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB8CLE_HXILINX_MaiModule> synthesized (advanced).

Synthesizing (advanced) Unit <WindowProcessing>.
The following registers are absorbed into counter <count_next>: 1 register on signal <count_next>.
Unit <WindowProcessing> synthesized (advanced).

Synthesizing (advanced) Unit <adc_drive>.
The following registers are absorbed into counter <c_reg>: 1 register on signal <c_reg>.
Unit <adc_drive> synthesized (advanced).

Synthesizing (advanced) Unit <bRAM_module2>.
The following registers are absorbed into counter <addra_reg_u>: 1 register on signal <addra_reg_u>.
Unit <bRAM_module2> synthesized (advanced).

Synthesizing (advanced) Unit <counter_16>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
The following registers are absorbed into counter <r_reg_low>: 1 register on signal <r_reg_low>.
Unit <counter_16> synthesized (advanced).
WARNING:Xst:2677 - Node <internal_rd_index_0> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <internal_rd_index_1> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <ready_enable_3> of sequential type is unconnected in block <WindowProcessing>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 11
 13-bit up counter                                     : 1
 16-bit up counter                                     : 3
 4-bit up counter                                      : 5
 8-bit up counter                                      : 2
# Registers                                            : 404
 Flip-Flops                                            : 404
# Comparators                                          : 10
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 124
 1-bit 2-to-1 multiplexer                              : 83
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_98/XLXI_84/FSM_1> on signal <state_reg[1:2]> with user encoding.
Optimizing FSM <XLXI_100/XLXI_84/FSM_1> on signal <state_reg[1:2]> with user encoding.
Optimizing FSM <XLXI_101/XLXI_84/FSM_1> on signal <state_reg[1:2]> with user encoding.
Optimizing FSM <XLXI_97/XLXI_84/FSM_1> on signal <state_reg[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 start    | unreached
 shifting | 10
 hold     | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_94/FSM_0> on signal <state_reg[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 read1  | 000
 write1 | 001
 write2 | 010
 write3 | 011
 write4 | unreached
 sleep  | 110
 wait1  | 111
 wait2  | unreached
 wait3  | unreached
--------------------
WARNING:Xst:2677 - Node <addra_reg_u_11> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <addra_reg_u_12> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <addra_reg_u_13> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <addra_reg_u_14> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <addra_reg_u_15> of sequential type is unconnected in block <bRAM_module2>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_5> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_6> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_7> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_8> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_9> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_10> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_11> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_85/r_reg_low_12> of sequential type is unconnected in block <MaiModule>.
INFO:Xst:2261 - The FF/Latch <state_reg_FSM_FFd2> in Unit <adc_drive> is equivalent to the following FF/Latch, which will be removed : <ready> 

Optimizing unit <OBUF4_HXILINX_MaiModule> ...

Optimizing unit <autoinc_bramAddr_MUSER_MaiModule> ...

Optimizing unit <curr_w_addr_MUSER_MaiModule> ...

Optimizing unit <IMux4x1x8_MUSER_MaiModule> ...

Optimizing unit <FD8CE_HXILINX_MaiModule> ...

Optimizing unit <SPI_Wraper_MUSER_MaiModule> ...

Optimizing unit <SPIinterface_MUSER_MaiModule> ...

Optimizing unit <SR8CE_HXILINX_MaiModule> ...

Optimizing unit <PicoblazeInterface_MUSER_MaiModule> ...

Optimizing unit <FD8RE_HXILINX_MaiModule> ...

Optimizing unit <kcpsm6> ...

Optimizing unit <MaiModule> ...

Optimizing unit <main_distribution_system> ...

Optimizing unit <adc_drive> ...

Optimizing unit <bRAM_module2> ...

Optimizing unit <CB8CLE_HXILINX_MaiModule> ...

Optimizing unit <M4_1E_HXILINX_MaiModule> ...

Optimizing unit <WindowProcessing> ...

Optimizing unit <SR8CLE_HXILINX_MaiModule> ...

Optimizing unit <CB4RE_HXILINX_MaiModule> ...

Optimizing unit <AND8_HXILINX_MaiModule> ...
WARNING:Xst:1426 - The value init of the FF/Latch Q_5 hinder the constant cleaning in the block XLXI_272/XLXI_27.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <Q_3> has a constant value of 0 in block <XLXI_272/XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_4> has a constant value of 0 in block <XLXI_272/XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <XLXI_272/XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_272/XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_272/XLXI_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <XLXI_272/XLXI_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/err> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_15> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_14> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_13> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_12> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_11> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_10> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_9> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_8> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_7> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_6> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_5> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_4> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_3> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_2> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_1> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_85/counter_out_0> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_11> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_10> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_9> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_8> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_7> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_6> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_5> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_4> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_3> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_2> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_1> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <XLXI_98/XLXI_84/d_reg_0> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <XLXI_260/XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_260/XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_260/XLXI_3>.
WARNING:Xst:2677 - Node <XLXI_304/ready_3> of sequential type is unconnected in block <MaiModule>.
WARNING:Xst:1290 - Hierarchical block <XLXI_325/XLXI_321/XLXI_12> is unconnected in block <MaiModule>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_103/XLXI_113> is unconnected in block <MaiModule>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <XLXI_94/data_pack_31> in Unit <MaiModule> is the opposite to the following FF/Latch, which will be removed : <XLXI_94/enable> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MaiModule, actual ratio is 11.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <MaiModule> :
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_7>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_6>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_5>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_4>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_3>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_2>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_1>.
	Found 2-bit shift register for signal <XLXI_94/dinb_ctrl_shifted_0>.
Unit <MaiModule> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 423
 Flip-Flops                                            : 423
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_103/XLXI_419/sync_sleep_flop> has a constant value of 0 in block <MaiModule>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MaiModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 741
#      AND2                        : 25
#      AND2B1                      : 1
#      AND4                        : 7
#      AND4B1                      : 3
#      AND4B2                      : 4
#      AND4B3                      : 3
#      AND4B4                      : 1
#      BUF                         : 23
#      GND                         : 7
#      INV                         : 40
#      LUT1                        : 52
#      LUT2                        : 32
#      LUT3                        : 57
#      LUT4                        : 92
#      LUT5                        : 21
#      LUT6                        : 101
#      LUT6_2                      : 50
#      MUXCY                       : 106
#      MUXF7                       : 3
#      OR2                         : 9
#      OR4                         : 3
#      VCC                         : 5
#      XORCY                       : 96
# FlipFlops/Latches                : 431
#      FD                          : 83
#      FDC                         : 22
#      FDCE                        : 84
#      FDE                         : 125
#      FDP                         : 8
#      FDR                         : 23
#      FDRE                        : 54
#      FDSE                        : 32
# RAMS                             : 11
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB16BWER                  : 5
# Shift Registers                  : 9
#      SRL16                       : 1
#      SRLC16E                     : 8
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 55
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             431  out of  11440     3%  
 Number of Slice LUTs:                  478  out of   5720     8%  
    Number used as Logic:               445  out of   5720     7%  
    Number used as Memory:               33  out of   1440     2%  
       Number used as RAM:               24
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    655
   Number with an unused Flip Flop:     224  out of    655    34%  
   Number with an unused LUT:           177  out of    655    27%  
   Number of fully used LUT-FF pairs:   254  out of    655    38%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  55  out of    102    53%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)                                | Load  |
---------------------------------------------+------------------------------------------------------+-------+
CLK80                                        | IBUF+BUFG                                            | 376   |
XLXI_97/XLXI_85/evt(XLXI_97/XLXI_85/evt1:O)  | NONE(*)(XLXI_97/XLXI_85/err)                         | 2     |
XLXI_101/XLXI_85/evt(XLXI_101/XLXI_85/evt1:O)| NONE(*)(XLXI_101/XLXI_85/err)                        | 2     |
XLXI_100/XLXI_85/evt(XLXI_100/XLXI_85/evt1:O)| NONE(*)(XLXI_100/XLXI_85/err)                        | 2     |
XLXI_98/XLXI_85/evt(XLXI_98/XLXI_85/evt1:O)  | NONE(*)(XLXI_98/XLXI_85/int_sig0)                    | 1     |
CLK_ADC_0_OBUF                               | BUFG                                                 | 20    |
CLK_ADC_1_OBUF                               | BUFG                                                 | 20    |
CLK_ADC_2_OBUF                               | BUFG                                                 | 20    |
clk_adc_3_OBUF                               | NONE(XLXI_98/XLXI_84/c_reg_3)                        | 8     |
XLXI_98/XLXI_97/XLXN_33                      | NONE(XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom)| 1     |
---------------------------------------------+------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 18.285ns (Maximum Frequency: 54.691MHz)
   Minimum input arrival time before clock: 7.614ns
   Maximum output required time after clock: 6.944ns
   Maximum combinational path delay: 4.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK80'
  Clock period: 18.285ns (frequency: 54.691MHz)
  Total number of paths / destination ports: 51823 / 1049
-------------------------------------------------------------------------
Delay:               18.285ns (Levels of Logic = 14)
  Source:            XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       XLXI_103/XLXI_419/zero_flag_flop (FF)
  Source Clock:      CLK80 rising
  Destination Clock: CLK80 rising

  Data Path: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_419/zero_flag_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA12   16   2.100   1.181  XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (XLXI_103/XLXN_1<12>)
     LUT6_2:I4->O5        28   0.710   1.883  XLXI_103/XLXI_419/data_path_loop[0].output_data.sy_kk_mux_lut (PORT_ID<0>)
     AND4B2:I1->O          1   0.279   1.112  XLXI_272/XLXI_6 (XLXI_272/XLXN_32)
     AND2:I1->O            1   0.279   1.137  XLXI_272/XLXI_7 (XLXI_272/XLXN_114)
     AND2:I0->O            8   0.254   1.399  XLXI_272/XLXI_24 (XLXI_272/enable0)
     OR4:I0->O             2   0.254   1.181  XLXI_272/XLXI_26/XLXI_37 (p_curr_w_addrr)
     OR4:I0->O             3   0.254   0.874  XLXI_96/XLXI_37 (presentToPBData)
     LUT4:I2->O            8   0.601   1.052  XLXI_103/XLXI_142/XLXI_38 (XLXI_103/XLXI_142/XLXN_75)
     begin scope: 'XLXI_103/XLXI_142/XLXI_2:S0'
     LUT5:I3->O            2   0.250   1.002  Mmux_O11 (O)
     end scope: 'XLXI_103/XLXI_142/XLXI_2:O'
     LUT6:I2->O            3   0.433   0.765  XLXI_103/XLXI_419/data_path_loop[1].alu_mux_lut (XLXI_103/XLXI_419/alu_result<1>)
     LUT6_2:I1->O6         1   0.710   0.000  XLXI_103/XLXI_419/lower_zero_lut (XLXI_103/XLXI_419/lower_zero_sel)
     MUXCY:S->O            1   0.215   0.000  XLXI_103/XLXI_419/lower_zero_muxcy (XLXI_103/XLXI_419/carry_lower_zero)
     MUXCY:CI->O           1   0.023   0.000  XLXI_103/XLXI_419/middle_zero_muxcy (XLXI_103/XLXI_419/carry_middle_zero)
     MUXCY:CI->O           1   0.262   0.000  XLXI_103/XLXI_419/upper_zero_muxcy (XLXI_103/XLXI_419/zero_flag_value)
     FDRE:D                    0.074          XLXI_103/XLXI_419/zero_flag_flop
    ----------------------------------------
    Total                     18.285ns (6.698ns logic, 11.586ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_97/XLXI_85/evt'
  Clock period: 1.364ns (frequency: 733.138MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.364ns (Levels of Logic = 0)
  Source:            XLXI_97/XLXI_85/int_sig0 (FF)
  Destination:       XLXI_97/XLXI_85/err (FF)
  Source Clock:      XLXI_97/XLXI_85/evt rising
  Destination Clock: XLXI_97/XLXI_85/evt rising

  Data Path: XLXI_97/XLXI_85/int_sig0 to XLXI_97/XLXI_85/err
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  XLXI_97/XLXI_85/int_sig0 (XLXI_97/XLXI_85/int_sig0)
     FDC:D                     0.074          XLXI_97/XLXI_85/err
    ----------------------------------------
    Total                      1.364ns (0.599ns logic, 0.765ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_101/XLXI_85/evt'
  Clock period: 1.364ns (frequency: 733.138MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.364ns (Levels of Logic = 0)
  Source:            XLXI_101/XLXI_85/int_sig0 (FF)
  Destination:       XLXI_101/XLXI_85/err (FF)
  Source Clock:      XLXI_101/XLXI_85/evt rising
  Destination Clock: XLXI_101/XLXI_85/evt rising

  Data Path: XLXI_101/XLXI_85/int_sig0 to XLXI_101/XLXI_85/err
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  XLXI_101/XLXI_85/int_sig0 (XLXI_101/XLXI_85/int_sig0)
     FDC:D                     0.074          XLXI_101/XLXI_85/err
    ----------------------------------------
    Total                      1.364ns (0.599ns logic, 0.765ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_100/XLXI_85/evt'
  Clock period: 1.364ns (frequency: 733.138MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.364ns (Levels of Logic = 0)
  Source:            XLXI_100/XLXI_85/int_sig0 (FF)
  Destination:       XLXI_100/XLXI_85/err (FF)
  Source Clock:      XLXI_100/XLXI_85/evt rising
  Destination Clock: XLXI_100/XLXI_85/evt rising

  Data Path: XLXI_100/XLXI_85/int_sig0 to XLXI_100/XLXI_85/err
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  XLXI_100/XLXI_85/int_sig0 (XLXI_100/XLXI_85/int_sig0)
     FDC:D                     0.074          XLXI_100/XLXI_85/err
    ----------------------------------------
    Total                      1.364ns (0.599ns logic, 0.765ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_98/XLXI_85/evt'
  Clock period: 2.528ns (frequency: 395.570MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.528ns (Levels of Logic = 1)
  Source:            XLXI_98/XLXI_85/int_sig0 (FF)
  Destination:       XLXI_98/XLXI_85/int_sig0 (FF)
  Source Clock:      XLXI_98/XLXI_85/evt rising
  Destination Clock: XLXI_98/XLXI_85/evt rising

  Data Path: XLXI_98/XLXI_85/int_sig0 to XLXI_98/XLXI_85/int_sig0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.765  XLXI_98/XLXI_85/int_sig0 (XLXI_98/XLXI_85/int_sig0)
     INV:I->O              1   0.255   0.681  XLXI_98/XLXI_85/int_sig0_inv1_INV_0 (XLXI_98/XLXI_85/int_sig0_inv)
     FDCE:CE                   0.302          XLXI_98/XLXI_85/int_sig0
    ----------------------------------------
    Total                      2.528ns (1.082ns logic, 1.446ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_ADC_0_OBUF'
  Clock period: 3.731ns (frequency: 268.025MHz)
  Total number of paths / destination ports: 121 / 35
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 1)
  Source:            XLXI_97/XLXI_84/state_reg_FSM_FFd2 (FF)
  Destination:       XLXI_97/XLXI_84/d_reg_11 (FF)
  Source Clock:      CLK_ADC_0_OBUF rising
  Destination Clock: CLK_ADC_0_OBUF rising

  Data Path: XLXI_97/XLXI_84/state_reg_FSM_FFd2 to XLXI_97/XLXI_84/d_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.525   1.582  XLXI_97/XLXI_84/state_reg_FSM_FFd2 (XLXI_97/XLXI_84/state_reg_FSM_FFd2)
     LUT6:I0->O           12   0.254   1.068  XLXI_97/XLXI_84/_n0075_inv1 (XLXI_97/XLXI_84/_n0075_inv)
     FDCE:CE                   0.302          XLXI_97/XLXI_84/d_reg_0
    ----------------------------------------
    Total                      3.731ns (1.081ns logic, 2.650ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_ADC_1_OBUF'
  Clock period: 3.580ns (frequency: 279.330MHz)
  Total number of paths / destination ports: 121 / 35
-------------------------------------------------------------------------
Delay:               3.580ns (Levels of Logic = 1)
  Source:            XLXI_101/XLXI_84/state_reg_FSM_FFd2 (FF)
  Destination:       XLXI_101/XLXI_84/d_reg_11 (FF)
  Source Clock:      CLK_ADC_1_OBUF rising
  Destination Clock: CLK_ADC_1_OBUF rising

  Data Path: XLXI_101/XLXI_84/state_reg_FSM_FFd2 to XLXI_101/XLXI_84/d_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.431  XLXI_101/XLXI_84/state_reg_FSM_FFd2 (XLXI_101/XLXI_84/state_reg_FSM_FFd2)
     LUT6:I0->O           12   0.254   1.068  XLXI_101/XLXI_84/_n0075_inv1 (XLXI_101/XLXI_84/_n0075_inv)
     FDCE:CE                   0.302          XLXI_101/XLXI_84/d_reg_0
    ----------------------------------------
    Total                      3.580ns (1.081ns logic, 2.499ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_ADC_2_OBUF'
  Clock period: 3.612ns (frequency: 276.855MHz)
  Total number of paths / destination ports: 121 / 35
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 1)
  Source:            XLXI_100/XLXI_84/state_reg_FSM_FFd2 (FF)
  Destination:       XLXI_100/XLXI_84/d_reg_11 (FF)
  Source Clock:      CLK_ADC_2_OBUF rising
  Destination Clock: CLK_ADC_2_OBUF rising

  Data Path: XLXI_100/XLXI_84/state_reg_FSM_FFd2 to XLXI_100/XLXI_84/d_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.463  XLXI_100/XLXI_84/state_reg_FSM_FFd2 (XLXI_100/XLXI_84/state_reg_FSM_FFd2)
     LUT6:I0->O           12   0.254   1.068  XLXI_100/XLXI_84/_n0075_inv1 (XLXI_100/XLXI_84/_n0075_inv)
     FDCE:CE                   0.302          XLXI_100/XLXI_84/d_reg_0
    ----------------------------------------
    Total                      3.612ns (1.081ns logic, 2.531ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_adc_3_OBUF'
  Clock period: 3.127ns (frequency: 319.795MHz)
  Total number of paths / destination ports: 38 / 12
-------------------------------------------------------------------------
Delay:               3.127ns (Levels of Logic = 2)
  Source:            XLXI_98/XLXI_84/c_reg_3 (FF)
  Destination:       XLXI_98/XLXI_84/cs (FF)
  Source Clock:      clk_adc_3_OBUF rising
  Destination Clock: clk_adc_3_OBUF rising

  Data Path: XLXI_98/XLXI_84/c_reg_3 to XLXI_98/XLXI_84/cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   0.912  XLXI_98/XLXI_84/c_reg_3 (XLXI_98/XLXI_84/c_reg_3)
     LUT2:I0->O            1   0.250   1.112  XLXI_98/XLXI_84/Mmux_PWR_13_o_attached_signal_MUX_129_o1_SW0 (N10)
     LUT6:I1->O            1   0.254   0.000  XLXI_98/XLXI_84/Mmux_PWR_13_o_attached_signal_MUX_129_o1 (XLXI_98/XLXI_84/PWR_13_o_attached_signal_MUX_129_o)
     FDP:D                     0.074          XLXI_98/XLXI_84/cs
    ----------------------------------------
    Total                      3.127ns (1.103ns logic, 2.024ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_98/XLXI_97/XLXN_33'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      XLXI_98/XLXI_97/XLXN_33 rising
  Destination Clock: XLXI_98/XLXI_97/XLXN_33 rising

  Data Path: XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom to XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom (XLXI_103/XLXI_422/n0016<15>)
     RAMB16BWER:DIB15          0.300          XLXI_103/XLXI_422/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_ADC_0_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            adc1 (PAD)
  Destination:       XLXI_97/XLXI_84/d_reg_0 (FF)
  Destination Clock: CLK_ADC_0_OBUF rising

  Data Path: adc1 to XLXI_97/XLXI_84/d_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  adc1_IBUF (adc1_IBUF)
     FDCE:D                    0.074          XLXI_97/XLXI_84/d_reg_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_ADC_1_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            adc2 (PAD)
  Destination:       XLXI_101/XLXI_84/d_reg_0 (FF)
  Destination Clock: CLK_ADC_1_OBUF rising

  Data Path: adc2 to XLXI_101/XLXI_84/d_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  adc2_IBUF (adc2_IBUF)
     FDCE:D                    0.074          XLXI_101/XLXI_84/d_reg_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_ADC_2_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            adc3 (PAD)
  Destination:       XLXI_100/XLXI_84/d_reg_0 (FF)
  Destination Clock: CLK_ADC_2_OBUF rising

  Data Path: adc3 to XLXI_100/XLXI_84/d_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  adc3_IBUF (adc3_IBUF)
     FDCE:D                    0.074          XLXI_100/XLXI_84/d_reg_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK80'
  Total number of paths / destination ports: 41 / 18
-------------------------------------------------------------------------
Offset:              7.614ns (Levels of Logic = 9)
  Source:            rxf (PAD)
  Destination:       XLXI_103/XLXI_419/zero_flag_flop (FF)
  Destination Clock: CLK80 rising

  Data Path: rxf to XLXI_103/XLXI_419/zero_flag_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rxf_IBUF (rxf_IBUF)
     BUF:I->O              2   0.710   1.156  XLXI_244 (controlBus<1>)
     begin scope: 'XLXI_103/XLXI_142/XLXI_2:D1'
     LUT5:I0->O            2   0.254   1.002  Mmux_O11 (O)
     end scope: 'XLXI_103/XLXI_142/XLXI_2:O'
     LUT6:I2->O            3   0.433   0.765  XLXI_103/XLXI_419/data_path_loop[1].alu_mux_lut (XLXI_103/XLXI_419/alu_result<1>)
     LUT6_2:I1->O6         1   0.710   0.000  XLXI_103/XLXI_419/lower_zero_lut (XLXI_103/XLXI_419/lower_zero_sel)
     MUXCY:S->O            1   0.215   0.000  XLXI_103/XLXI_419/lower_zero_muxcy (XLXI_103/XLXI_419/carry_lower_zero)
     MUXCY:CI->O           1   0.023   0.000  XLXI_103/XLXI_419/middle_zero_muxcy (XLXI_103/XLXI_419/carry_middle_zero)
     MUXCY:CI->O           1   0.262   0.000  XLXI_103/XLXI_419/upper_zero_muxcy (XLXI_103/XLXI_419/zero_flag_value)
     FDRE:D                    0.074          XLXI_103/XLXI_419/zero_flag_flop
    ----------------------------------------
    Total                      7.614ns (4.010ns logic, 3.604ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK80'
  Total number of paths / destination ports: 41 / 32
-------------------------------------------------------------------------
Offset:              6.944ns (Levels of Logic = 3)
  Source:            XLXI_103/XLXI_219 (FF)
  Destination:       RD_FTDI (PAD)
  Source Clock:      CLK80 rising

  Data Path: XLXI_103/XLXI_219 to RD_FTDI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  XLXI_103/XLXI_219 (XLXI_103/XLXN_644)
     INV:I->O              2   0.710   0.725  XLXI_103/XLXI_256 (XLXI_103/presentFTDIibus)
     BUF:I->O              1   0.710   0.681  XLXI_103/XLXI_469 (RD_FTDI_OBUF)
     OBUF:I->O                 2.912          RD_FTDI_OBUF (RD_FTDI)
    ----------------------------------------
    Total                      6.944ns (4.857ns logic, 2.087ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_ADC_0_OBUF'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.509ns (Levels of Logic = 2)
  Source:            XLXI_97/XLXI_84/adc_reset (FF)
  Destination:       adc_reset_0 (PAD)
  Source Clock:      CLK_ADC_0_OBUF rising

  Data Path: XLXI_97/XLXI_84/adc_reset to adc_reset_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  XLXI_97/XLXI_84/adc_reset (XLXI_97/XLXI_84/adc_reset)
     INV:I->O              1   0.710   0.681  XLXI_299 (adc_reset_0_OBUF)
     OBUF:I->O                 2.912          adc_reset_0_OBUF (adc_reset_0)
    ----------------------------------------
    Total                      5.509ns (4.147ns logic, 1.362ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_ADC_1_OBUF'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.509ns (Levels of Logic = 2)
  Source:            XLXI_101/XLXI_84/adc_reset (FF)
  Destination:       adc_reset_1 (PAD)
  Source Clock:      CLK_ADC_1_OBUF rising

  Data Path: XLXI_101/XLXI_84/adc_reset to adc_reset_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  XLXI_101/XLXI_84/adc_reset (XLXI_101/XLXI_84/adc_reset)
     INV:I->O              1   0.710   0.681  XLXI_300 (adc_reset_1_OBUF)
     OBUF:I->O                 2.912          adc_reset_1_OBUF (adc_reset_1)
    ----------------------------------------
    Total                      5.509ns (4.147ns logic, 1.362ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_ADC_2_OBUF'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.509ns (Levels of Logic = 2)
  Source:            XLXI_100/XLXI_84/adc_reset (FF)
  Destination:       adc_reset_2 (PAD)
  Source Clock:      CLK_ADC_2_OBUF rising

  Data Path: XLXI_100/XLXI_84/adc_reset to adc_reset_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  XLXI_100/XLXI_84/adc_reset (XLXI_100/XLXI_84/adc_reset)
     INV:I->O              1   0.710   0.681  XLXI_301 (adc_reset_2_OBUF)
     OBUF:I->O                 2.912          adc_reset_2_OBUF (adc_reset_2)
    ----------------------------------------
    Total                      5.509ns (4.147ns logic, 1.362ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_adc_3_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.509ns (Levels of Logic = 2)
  Source:            XLXI_98/XLXI_84/adc_reset (FF)
  Destination:       adc_reset_3 (PAD)
  Source Clock:      clk_adc_3_OBUF rising

  Data Path: XLXI_98/XLXI_84/adc_reset to adc_reset_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  XLXI_98/XLXI_84/adc_reset (XLXI_98/XLXI_84/adc_reset)
     INV:I->O              1   0.710   0.681  XLXI_302 (adc_reset_3_OBUF)
     OBUF:I->O                 2.912          adc_reset_3_OBUF (adc_reset_3)
    ----------------------------------------
    Total                      5.509ns (4.147ns logic, 1.362ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_97/XLXI_85/evt'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            XLXI_97/XLXI_85/int_sig0 (FF)
  Destination:       saw1 (PAD)
  Source Clock:      XLXI_97/XLXI_85/evt rising

  Data Path: XLXI_97/XLXI_85/int_sig0 to saw1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  XLXI_97/XLXI_85/int_sig0 (XLXI_97/XLXI_85/int_sig0)
     LUT2:I0->O           18   0.250   1.234  XLXI_97/XLXI_85/flag1 (saw1_OBUF)
     begin scope: 'XLXI_16:I0'
     end scope: 'XLXI_16:O0'
     OBUF:I->O                 2.912          TestA4_OBUF (TestA4)
    ----------------------------------------
    Total                      5.795ns (3.687ns logic, 2.108ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_101/XLXI_85/evt'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            XLXI_101/XLXI_85/int_sig0 (FF)
  Destination:       saw2 (PAD)
  Source Clock:      XLXI_101/XLXI_85/evt rising

  Data Path: XLXI_101/XLXI_85/int_sig0 to saw2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  XLXI_101/XLXI_85/int_sig0 (XLXI_101/XLXI_85/int_sig0)
     LUT2:I0->O           18   0.250   1.234  XLXI_101/XLXI_85/flag1 (saw2_OBUF)
     begin scope: 'XLXI_16:I1'
     end scope: 'XLXI_16:O1'
     OBUF:I->O                 2.912          TestA5_OBUF (TestA5)
    ----------------------------------------
    Total                      5.795ns (3.687ns logic, 2.108ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_100/XLXI_85/evt'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            XLXI_100/XLXI_85/int_sig0 (FF)
  Destination:       saw3 (PAD)
  Source Clock:      XLXI_100/XLXI_85/evt rising

  Data Path: XLXI_100/XLXI_85/int_sig0 to saw3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  XLXI_100/XLXI_85/int_sig0 (XLXI_100/XLXI_85/int_sig0)
     LUT2:I0->O           18   0.250   1.234  XLXI_100/XLXI_85/flag1 (saw3_OBUF)
     begin scope: 'XLXI_16:I2'
     end scope: 'XLXI_16:O2'
     OBUF:I->O                 2.912          TestA6_OBUF (TestA6)
    ----------------------------------------
    Total                      5.795ns (3.687ns logic, 2.108ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_98/XLXI_85/evt'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.286ns (Levels of Logic = 2)
  Source:            XLXI_98/XLXI_85/int_sig0 (FF)
  Destination:       saw4 (PAD)
  Source Clock:      XLXI_98/XLXI_85/evt rising

  Data Path: XLXI_98/XLXI_85/int_sig0 to saw4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.874  XLXI_98/XLXI_85/int_sig0 (XLXI_98/XLXI_85/int_sig0)
     LUT2:I0->O            2   0.250   0.725  XLXI_98/XLXI_85/flag1 (saw4_OBUF)
     begin scope: 'XLXI_16:I3'
     end scope: 'XLXI_16:O3'
     OBUF:I->O                 2.912          TestA7_OBUF (TestA7)
    ----------------------------------------
    Total                      5.286ns (3.687ns logic, 1.599ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.921ns (Levels of Logic = 3)
  Source:            CLK80 (PAD)
  Destination:       TestB7 (PAD)

  Data Path: CLK80 to TestB7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  CLK80_IBUF (CLK80_IBUF)
     begin scope: 'XLXI_14:I3'
     end scope: 'XLXI_14:O3'
     OBUF:I->O                 2.912          TestB7_OBUF (TestB7)
    ----------------------------------------
    Total                      4.921ns (4.240ns logic, 0.681ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK80
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK80               |   18.285|         |         |         |
CLK_ADC_0_OBUF      |    4.254|         |         |         |
CLK_ADC_1_OBUF      |    3.220|         |         |         |
CLK_ADC_2_OBUF      |    3.427|         |         |         |
XLXI_100/XLXI_85/evt|    3.185|         |         |         |
XLXI_101/XLXI_85/evt|    3.185|         |         |         |
XLXI_97/XLXI_85/evt |    3.185|         |         |         |
XLXI_98/XLXI_85/evt |    1.828|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_ADC_0_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK80          |    4.255|         |         |         |
CLK_ADC_0_OBUF |    3.731|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_ADC_1_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK80          |    3.821|         |         |         |
CLK_ADC_1_OBUF |    3.580|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_ADC_2_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK80          |    3.821|         |         |         |
CLK_ADC_2_OBUF |    3.612|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_100/XLXI_85/evt
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK80               |    3.821|         |         |         |
XLXI_100/XLXI_85/evt|    1.364|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_101/XLXI_85/evt
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK80               |    3.821|         |         |         |
XLXI_101/XLXI_85/evt|    1.364|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_97/XLXI_85/evt
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK80              |    4.255|         |         |         |
XLXI_97/XLXI_85/evt|    1.364|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_98/XLXI_85/evt
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_98/XLXI_85/evt|    2.528|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_98/XLXI_97/XLXN_33
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_98/XLXI_97/XLXN_33|    3.081|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_adc_3_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK80          |    1.798|         |         |         |
clk_adc_3_OBUF |    3.127|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.34 secs
 
--> 

Total memory usage is 211440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :   47 (   0 filtered)

