{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605286246286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605286246286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 11:50:45 2020 " "Processing started: Fri Nov 13 11:50:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605286246286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605286246286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sem11_niosii_d -c sem11_niosii_d --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sem11_niosii_d -c sem11_niosii_d --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605286246287 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605286248117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc-rtl " "Found design unit 1: nios_upc-rtl" {  } { { "nios_upc/synthesis/nios_upc.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249863 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc " "Found entity 1: nios_upc" {  } { { "nios_upc/synthesis/nios_upc.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286249863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_upc_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249893 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_upc_nios2_qsys_0_jtag_debug_module_translator" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286249893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_upc_onchip_memory2_0_s1_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249919 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_onchip_memory2_0_s1_translator " "Found entity 1: nios_upc_onchip_memory2_0_s1_translator" {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286249919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_upc_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249946 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_upc_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286249946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_pio_0_s1_translator-rtl " "Found design unit 1: nios_upc_pio_0_s1_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249975 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_pio_0_s1_translator " "Found entity 1: nios_upc_pio_0_s1_translator" {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286249975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286249975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_lcd_16207_0_control_slave_translator-rtl " "Found design unit 1: nios_upc_lcd_16207_0_control_slave_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250000 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_lcd_16207_0_control_slave_translator " "Found entity 1: nios_upc_lcd_16207_0_control_slave_translator" {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_pio_1_s1_translator-rtl " "Found design unit 1: nios_upc_pio_1_s1_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250029 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_pio_1_s1_translator " "Found entity 1: nios_upc_pio_1_s1_translator" {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_upc_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250064 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_upc_nios2_qsys_0_instruction_master_translator" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_upc_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_upc_nios2_qsys_0_data_master_translator-rtl" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250098 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_data_master_translator " "Found entity 1: nios_upc_nios2_qsys_0_data_master_translator" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_irq_mapper " "Found entity 1: nios_upc_irq_mapper" {  } { { "nios_upc/synthesis/submodules/nios_upc_irq_mapper.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250186 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_rsp_xbar_mux_001 " "Found entity 1: nios_upc_rsp_xbar_mux_001" {  } { { "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux_001.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_rsp_xbar_mux " "Found entity 1: nios_upc_rsp_xbar_mux" {  } { { "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_rsp_xbar_demux_002 " "Found entity 1: nios_upc_rsp_xbar_demux_002" {  } { { "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_demux_002.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_cmd_xbar_mux " "Found entity 1: nios_upc_cmd_xbar_mux" {  } { { "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_mux.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_cmd_xbar_demux_001 " "Found entity 1: nios_upc_cmd_xbar_demux_001" {  } { { "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux_001.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_cmd_xbar_demux " "Found entity 1: nios_upc_cmd_xbar_demux" {  } { { "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_upc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_upc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_upc_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_upc_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_upc_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_upc_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_id_router_002_default_decode " "Found entity 1: nios_upc_id_router_002_default_decode" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250508 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_upc_id_router_002 " "Found entity 2: nios_upc_id_router_002" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_upc_id_router.sv(48) " "Verilog HDL Declaration information at nios_upc_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_upc_id_router.sv(49) " "Verilog HDL Declaration information at nios_upc_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_upc/synthesis/submodules/nios_upc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_id_router_default_decode " "Found entity 1: nios_upc_id_router_default_decode" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250533 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_upc_id_router " "Found entity 2: nios_upc_id_router" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_upc_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_upc_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_upc_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_upc_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_addr_router_001_default_decode " "Found entity 1: nios_upc_addr_router_001_default_decode" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250569 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_upc_addr_router_001 " "Found entity 2: nios_upc_addr_router_001" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_upc_addr_router.sv(48) " "Verilog HDL Declaration information at nios_upc_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_upc_addr_router.sv(49) " "Verilog HDL Declaration information at nios_upc_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605286250601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_upc/synthesis/submodules/nios_upc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_addr_router_default_decode " "Found entity 1: nios_upc_addr_router_default_decode" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250602 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_upc_addr_router " "Found entity 2: nios_upc_addr_router" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_upc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_upc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_upc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_upc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_upc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_upc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_pio_1 " "Found entity 1: nios_upc_pio_1" {  } { { "nios_upc/synthesis/submodules/nios_upc_pio_1.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_lcd_16207_0 " "Found entity 1: nios_upc_lcd_16207_0" {  } { { "nios_upc/synthesis/submodules/nios_upc_lcd_16207_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_pio_0 " "Found entity 1: nios_upc_pio_0" {  } { { "nios_upc/synthesis/submodules/nios_upc_pio_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_onchip_memory2_0 " "Found entity 1: nios_upc_onchip_memory2_0" {  } { { "nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286250992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286250992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_upc_jtag_uart_0_sim_scfifo_w" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251031 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_upc_jtag_uart_0_scfifo_w " "Found entity 2: nios_upc_jtag_uart_0_scfifo_w" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251031 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_upc_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_upc_jtag_uart_0_sim_scfifo_r" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251031 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_upc_jtag_uart_0_scfifo_r " "Found entity 4: nios_upc_jtag_uart_0_scfifo_r" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251031 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_upc_jtag_uart_0 " "Found entity 5: nios_upc_jtag_uart_0" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_upc_nios2_qsys_0_register_bank_a_module" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_upc_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_upc_nios2_qsys_0_register_bank_b_module" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_upc_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_upc_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_upc_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_upc_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_upc_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_upc_nios2_qsys_0_nios2_ocimem" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_upc_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_upc_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_upc_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_upc_nios2_qsys_0_nios2_oci_break" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_upc_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_upc_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_upc_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_upc_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_upc_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_upc_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_upc_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_upc_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_upc_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_upc_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_upc_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_upc_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_upc_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_upc_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_upc_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_upc_nios2_qsys_0_nios2_oci_im" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_upc_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_upc_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_upc_nios2_qsys_0_nios2_oci " "Found entity 20: nios_upc_nios2_qsys_0_nios2_oci" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_upc_nios2_qsys_0 " "Found entity 21: nios_upc_nios2_qsys_0" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_upc_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_upc_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_upc_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_upc_nios2_qsys_0_oci_test_bench" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_upc_nios2_qsys_0_test_bench " "Found entity 1: nios_upc_nios2_qsys_0_test_bench" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_test_bench.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_upc/synthesis/sem11_niosii_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_upc/synthesis/sem11_niosii_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sem11_niosii_d-flujo " "Found design unit 1: sem11_niosii_d-flujo" {  } { { "nios_upc/synthesis/sem11_niosii_d.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/sem11_niosii_d.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251359 ""} { "Info" "ISGN_ENTITY_NAME" "1 sem11_niosii_d " "Found entity 1: sem11_niosii_d" {  } { { "nios_upc/synthesis/sem11_niosii_d.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/sem11_niosii_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286251359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286251359 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_upc_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios_upc_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1605286251431 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_upc_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios_upc_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1605286251431 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_upc_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios_upc_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1605286251434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_upc_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios_upc_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1605286251441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sem11_niosii_d " "Elaborating entity \"sem11_niosii_d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605286252118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc nios_upc:u0 " "Elaborating entity \"nios_upc\" for hierarchy \"nios_upc:u0\"" {  } { { "nios_upc/synthesis/sem11_niosii_d.vhd" "u0" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/sem11_niosii_d.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286252375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0 nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_upc_nios2_qsys_0\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286252477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_test_bench nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_test_bench:the_nios_upc_nios2_qsys_0_test_bench " "Elaborating entity \"nios_upc_nios2_qsys_0_test_bench\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_test_bench:the_nios_upc_nios2_qsys_0_test_bench\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_test_bench" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286252606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_register_bank_a_module nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_upc_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_register_bank_a" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286252646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286253043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_upc_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_upc_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253045 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286253045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg1 " "Found entity 1: altsyncram_gvg1" {  } { { "db/altsyncram_gvg1.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/altsyncram_gvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286253285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286253285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg1 nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gvg1:auto_generated " "Elaborating entity \"altsyncram_gvg1\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_a_module:nios_upc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_register_bank_b_module nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_upc_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_register_bank_b" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286253717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_upc_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_upc_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253718 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286253718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvg1 " "Found entity 1: altsyncram_hvg1" {  } { { "db/altsyncram_hvg1.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/altsyncram_hvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286253948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286253948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvg1 nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hvg1:auto_generated " "Elaborating entity \"altsyncram_hvg1\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_register_bank_b_module:nios_upc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286253951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_debug nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_debug" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286254392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_debug:the_nios_upc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254393 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286254393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_ocimem nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_ocimem" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_ociram_sp_ram_module nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_upc_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_ociram_sp_ram" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_altsyncram" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_upc_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_upc_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254458 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286254458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kc81 " "Found entity 1: altsyncram_kc81" {  } { { "db/altsyncram_kc81.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/altsyncram_kc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286254683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286254683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kc81 nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kc81:auto_generated " "Elaborating entity \"altsyncram_kc81\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_ocimem:the_nios_upc_nios2_qsys_0_nios2_ocimem\|nios_upc_nios2_qsys_0_ociram_sp_ram_module:nios_upc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kc81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286254687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_avalon_reg nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_avalon_reg:the_nios_upc_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_avalon_reg:the_nios_upc_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_avalon_reg" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_break nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_break:the_nios_upc_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_break:the_nios_upc_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_break" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_xbrk nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_xbrk:the_nios_upc_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_xbrk:the_nios_upc_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_dbrk nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_dbrk:the_nios_upc_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_dbrk:the_nios_upc_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_itrace nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_itrace:the_nios_upc_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_itrace:the_nios_upc_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_itrace" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_dtrace nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_dtrace:the_nios_upc_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_dtrace:the_nios_upc_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_td_mode nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_dtrace:the_nios_upc_nios2_qsys_0_nios2_oci_dtrace\|nios_upc_nios2_qsys_0_nios2_oci_td_mode:nios_upc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_dtrace:the_nios_upc_nios2_qsys_0_nios2_oci_dtrace\|nios_upc_nios2_qsys_0_nios2_oci_td_mode:nios_upc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_fifo nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_fifo" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count:nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count:nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc:nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc:nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc:nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc:nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "nios_upc_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_oci_test_bench nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_oci_test_bench:the_nios_upc_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_upc_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_fifo:the_nios_upc_nios2_qsys_0_nios2_oci_fifo\|nios_upc_nios2_qsys_0_oci_test_bench:the_nios_upc_nios2_qsys_0_oci_test_bench\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_oci_test_bench" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_pib nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_pib:the_nios_upc_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_pib:the_nios_upc_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_pib" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_nios2_oci_im nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_im:the_nios_upc_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_upc_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_nios2_oci_im:the_nios_upc_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_nios2_oci_im" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_jtag_debug_module_wrapper nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" "the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_jtag_debug_module_tck nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|nios_upc_nios2_qsys_0_jtag_debug_module_tck:the_nios_upc_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_upc_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|nios_upc_nios2_qsys_0_jtag_debug_module_tck:the_nios_upc_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_upc_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_jtag_debug_module_sysclk nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|nios_upc_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_upc_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_upc_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|nios_upc_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_upc_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_upc_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_upc_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255500 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286255500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_upc:u0\|nios_upc_nios2_qsys_0:nios2_qsys_0\|nios_upc_nios2_qsys_0_nios2_oci:the_nios_upc_nios2_qsys_0_nios2_oci\|nios_upc_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_upc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_upc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_jtag_uart_0 nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_upc_jtag_uart_0\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "jtag_uart_0" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_jtag_uart_0_scfifo_w nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_upc_jtag_uart_0_scfifo_w\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "the_nios_upc_jtag_uart_0_scfifo_w" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "wfifo" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286255779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255780 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286255780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286255979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286255979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286255983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286256064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286256064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/quartusmon/sem11_niosii_d/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286256066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286256166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286256166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/quartusmon/sem11_niosii_d/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286256169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286256408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286256408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/quartusmon/sem11_niosii_d/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286256413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286256888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286256888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/quartusmon/sem11_niosii_d/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286256890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286257067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286257067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/quartusmon/sem11_niosii_d/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286257255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286257255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_w:the_nios_upc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/quartusmon/sem11_niosii_d/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_jtag_uart_0_scfifo_r nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_r:the_nios_upc_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_upc_jtag_uart_0_scfifo_r\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|nios_upc_jtag_uart_0_scfifo_r:the_nios_upc_jtag_uart_0_scfifo_r\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "the_nios_upc_jtag_uart_0_scfifo_r" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_upc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_upc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "nios_upc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_upc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_upc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286257579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_upc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_upc:u0\|nios_upc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_upc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257579 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286257579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_onchip_memory2_0 nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_upc_onchip_memory2_0\" for hierarchy \"nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "onchip_memory2_0" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_upc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_upc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257620 ""}  } { { "nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605286257620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1d1 " "Found entity 1: altsyncram_e1d1" {  } { { "db/altsyncram_e1d1.tdf" "" { Text "D:/quartusmon/sem11_niosii_d/db/altsyncram_e1d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605286257818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605286257818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1d1 nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_e1d1:auto_generated " "Elaborating entity \"altsyncram_e1d1\" for hierarchy \"nios_upc:u0\|nios_upc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_e1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286257822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_pio_0 nios_upc:u0\|nios_upc_pio_0:pio_0 " "Elaborating entity \"nios_upc_pio_0\" for hierarchy \"nios_upc:u0\|nios_upc_pio_0:pio_0\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "pio_0" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_lcd_16207_0 nios_upc:u0\|nios_upc_lcd_16207_0:lcd_16207_0 " "Elaborating entity \"nios_upc_lcd_16207_0\" for hierarchy \"nios_upc:u0\|nios_upc_lcd_16207_0:lcd_16207_0\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "lcd_16207_0" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_pio_1 nios_upc:u0\|nios_upc_pio_1:pio_1 " "Elaborating entity \"nios_upc_pio_1\" for hierarchy \"nios_upc:u0\|nios_upc_pio_1:pio_1\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "pio_1" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_instruction_master_translator nios_upc:u0\|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_upc_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258158 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_upc_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258163 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_upc_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258163 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_upc_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258163 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_upc_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258164 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_upc_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258164 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_upc:u0\|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_data_master_translator nios_upc:u0\|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_upc_nios2_qsys_0_data_master_translator\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258177 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_upc_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258183 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_upc_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258183 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_upc_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258183 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_upc_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258183 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_upc_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258184 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_upc:u0\|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_nios2_qsys_0_jtag_debug_module_translator nios_upc:u0\|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_upc_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258199 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258204 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258204 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258204 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258205 "|sem11_niosii_d|nios_upc:u0|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_upc:u0\|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_onchip_memory2_0_s1_translator nios_upc:u0\|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_upc_onchip_memory2_0_s1_translator\" for hierarchy \"nios_upc:u0\|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "onchip_memory2_0_s1_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_upc_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258234 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_upc_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258234 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_upc_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258234 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_upc_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_upc_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_upc_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_upc_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_upc_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_upc_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_upc_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258235 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_upc_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_upc_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258236 "|sem11_niosii_d|nios_upc:u0|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_upc:u0\|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_jtag_uart_0_avalon_jtag_slave_translator nios_upc:u0\|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_upc_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258267 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258267 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258268 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258268 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258268 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258268 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258269 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258269 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258269 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258269 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258269 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258269 "|sem11_niosii_d|nios_upc:u0|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_upc:u0\|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_pio_0_s1_translator nios_upc:u0\|nios_upc_pio_0_s1_translator:pio_0_s1_translator " "Elaborating entity \"nios_upc_pio_0_s1_translator\" for hierarchy \"nios_upc:u0\|nios_upc_pio_0_s1_translator:pio_0_s1_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "pio_0_s1_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258294 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_upc_pio_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258302 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_upc_pio_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258302 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_upc_pio_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258302 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_upc_pio_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258303 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_upc_pio_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258303 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_upc_pio_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258303 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_upc_pio_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258303 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_upc_pio_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258303 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_upc_pio_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258303 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_upc_pio_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258304 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_upc_pio_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258304 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_upc_pio_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258304 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_upc_pio_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_upc_pio_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258304 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_0_s1_translator:pio_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_upc:u0\|nios_upc_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" "pio_0_s1_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_lcd_16207_0_control_slave_translator nios_upc:u0\|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"nios_upc_lcd_16207_0_control_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "lcd_16207_0_control_slave_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258329 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_upc_lcd_16207_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258338 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_upc_lcd_16207_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_upc_lcd_16207_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_upc_lcd_16207_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_upc_lcd_16207_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_upc_lcd_16207_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_upc_lcd_16207_0_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_upc_lcd_16207_0_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258339 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_upc_lcd_16207_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258340 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_upc_lcd_16207_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258340 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_upc_lcd_16207_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258340 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_upc_lcd_16207_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_upc_lcd_16207_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258340 "|sem11_niosii_d|nios_upc:u0|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_upc:u0\|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_upc:u0\|nios_upc_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" "lcd_16207_0_control_slave_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_lcd_16207_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_pio_1_s1_translator nios_upc:u0\|nios_upc_pio_1_s1_translator:pio_1_s1_translator " "Elaborating entity \"nios_upc_pio_1_s1_translator\" for hierarchy \"nios_upc:u0\|nios_upc_pio_1_s1_translator:pio_1_s1_translator\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "pio_1_s1_translator" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_upc_pio_1_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258370 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_upc_pio_1_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258370 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_upc_pio_1_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258370 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_upc_pio_1_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258370 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_upc_pio_1_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258371 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_upc_pio_1_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258371 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_upc_pio_1_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258371 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_upc_pio_1_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258371 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_upc_pio_1_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258372 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_upc_pio_1_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258372 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_upc_pio_1_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258372 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_upc_pio_1_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258372 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_upc_pio_1_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258372 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_upc_pio_1_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258373 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_upc_pio_1_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258373 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_upc_pio_1_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_upc_pio_1_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" "" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc_pio_1_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605286258373 "|sem11_niosii_d|nios_upc:u0|nios_upc_pio_1_s1_translator:pio_1_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_upc:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_upc:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_upc:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_upc:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_upc:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_upc:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_upc:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_upc:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_upc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_upc:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_upc:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_addr_router nios_upc:u0\|nios_upc_addr_router:addr_router " "Elaborating entity \"nios_upc_addr_router\" for hierarchy \"nios_upc:u0\|nios_upc_addr_router:addr_router\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "addr_router" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_addr_router_default_decode nios_upc:u0\|nios_upc_addr_router:addr_router\|nios_upc_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_upc_addr_router_default_decode\" for hierarchy \"nios_upc:u0\|nios_upc_addr_router:addr_router\|nios_upc_addr_router_default_decode:the_default_decode\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router.sv" "the_default_decode" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_addr_router_001 nios_upc:u0\|nios_upc_addr_router_001:addr_router_001 " "Elaborating entity \"nios_upc_addr_router_001\" for hierarchy \"nios_upc:u0\|nios_upc_addr_router_001:addr_router_001\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "addr_router_001" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_addr_router_001_default_decode nios_upc:u0\|nios_upc_addr_router_001:addr_router_001\|nios_upc_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_upc_addr_router_001_default_decode\" for hierarchy \"nios_upc:u0\|nios_upc_addr_router_001:addr_router_001\|nios_upc_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" "the_default_decode" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_id_router nios_upc:u0\|nios_upc_id_router:id_router " "Elaborating entity \"nios_upc_id_router\" for hierarchy \"nios_upc:u0\|nios_upc_id_router:id_router\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "id_router" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_id_router_default_decode nios_upc:u0\|nios_upc_id_router:id_router\|nios_upc_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_upc_id_router_default_decode\" for hierarchy \"nios_upc:u0\|nios_upc_id_router:id_router\|nios_upc_id_router_default_decode:the_default_decode\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router.sv" "the_default_decode" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_id_router_002 nios_upc:u0\|nios_upc_id_router_002:id_router_002 " "Elaborating entity \"nios_upc_id_router_002\" for hierarchy \"nios_upc:u0\|nios_upc_id_router_002:id_router_002\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "id_router_002" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_id_router_002_default_decode nios_upc:u0\|nios_upc_id_router_002:id_router_002\|nios_upc_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_upc_id_router_002_default_decode\" for hierarchy \"nios_upc:u0\|nios_upc_id_router_002:id_router_002\|nios_upc_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" "the_default_decode" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_upc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_upc:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "rst_controller" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_upc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_upc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_upc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_cmd_xbar_demux nios_upc:u0\|nios_upc_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_upc_cmd_xbar_demux\" for hierarchy \"nios_upc:u0\|nios_upc_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "cmd_xbar_demux" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_cmd_xbar_demux_001 nios_upc:u0\|nios_upc_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_upc_cmd_xbar_demux_001\" for hierarchy \"nios_upc:u0\|nios_upc_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "cmd_xbar_demux_001" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_cmd_xbar_mux nios_upc:u0\|nios_upc_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_upc_cmd_xbar_mux\" for hierarchy \"nios_upc:u0\|nios_upc_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "cmd_xbar_mux" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_upc:u0\|nios_upc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_upc:u0\|nios_upc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_cmd_xbar_mux.sv" "arb" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_upc:u0\|nios_upc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_upc:u0\|nios_upc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_rsp_xbar_demux_002 nios_upc:u0\|nios_upc_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_upc_rsp_xbar_demux_002\" for hierarchy \"nios_upc:u0\|nios_upc_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "rsp_xbar_demux_002" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_rsp_xbar_mux nios_upc:u0\|nios_upc_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_upc_rsp_xbar_mux\" for hierarchy \"nios_upc:u0\|nios_upc_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "rsp_xbar_mux" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_upc:u0\|nios_upc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_upc:u0\|nios_upc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux.sv" "arb" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_rsp_xbar_mux_001 nios_upc:u0\|nios_upc_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_upc_rsp_xbar_mux_001\" for hierarchy \"nios_upc:u0\|nios_upc_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "rsp_xbar_mux_001" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_upc:u0\|nios_upc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_upc:u0\|nios_upc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux_001.sv" "arb" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/nios_upc_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_upc:u0\|nios_upc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_upc:u0\|nios_upc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_upc_irq_mapper nios_upc:u0\|nios_upc_irq_mapper:irq_mapper " "Elaborating entity \"nios_upc_irq_mapper\" for hierarchy \"nios_upc:u0\|nios_upc_irq_mapper:irq_mapper\"" {  } { { "nios_upc/synthesis/nios_upc.vhd" "irq_mapper" { Text "D:/quartusmon/sem11_niosii_d/nios_upc/synthesis/nios_upc.vhd" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605286258973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1605286266589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartusmon/sem11_niosii_d/output_files/sem11_niosii_d.map.smsg " "Generated suppressed messages file D:/quartusmon/sem11_niosii_d/output_files/sem11_niosii_d.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1605286267707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605286269313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 11:51:09 2020 " "Processing ended: Fri Nov 13 11:51:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605286269313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605286269313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605286269313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605286269313 ""}
