Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\katja\Documents\ECE3073\Project\niosII_processor.qsys --block-symbol-file --output-directory=C:\Users\katja\Documents\ECE3073\Project\niosII_processor --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Project/niosII_processor.qsys
Progress: Reading input file
Progress: Adding KEY_IN [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY_IN
Progress: Adding LEDR_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR_OUT
Progress: Adding PB_ADR [altera_avalon_pio 18.1]
Progress: Parameterizing module PB_ADR
Progress: Adding PB_DATA [altera_avalon_pio 18.1]
Progress: Parameterizing module PB_DATA
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SW_IN [altera_avalon_pio 18.1]
Progress: Parameterizing module SW_IN
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART_JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART_JTAG
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_processor.KEY_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_processor.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosII_processor.SW_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_processor.UART_JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\katja\Documents\ECE3073\Project\niosII_processor.qsys --synthesis=VERILOG --output-directory=C:\Users\katja\Documents\ECE3073\Project\niosII_processor\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Project/niosII_processor.qsys
Progress: Reading input file
Progress: Adding KEY_IN [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY_IN
Progress: Adding LEDR_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR_OUT
Progress: Adding PB_ADR [altera_avalon_pio 18.1]
Progress: Parameterizing module PB_ADR
Progress: Adding PB_DATA [altera_avalon_pio 18.1]
Progress: Parameterizing module PB_DATA
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SW_IN [altera_avalon_pio 18.1]
Progress: Parameterizing module SW_IN
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART_JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART_JTAG
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_processor.KEY_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_processor.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: niosII_processor.SW_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_processor.UART_JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII_processor: Generating niosII_processor "niosII_processor" for QUARTUS_SYNTH
Info: KEY_IN: Starting RTL generation for module 'niosII_processor_KEY_IN'
Info: KEY_IN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_processor_KEY_IN --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0002_KEY_IN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0002_KEY_IN_gen//niosII_processor_KEY_IN_component_configuration.pl  --do_build_sim=0  ]
Info: KEY_IN: Done RTL generation for module 'niosII_processor_KEY_IN'
Info: KEY_IN: "niosII_processor" instantiated altera_avalon_pio "KEY_IN"
Info: LEDR_OUT: Starting RTL generation for module 'niosII_processor_LEDR_OUT'
Info: LEDR_OUT:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_processor_LEDR_OUT --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0003_LEDR_OUT_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0003_LEDR_OUT_gen//niosII_processor_LEDR_OUT_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR_OUT: Done RTL generation for module 'niosII_processor_LEDR_OUT'
Info: LEDR_OUT: "niosII_processor" instantiated altera_avalon_pio "LEDR_OUT"
Info: PB_ADR: Starting RTL generation for module 'niosII_processor_PB_ADR'
Info: PB_ADR:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_processor_PB_ADR --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0004_PB_ADR_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0004_PB_ADR_gen//niosII_processor_PB_ADR_component_configuration.pl  --do_build_sim=0  ]
Info: PB_ADR: Done RTL generation for module 'niosII_processor_PB_ADR'
Info: PB_ADR: "niosII_processor" instantiated altera_avalon_pio "PB_ADR"
Info: PB_DATA: Starting RTL generation for module 'niosII_processor_PB_DATA'
Info: PB_DATA:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_processor_PB_DATA --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0005_PB_DATA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0005_PB_DATA_gen//niosII_processor_PB_DATA_component_configuration.pl  --do_build_sim=0  ]
Info: PB_DATA: Done RTL generation for module 'niosII_processor_PB_DATA'
Info: PB_DATA: "niosII_processor" instantiated altera_avalon_pio "PB_DATA"
Info: SDRAM: Starting RTL generation for module 'niosII_processor_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_processor_SDRAM --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0006_SDRAM_gen//niosII_processor_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'niosII_processor_SDRAM'
Info: SDRAM: "niosII_processor" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SW_IN: Starting RTL generation for module 'niosII_processor_SW_IN'
Info: SW_IN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosII_processor_SW_IN --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0007_SW_IN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0007_SW_IN_gen//niosII_processor_SW_IN_component_configuration.pl  --do_build_sim=0  ]
Info: SW_IN: Done RTL generation for module 'niosII_processor_SW_IN'
Info: SW_IN: "niosII_processor" instantiated altera_avalon_pio "SW_IN"
Info: TIMER: Starting RTL generation for module 'niosII_processor_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_processor_TIMER --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0008_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0008_TIMER_gen//niosII_processor_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'niosII_processor_TIMER'
Info: TIMER: "niosII_processor" instantiated altera_avalon_timer "TIMER"
Info: UART_JTAG: Starting RTL generation for module 'niosII_processor_UART_JTAG'
Info: UART_JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_processor_UART_JTAG --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0009_UART_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0009_UART_JTAG_gen//niosII_processor_UART_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: UART_JTAG: Done RTL generation for module 'niosII_processor_UART_JTAG'
Info: UART_JTAG: "niosII_processor" instantiated altera_avalon_jtag_uart "UART_JTAG"
Info: nios2_gen2_0: "niosII_processor" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosII_processor_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_processor_onchip_memory2_0 --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0010_onchip_memory2_0_gen//niosII_processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosII_processor_onchip_memory2_0'
Info: onchip_memory2_0: "niosII_processor" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII_processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosII_processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosII_processor" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_processor_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_processor_nios2_gen2_0_cpu --dir=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/katja/AppData/Local/Temp/alt9796_325194317999756099.dir/0013_cpu_gen//niosII_processor_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.03.14 18:14:46 (*) Starting Nios II generation
Info: cpu: # 2024.03.14 18:14:46 (*)   Checking for plaintext license.
Info: cpu: # 2024.03.14 18:14:47 (*)   Plaintext license not found.
Info: cpu: # 2024.03.14 18:14:47 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.03.14 18:14:48 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2024.03.14 18:14:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.14 18:14:48 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.14 18:14:48 (*)     Testbench
Info: cpu: # 2024.03.14 18:14:48 (*)     Instruction decoding
Info: cpu: # 2024.03.14 18:14:48 (*)       Instruction fields
Info: cpu: # 2024.03.14 18:14:48 (*)       Instruction decodes
Info: cpu: # 2024.03.14 18:14:49 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.03.14 18:14:49 (*)       Instruction controls
Info: cpu: # 2024.03.14 18:14:49 (*)     Pipeline frontend
Info: cpu: # 2024.03.14 18:14:49 (*)     Pipeline backend
Info: cpu: # 2024.03.14 18:14:52 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.14 18:14:54 (*)   Creating encrypted RTL
Info: cpu: # 2024.03.14 18:14:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_processor_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: UART_JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_JTAG_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: UART_JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_JTAG_avalon_jtag_slave_agent"
Info: UART_JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_009: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_009"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_009" instantiated error_adapter "error_adapter_0"
Info: niosII_processor: Done "niosII_processor" with 40 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
