#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000279de66a250 .scope module, "Testbench" "Testbench" 2 4;
 .timescale -12 -12;
v00000279de6f7650_0 .var "clk", 0 0;
v00000279de6f84b0_0 .var/i "cnt", 31 0;
v00000279de6f8550_0 .var "rst", 0 0;
E_00000279de683190 .event anyedge, v00000279de6f5ab0_0, v00000279de6f84b0_0;
S_00000279de66a3e0 .scope module, "mips" "Mips" 2 12, 3 10 0, S_00000279de66a250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000279de6f73d0_0 .net "AluSrc", 0 0, v00000279de68bb10_0;  1 drivers
v00000279de6f82d0_0 .net "AluSrc_mux_out", 31 0, v00000279de68a210_0;  1 drivers
v00000279de6f6ed0_0 .net "Branch", 0 0, v00000279de68bc50_0;  1 drivers
v00000279de6f7290_0 .net "Jump", 0 0, v00000279de68aad0_0;  1 drivers
v00000279de6f70b0_0 .net "MemWrite", 0 0, v00000279de68acb0_0;  1 drivers
v00000279de6f85f0_0 .net "MemtoReg", 0 0, v00000279de68ab70_0;  1 drivers
v00000279de6f7830_0 .net "RegDst", 0 0, v00000279de68ae90_0;  1 drivers
v00000279de6f78d0_0 .net "RegDst_mux_out", 4 0, v00000279de68a670_0;  1 drivers
v00000279de6f6bb0_0 .net "RegWrite", 0 0, v00000279de68b750_0;  1 drivers
v00000279de6f75b0_0 .net "WriteData_reg", 31 0, v00000279de68af30_0;  1 drivers
v00000279de6f76f0_0 .net "Zero", 0 0, L_00000279de6f95c0;  1 drivers
v00000279de6f6f70_0 .net "aluCtr", 2 0, v00000279de68adf0_0;  1 drivers
v00000279de6f69d0_0 .net "alu_out", 31 0, v00000279de68ad50_0;  1 drivers
v00000279de6f8370_0 .net "clk", 0 0, v00000279de6f7650_0;  1 drivers
v00000279de6f8690_0 .net "dm_out", 31 0, L_00000279de640e60;  1 drivers
v00000279de6f8410_0 .net "extOp", 0 0, v00000279de68bcf0_0;  1 drivers
v00000279de6f8050_0 .net "ext_imm", 31 0, v00000279de6f4930_0;  1 drivers
v00000279de6f80f0_0 .net "instruction", 31 0, L_00000279de640bc0;  1 drivers
v00000279de6f6a70_0 .net "pc_cur", 31 0, v00000279de6f5d30_0;  1 drivers
v00000279de6f71f0_0 .net "pc_next", 31 0, v00000279de6f4070_0;  1 drivers
v00000279de6f6b10_0 .net "register_out1", 31 0, L_00000279de6f7b50;  1 drivers
v00000279de6f7470_0 .net "register_out2", 31 0, L_00000279de6f7f10;  1 drivers
v00000279de6f7010_0 .net "rst", 0 0, v00000279de6f8550_0;  1 drivers
L_00000279de6f7d30 .part v00000279de6f5d30_0, 2, 10;
L_00000279de6f8730 .part L_00000279de640bc0, 0, 16;
L_00000279de6f6890 .part L_00000279de640bc0, 16, 5;
L_00000279de6f7510 .part L_00000279de640bc0, 11, 5;
L_00000279de6fa100 .part L_00000279de640bc0, 21, 5;
L_00000279de6f9480 .part L_00000279de640bc0, 16, 5;
L_00000279de6f9980 .part v00000279de68ad50_0, 2, 10;
L_00000279de6f88a0 .part L_00000279de640bc0, 0, 26;
S_00000279de668be0 .scope module, "AluSrc_mux" "mux" 3 75, 4 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "ctrl_src";
    .port_info 3 /OUTPUT 32 "dout";
P_00000279de6831d0 .param/l "length" 0 4 1, +C4<00000000000000000000000000100000>;
v00000279de68bd90_0 .net "a", 31 0, L_00000279de6f7f10;  alias, 1 drivers
v00000279de68b4d0_0 .net "b", 31 0, v00000279de6f4930_0;  alias, 1 drivers
v00000279de68b570_0 .net "ctrl_src", 0 0, v00000279de68bb10_0;  alias, 1 drivers
v00000279de68a210_0 .var "dout", 31 0;
E_00000279de683210 .event anyedge, v00000279de68b570_0, v00000279de68b4d0_0, v00000279de68bd90_0;
S_00000279de668d70 .scope module, "MemtoReg_mux" "mux" 3 97, 4 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "ctrl_src";
    .port_info 3 /OUTPUT 32 "dout";
P_00000279de683450 .param/l "length" 0 4 1, +C4<00000000000000000000000000100000>;
v00000279de68bf70_0 .net "a", 31 0, v00000279de68ad50_0;  alias, 1 drivers
v00000279de68c010_0 .net "b", 31 0, L_00000279de640e60;  alias, 1 drivers
v00000279de68ba70_0 .net "ctrl_src", 0 0, v00000279de68ab70_0;  alias, 1 drivers
v00000279de68af30_0 .var "dout", 31 0;
E_00000279de6838d0 .event anyedge, v00000279de68ba70_0, v00000279de68c010_0, v00000279de68bf70_0;
S_00000279de668f00 .scope module, "RegDst_mux" "mux" 3 56, 4 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "ctrl_src";
    .port_info 3 /OUTPUT 5 "dout";
P_00000279de683c10 .param/l "length" 0 4 1, +C4<00000000000000000000000000000101>;
v00000279de68b610_0 .net "a", 4 0, L_00000279de6f6890;  1 drivers
v00000279de68b890_0 .net "b", 4 0, L_00000279de6f7510;  1 drivers
v00000279de68a7b0_0 .net "ctrl_src", 0 0, v00000279de68ae90_0;  alias, 1 drivers
v00000279de68a670_0 .var "dout", 4 0;
E_00000279de683d10 .event anyedge, v00000279de68a7b0_0, v00000279de68b890_0, v00000279de68b610_0;
S_00000279de662190 .scope module, "alu" "alu" 3 81, 5 2 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "aluop";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "alu_out";
P_00000279de662320 .param/l "ADD" 0 5 10, C4<000>;
P_00000279de662358 .param/l "AND" 0 5 11, C4<001>;
P_00000279de662390 .param/l "LUI" 0 5 16, C4<110>;
P_00000279de6623c8 .param/l "OR" 0 5 12, C4<010>;
P_00000279de662400 .param/l "SLT" 0 5 13, C4<011>;
P_00000279de662438 .param/l "SUB" 0 5 14, C4<100>;
P_00000279de662470 .param/l "XOR" 0 5 15, C4<101>;
L_00000279deab0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de68b070_0 .net/2u *"_ivl_0", 31 0, L_00000279deab0310;  1 drivers
v00000279de68b110_0 .net *"_ivl_2", 0 0, L_00000279de6f8940;  1 drivers
L_00000279deab0358 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000279de68a530_0 .net/2s *"_ivl_4", 1 0, L_00000279deab0358;  1 drivers
L_00000279deab03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279de68b930_0 .net/2s *"_ivl_6", 1 0, L_00000279deab03a0;  1 drivers
v00000279de68a8f0_0 .net *"_ivl_8", 1 0, L_00000279de6f9520;  1 drivers
v00000279de68a850_0 .net "a", 31 0, L_00000279de6f7b50;  alias, 1 drivers
v00000279de68ad50_0 .var "alu_out", 31 0;
v00000279de68b9d0_0 .net "aluop", 2 0, v00000279de68adf0_0;  alias, 1 drivers
v00000279de68aa30_0 .net "b", 31 0, v00000279de68a210_0;  alias, 1 drivers
v00000279de68b6b0_0 .net "zero", 0 0, L_00000279de6f95c0;  alias, 1 drivers
E_00000279de683e50 .event anyedge, v00000279de68a210_0, v00000279de68a850_0, v00000279de68b9d0_0;
L_00000279de6f8940 .cmp/eq 32, v00000279de68ad50_0, L_00000279deab0310;
L_00000279de6f9520 .functor MUXZ 2, L_00000279deab03a0, L_00000279deab0358, L_00000279de6f8940, C4<>;
L_00000279de6f95c0 .part L_00000279de6f9520, 0, 1;
S_00000279de6624b0 .scope module, "ctrl" "ctrl" 3 114, 6 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "Jump";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 3 "AluOp";
    .port_info 9 /OUTPUT 1 "extOp";
P_00000279de65fc30 .param/l "ADD" 0 6 29, C4<100000>;
P_00000279de65fc68 .param/l "ADDI" 0 6 21, C4<001000>;
P_00000279de65fca0 .param/l "ADDIU" 0 6 22, C4<001001>;
P_00000279de65fcd8 .param/l "AND" 0 6 30, C4<100100>;
P_00000279de65fd10 .param/l "BEQ" 0 6 23, C4<000100>;
P_00000279de65fd48 .param/l "J" 0 6 24, C4<000010>;
P_00000279de65fd80 .param/l "LUI" 0 6 25, C4<001111>;
P_00000279de65fdb8 .param/l "LW" 0 6 26, C4<100011>;
P_00000279de65fdf0 .param/l "OR" 0 6 31, C4<100101>;
P_00000279de65fe28 .param/l "ORI" 0 6 27, C4<001101>;
P_00000279de65fe60 .param/l "R" 0 6 20, C4<000000>;
P_00000279de65fe98 .param/l "SLT" 0 6 32, C4<101010>;
P_00000279de65fed0 .param/l "SUB" 0 6 33, C4<100010>;
P_00000279de65ff08 .param/l "SW" 0 6 28, C4<101011>;
P_00000279de65ff40 .param/l "XOR" 0 6 34, C4<100110>;
v00000279de68bb10_0 .var "ALUSrc", 0 0;
v00000279de68adf0_0 .var "AluOp", 2 0;
v00000279de68bc50_0 .var "Branch", 0 0;
v00000279de68aad0_0 .var "Jump", 0 0;
v00000279de68acb0_0 .var "MemWrite", 0 0;
v00000279de68ab70_0 .var "MemtoReg", 0 0;
v00000279de68ae90_0 .var "RegDst", 0 0;
v00000279de68b750_0 .var "RegWrite", 0 0;
v00000279de68bcf0_0 .var "extOp", 0 0;
v00000279de68ac10_0 .net "func", 5 0, L_00000279de6f9e80;  1 drivers
v00000279de68be30_0 .net "ins", 31 0, L_00000279de640bc0;  alias, 1 drivers
v00000279de643850_0 .net "op", 5 0, L_00000279de6f9ca0;  1 drivers
E_00000279de683ed0 .event anyedge, v00000279de643850_0, v00000279de68ac10_0;
L_00000279de6f9ca0 .part L_00000279de640bc0, 26, 6;
L_00000279de6f9e80 .part L_00000279de640bc0, 0, 6;
S_00000279de65dff0 .scope module, "dm" "dm" 3 89, 7 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 10 "alu_out";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dm_out";
L_00000279de640e60 .functor BUFZ 32, L_00000279de6f89e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279de643710_0 .net "MemWrite", 0 0, v00000279de68acb0_0;  alias, 1 drivers
v00000279de6f4b10_0 .net *"_ivl_0", 31 0, L_00000279de6f89e0;  1 drivers
v00000279de6f4cf0_0 .net *"_ivl_2", 11 0, L_00000279de6fa420;  1 drivers
L_00000279deab03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279de6f5790_0 .net *"_ivl_5", 1 0, L_00000279deab03e8;  1 drivers
v00000279de6f5bf0_0 .net "alu_out", 11 2, L_00000279de6f9980;  1 drivers
v00000279de6f5ab0_0 .net "clk", 0 0, v00000279de6f7650_0;  alias, 1 drivers
v00000279de6f4ed0_0 .net "din", 31 0, L_00000279de6f7f10;  alias, 1 drivers
v00000279de6f58d0 .array "dm", 0 1023, 31 0;
v00000279de6f5150_0 .net "dm_out", 31 0, L_00000279de640e60;  alias, 1 drivers
E_00000279de684690 .event negedge, v00000279de6f5ab0_0;
L_00000279de6f89e0 .array/port v00000279de6f58d0, L_00000279de6fa420;
L_00000279de6fa420 .concat [ 10 2 0 0], L_00000279de6f9980, L_00000279deab03e8;
S_00000279de65e180 .scope module, "extension" "extension" 3 50, 8 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 1 "extop";
    .port_info 2 /OUTPUT 32 "dout";
v00000279de6f4930_0 .var "dout", 31 0;
v00000279de6f41b0_0 .net "extop", 0 0, v00000279de68bcf0_0;  alias, 1 drivers
v00000279de6f5b50_0 .net "imm16", 15 0, L_00000279de6f8730;  1 drivers
E_00000279de684710 .event anyedge, v00000279de68bcf0_0, v00000279de6f5b50_0;
S_00000279de65e310 .scope module, "im" "im" 3 45, 9 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 10 "PC";
    .port_info 1 /OUTPUT 32 "out_ins";
L_00000279de640bc0 .functor BUFZ 32, L_00000279de6f6930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279de6f4570_0 .net "PC", 11 2, L_00000279de6f7d30;  1 drivers
v00000279de6f5510_0 .net *"_ivl_0", 31 0, L_00000279de6f6930;  1 drivers
v00000279de6f4f70_0 .net *"_ivl_2", 11 0, L_00000279de6f7150;  1 drivers
L_00000279deab0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279de6f5010_0 .net *"_ivl_5", 1 0, L_00000279deab0088;  1 drivers
v00000279de6f5e70 .array "im", 0 1023, 31 0;
v00000279de6f4610_0 .net "out_ins", 31 0, L_00000279de640bc0;  alias, 1 drivers
E_00000279de684bd0 .event anyedge, v00000279de68be30_0;
L_00000279de6f6930 .array/port v00000279de6f5e70, L_00000279de6f7150;
L_00000279de6f7150 .concat [ 10 2 0 0], L_00000279de6f7d30, L_00000279deab0088;
S_00000279de65c760 .scope module, "npc" "npc" 3 104, 10 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 1 "Jump";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 32 "ext_imm";
    .port_info 5 /INPUT 26 "imm26";
    .port_info 6 /OUTPUT 32 "NPC";
v00000279de6f51f0_0 .net "Branch", 0 0, v00000279de68bc50_0;  alias, 1 drivers
v00000279de6f5f10_0 .net "Jump", 0 0, v00000279de68aad0_0;  alias, 1 drivers
v00000279de6f4070_0 .var "NPC", 31 0;
v00000279de6f47f0_0 .net "PC", 31 0, v00000279de6f5d30_0;  alias, 1 drivers
v00000279de6f4250_0 .net "Zero", 0 0, L_00000279de6f95c0;  alias, 1 drivers
L_00000279deab0430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000279de6f5c90_0 .net/2u *"_ivl_0", 31 0, L_00000279deab0430;  1 drivers
v00000279de6f4a70_0 .net "ext_imm", 31 0, v00000279de6f4930_0;  alias, 1 drivers
v00000279de6f5970_0 .net "imm26", 25 0, L_00000279de6f88a0;  1 drivers
v00000279de6f42f0_0 .net "pc4", 31 0, L_00000279de6f8a80;  1 drivers
E_00000279de685850/0 .event anyedge, v00000279de68b6b0_0, v00000279de68bc50_0, v00000279de68b4d0_0, v00000279de6f42f0_0;
E_00000279de685850/1 .event anyedge, v00000279de68aad0_0, v00000279de6f47f0_0, v00000279de6f5970_0;
E_00000279de685850 .event/or E_00000279de685850/0, E_00000279de685850/1;
L_00000279de6f8a80 .arith/sum 32, v00000279de6f5d30_0, L_00000279deab0430;
S_00000279de65c8f0 .scope module, "pc" "pc" 3 38, 11 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "NPC";
    .port_info 3 /OUTPUT 32 "PC";
v00000279de6f4e30_0 .net "NPC", 31 0, v00000279de6f4070_0;  alias, 1 drivers
v00000279de6f5d30_0 .var "PC", 31 0;
v00000279de6f49d0_0 .net "clk", 0 0, v00000279de6f7650_0;  alias, 1 drivers
v00000279de6f5dd0_0 .net "rst", 0 0, v00000279de6f8550_0;  alias, 1 drivers
E_00000279de6840d0 .event posedge, v00000279de6f5dd0_0, v00000279de6f5ab0_0;
S_00000279de65ca80 .scope module, "registerfile" "registerfile" 3 63, 12 1 0, S_00000279de66a3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "regw";
    .port_info 6 /OUTPUT 32 "out1";
    .port_info 7 /OUTPUT 32 "out2";
    .port_info 8 /INPUT 32 "wdata";
v00000279de6f4110_0 .net *"_ivl_0", 31 0, L_00000279de6f7790;  1 drivers
v00000279de6f5830_0 .net *"_ivl_10", 31 0, L_00000279de6f6cf0;  1 drivers
v00000279de6f4390_0 .net *"_ivl_12", 6 0, L_00000279de6f7a10;  1 drivers
L_00000279deab01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279de6f46b0_0 .net *"_ivl_15", 1 0, L_00000279deab01a8;  1 drivers
v00000279de6f4430_0 .net *"_ivl_18", 31 0, L_00000279de6f7bf0;  1 drivers
L_00000279deab01f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de6f44d0_0 .net *"_ivl_21", 26 0, L_00000279deab01f0;  1 drivers
L_00000279deab0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de6f55b0_0 .net/2u *"_ivl_22", 31 0, L_00000279deab0238;  1 drivers
v00000279de6f50b0_0 .net *"_ivl_24", 0 0, L_00000279de6f7c90;  1 drivers
L_00000279deab0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de6f4750_0 .net/2u *"_ivl_26", 31 0, L_00000279deab0280;  1 drivers
v00000279de6f5330_0 .net *"_ivl_28", 31 0, L_00000279de6f7dd0;  1 drivers
L_00000279deab00d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de6f4890_0 .net *"_ivl_3", 26 0, L_00000279deab00d0;  1 drivers
v00000279de6f4bb0_0 .net *"_ivl_30", 6 0, L_00000279de6f7e70;  1 drivers
L_00000279deab02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279de6f4c50_0 .net *"_ivl_33", 1 0, L_00000279deab02c8;  1 drivers
L_00000279deab0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de6f5a10_0 .net/2u *"_ivl_4", 31 0, L_00000279deab0118;  1 drivers
v00000279de6f5290_0 .net *"_ivl_6", 0 0, L_00000279de6f6c50;  1 drivers
L_00000279deab0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279de6f53d0_0 .net/2u *"_ivl_8", 31 0, L_00000279deab0160;  1 drivers
v00000279de6f5470_0 .net "clk", 0 0, v00000279de6f7650_0;  alias, 1 drivers
v00000279de6f5650_0 .var/i "i", 31 0;
v00000279de6f56f0_0 .net "out1", 31 0, L_00000279de6f7b50;  alias, 1 drivers
v00000279de6f7330_0 .net "out2", 31 0, L_00000279de6f7f10;  alias, 1 drivers
v00000279de6f7ab0_0 .net "rd", 4 0, v00000279de68a670_0;  alias, 1 drivers
v00000279de6f6d90 .array "register", 0 31, 31 0;
v00000279de6f7fb0_0 .net "regw", 0 0, v00000279de68b750_0;  alias, 1 drivers
v00000279de6f6e30_0 .net "rs", 4 0, L_00000279de6fa100;  1 drivers
v00000279de6f7970_0 .net "rst", 0 0, v00000279de6f8550_0;  alias, 1 drivers
v00000279de6f8190_0 .net "rt", 4 0, L_00000279de6f9480;  1 drivers
v00000279de6f8230_0 .net "wdata", 31 0, v00000279de68af30_0;  alias, 1 drivers
L_00000279de6f7790 .concat [ 5 27 0 0], L_00000279de6fa100, L_00000279deab00d0;
L_00000279de6f6c50 .cmp/eq 32, L_00000279de6f7790, L_00000279deab0118;
L_00000279de6f6cf0 .array/port v00000279de6f6d90, L_00000279de6f7a10;
L_00000279de6f7a10 .concat [ 5 2 0 0], L_00000279de6fa100, L_00000279deab01a8;
L_00000279de6f7b50 .functor MUXZ 32, L_00000279de6f6cf0, L_00000279deab0160, L_00000279de6f6c50, C4<>;
L_00000279de6f7bf0 .concat [ 5 27 0 0], L_00000279de6f9480, L_00000279deab01f0;
L_00000279de6f7c90 .cmp/eq 32, L_00000279de6f7bf0, L_00000279deab0238;
L_00000279de6f7dd0 .array/port v00000279de6f6d90, L_00000279de6f7e70;
L_00000279de6f7e70 .concat [ 5 2 0 0], L_00000279de6f9480, L_00000279deab02c8;
L_00000279de6f7f10 .functor MUXZ 32, L_00000279de6f7dd0, L_00000279deab0280, L_00000279de6f7c90, C4<>;
    .scope S_00000279de65c8f0;
T_0 ;
    %wait E_00000279de6840d0;
    %load/vec4 v00000279de6f5dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v00000279de6f5d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000279de6f4e30_0;
    %assign/vec4 v00000279de6f5d30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000279de65e310;
T_1 ;
    %vpi_call 9 9 "$readmemh", "./code.txt", v00000279de6f5e70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000279de65e310;
T_2 ;
    %wait E_00000279de684bd0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000279de65e180;
T_3 ;
    %wait E_00000279de684710;
    %load/vec4 v00000279de6f41b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000279de6f5b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000279de6f4930_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v00000279de6f5b50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000279de6f5b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000279de6f4930_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000279de668f00;
T_4 ;
    %wait E_00000279de683d10;
    %load/vec4 v00000279de68a7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v00000279de68b890_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v00000279de68b610_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v00000279de68a670_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000279de65ca80;
T_5 ;
    %wait E_00000279de6840d0;
    %load/vec4 v00000279de6f7970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000279de6f5650_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000279de6f5650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000279de6f5650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279de6f6d90, 0, 4;
    %load/vec4 v00000279de6f5650_0;
    %addi 1, 0, 32;
    %store/vec4 v00000279de6f5650_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000279de6f7fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v00000279de6f8230_0;
    %load/vec4 v00000279de6f7ab0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279de6f6d90, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000279de668be0;
T_6 ;
    %wait E_00000279de683210;
    %load/vec4 v00000279de68b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v00000279de68b4d0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000279de68bd90_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v00000279de68a210_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000279de662190;
T_7 ;
    %wait E_00000279de683e50;
    %load/vec4 v00000279de68b9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v00000279de68a850_0;
    %load/vec4 v00000279de68aa30_0;
    %add;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v00000279de68a850_0;
    %load/vec4 v00000279de68aa30_0;
    %and;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v00000279de68a850_0;
    %load/vec4 v00000279de68aa30_0;
    %or;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v00000279de68a850_0;
    %load/vec4 v00000279de68aa30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v00000279de68a850_0;
    %load/vec4 v00000279de68aa30_0;
    %sub;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v00000279de68a850_0;
    %load/vec4 v00000279de68aa30_0;
    %xor;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v00000279de68aa30_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v00000279de68ad50_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000279de65dff0;
T_8 ;
    %vpi_call 7 12 "$readmemh", "./data.txt", v00000279de6f58d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000279de65dff0;
T_9 ;
    %wait E_00000279de684690;
    %load/vec4 v00000279de643710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000279de6f4ed0_0;
    %load/vec4 v00000279de6f5bf0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279de6f58d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000279de668d70;
T_10 ;
    %wait E_00000279de6838d0;
    %load/vec4 v00000279de68ba70_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v00000279de68c010_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v00000279de68bf70_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v00000279de68af30_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000279de65c760;
T_11 ;
    %wait E_00000279de685850;
    %load/vec4 v00000279de6f4250_0;
    %load/vec4 v00000279de6f51f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000279de6f4a70_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v00000279de6f4a70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %load/vec4 v00000279de6f42f0_0;
    %add;
    %store/vec4 v00000279de6f4070_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000279de6f5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000279de6f47f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v00000279de6f5970_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000279de6f4070_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000279de6f42f0_0;
    %store/vec4 v00000279de6f4070_0, 0, 32;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000279de6624b0;
T_12 ;
    %wait E_00000279de683ed0;
    %load/vec4 v00000279de643850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ab70_0, 0, 1;
    %load/vec4 v00000279de68ac10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.16;
T_12.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12.9;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ab70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ab70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bcf0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ab70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68ab70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ae90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68ab70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bcf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279de68b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279de68bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000279de68adf0_0, 0, 3;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000279de66a250;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000279de6f84b0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000279de66a250;
T_14 ;
    %end;
    .thread T_14;
    .scope S_00000279de66a250;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279de6f7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279de6f8550_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279de6f8550_0, 0;
    %delay 2000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000279de66a250;
T_16 ;
    %wait E_00000279de683190;
    %delay 20, 0;
    %load/vec4 v00000279de6f7650_0;
    %inv;
    %assign/vec4 v00000279de6f7650_0, 0;
    %load/vec4 v00000279de6f84b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000279de6f84b0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././mips.v";
    "./datapath/mux.v";
    "./datapath/alu.v";
    "./control/ctrl.v";
    "./datapath/dm.v";
    "./datapath/extension.v";
    "./datapath/im.v";
    "./datapath/npc.v";
    "./datapath/pc.v";
    "./datapath/registerfile.v";
