{
  "module_name": "amlogic,meson-g12a-reset.h",
  "hash_id": "27146c4563ebc76e2d656dfe041303bcc0678770b8eaba202f7a0f7fd32ae424",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/amlogic,meson-g12a-reset.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_AMLOGIC_MESON_G12A_RESET_H\n#define _DT_BINDINGS_AMLOGIC_MESON_G12A_RESET_H\n\n \n#define RESET_HIU\t\t\t0\n \n#define RESET_DOS\t\t\t2\n \n#define RESET_VIU\t\t\t5\n#define RESET_AFIFO\t\t\t6\n#define RESET_VID_PLL_DIV\t\t7\n \n#define RESET_VENC\t\t\t10\n#define RESET_ASSIST\t\t\t11\n#define RESET_PCIE_CTRL_A\t\t12\n#define RESET_VCBUS\t\t\t13\n#define RESET_PCIE_PHY\t\t\t14\n#define RESET_PCIE_APB\t\t\t15\n#define RESET_GIC\t\t\t16\n#define RESET_CAPB3_DECODE\t\t17\n \n#define RESET_HDMITX_CAPB3\t\t19\n#define RESET_DVALIN_CAPB3\t\t20\n#define RESET_DOS_CAPB3\t\t\t21\n \n#define RESET_CBUS_CAPB3\t\t23\n#define RESET_AHB_CNTL\t\t\t24\n#define RESET_AHB_DATA\t\t\t25\n#define RESET_VCBUS_CLK81\t\t26\n \n \n \n#define RESET_DEMUX\t\t\t33\n#define RESET_USB\t\t\t34\n#define RESET_DDR\t\t\t35\n \n#define RESET_BT656\t\t\t37\n#define RESET_AHB_SRAM\t\t\t38\n \n#define RESET_PARSER\t\t\t40\n \n#define RESET_ISA\t\t\t42\n#define RESET_ETHERNET\t\t\t43\n#define RESET_SD_EMMC_A\t\t\t44\n#define RESET_SD_EMMC_B\t\t\t45\n#define RESET_SD_EMMC_C\t\t\t46\n \n#define RESET_USB_PHY20\t\t\t48\n#define RESET_USB_PHY21\t\t\t49\n \n#define RESET_AUDIO_CODEC\t\t61\n \n \n \n#define RESET_AUDIO\t\t\t65\n#define RESET_HDMITX_PHY\t\t66\n \n#define RESET_MIPI_DSI_HOST\t\t68\n#define RESET_ALOCKER\t\t\t69\n#define RESET_GE2D\t\t\t70\n#define RESET_PARSER_REG\t\t71\n#define RESET_PARSER_FETCH\t\t72\n#define RESET_CTL\t\t\t73\n#define RESET_PARSER_TOP\t\t74\n \n#define RESET_NNA\t\t\t76\n \n#define RESET_DVALIN\t\t\t78\n#define RESET_HDMITX\t\t\t79\n \n \n \n#define RESET_DEMUX_TOP\t\t\t105\n#define RESET_DEMUX_DES_PL\t\t106\n#define RESET_DEMUX_S2P_0\t\t107\n#define RESET_DEMUX_S2P_1\t\t108\n#define RESET_DEMUX_0\t\t\t109\n#define RESET_DEMUX_1\t\t\t110\n#define RESET_DEMUX_2\t\t\t111\n \n \n \n#define RESET_MIPI_DSI_PHY\t\t130\n \n#define RESET_RDMA\t\t\t133\n#define RESET_VENCI\t\t\t134\n#define RESET_VENCP\t\t\t135\n \n#define RESET_VDAC\t\t\t137\n \n#define RESET_VDI6\t\t\t140\n#define RESET_VENCL\t\t\t141\n#define RESET_I2C_M1\t\t\t142\n#define RESET_I2C_M2\t\t\t143\n \n \n \n \n#define RESET_GEN\t\t\t192\n#define RESET_SPICC0\t\t\t193\n#define RESET_SC\t\t\t194\n#define RESET_SANA_3\t\t\t195\n#define RESET_I2C_M0\t\t\t196\n#define RESET_TS_PLL\t\t\t197\n#define RESET_SPICC1\t\t\t198\n#define RESET_STREAM\t\t\t199\n#define RESET_TS_CPU\t\t\t200\n#define RESET_UART0\t\t\t201\n#define RESET_UART1_2\t\t\t202\n#define RESET_ASYNC0\t\t\t203\n#define RESET_ASYNC1\t\t\t204\n#define RESET_SPIFC0\t\t\t205\n#define RESET_I2C_M3\t\t\t206\n \n \n#define RESET_USB_DDR_0\t\t\t224\n#define RESET_USB_DDR_1\t\t\t225\n#define RESET_USB_DDR_2\t\t\t226\n#define RESET_USB_DDR_3\t\t\t227\n#define RESET_TS_GPU\t\t\t228\n#define RESET_DEVICE_MMC_ARB\t\t229\n#define RESET_DVALIN_DMC_PIPL\t\t230\n#define RESET_VID_LOCK\t\t\t231\n#define RESET_NIC_DMC_PIPL\t\t232\n#define RESET_DMC_VPU_PIPL\t\t233\n#define RESET_GE2D_DMC_PIPL\t\t234\n#define RESET_HCODEC_DMC_PIPL\t\t235\n#define RESET_WAVE420_DMC_PIPL\t\t236\n#define RESET_HEVCF_DMC_PIPL\t\t237\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}