// Seed: 2854853410
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  wand  id_4;
  logic id_5 = id_4[SystemTFIdentifier];
  assign id_2 = id_3;
endmodule
