[
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/crt1.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/crt1.o ../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC/crt1.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC/crt1.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/vectors.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/vectors.o ../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC/vectors.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC/vectors.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chsys.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chsys.o ../../../ChibiOS-RT/os/rt/src/chsys.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chsys.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chdebug.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chdebug.o ../../../ChibiOS-RT/os/rt/src/chdebug.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chdebug.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chtrace.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chtrace.o ../../../ChibiOS-RT/os/rt/src/chtrace.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chtrace.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chvt.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chvt.o ../../../ChibiOS-RT/os/rt/src/chvt.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chvt.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chschd.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chschd.o ../../../ChibiOS-RT/os/rt/src/chschd.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chschd.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chthreads.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chthreads.o ../../../ChibiOS-RT/os/rt/src/chthreads.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chthreads.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chtm.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chtm.o ../../../ChibiOS-RT/os/rt/src/chtm.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chtm.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chstats.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chstats.o ../../../ChibiOS-RT/os/rt/src/chstats.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chstats.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chregistry.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chregistry.o ../../../ChibiOS-RT/os/rt/src/chregistry.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chregistry.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chsem.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chsem.o ../../../ChibiOS-RT/os/rt/src/chsem.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chsem.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chmtx.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chmtx.o ../../../ChibiOS-RT/os/rt/src/chmtx.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chmtx.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chcond.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chcond.o ../../../ChibiOS-RT/os/rt/src/chcond.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chcond.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chevents.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chevents.o ../../../ChibiOS-RT/os/rt/src/chevents.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chevents.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chmsg.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chmsg.o ../../../ChibiOS-RT/os/rt/src/chmsg.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chmsg.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chdynamic.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chdynamic.o ../../../ChibiOS-RT/os/rt/src/chdynamic.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/rt/src/chdynamic.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chmboxes.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chmboxes.o ../../../ChibiOS-RT/os/common/oslib/src/chmboxes.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/oslib/src/chmboxes.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chmemcore.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chmemcore.o ../../../ChibiOS-RT/os/common/oslib/src/chmemcore.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/oslib/src/chmemcore.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chheap.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chheap.o ../../../ChibiOS-RT/os/common/oslib/src/chheap.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/oslib/src/chheap.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chmempools.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chmempools.o ../../../ChibiOS-RT/os/common/oslib/src/chmempools.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/oslib/src/chmempools.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chcore.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chcore.o ../../../ChibiOS-RT/os/common/ports/ARMCMx/chcore.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/ports/ARMCMx/chcore.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chcore_v7m.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chcore_v7m.o ../../../ChibiOS-RT/os/common/ports/ARMCMx/chcore_v7m.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/common/ports/ARMCMx/chcore_v7m.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/osal.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/osal.o ../../../ChibiOS-RT/os/hal/osal/rt/osal.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/osal/rt/osal.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal.o ../../../ChibiOS-RT/os/hal/src/hal.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_buffers.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_buffers.o ../../../ChibiOS-RT/os/hal/src/hal_buffers.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_buffers.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_queues.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_queues.o ../../../ChibiOS-RT/os/hal/src/hal_queues.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_queues.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_mmcsd.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_mmcsd.o ../../../ChibiOS-RT/os/hal/src/hal_mmcsd.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_mmcsd.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_adc.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_adc.o ../../../ChibiOS-RT/os/hal/src/hal_adc.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_adc.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_can.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_can.o ../../../ChibiOS-RT/os/hal/src/hal_can.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_can.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_dac.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_dac.o ../../../ChibiOS-RT/os/hal/src/hal_dac.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_dac.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_ext.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_ext.o ../../../ChibiOS-RT/os/hal/src/hal_ext.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_ext.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_gpt.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_gpt.o ../../../ChibiOS-RT/os/hal/src/hal_gpt.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_gpt.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_i2c.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_i2c.o ../../../ChibiOS-RT/os/hal/src/hal_i2c.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_i2c.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_i2s.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_i2s.o ../../../ChibiOS-RT/os/hal/src/hal_i2s.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_i2s.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_icu.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_icu.o ../../../ChibiOS-RT/os/hal/src/hal_icu.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_icu.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_mac.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_mac.o ../../../ChibiOS-RT/os/hal/src/hal_mac.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_mac.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_mmc_spi.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_mmc_spi.o ../../../ChibiOS-RT/os/hal/src/hal_mmc_spi.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_mmc_spi.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_pal.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_pal.o ../../../ChibiOS-RT/os/hal/src/hal_pal.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_pal.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_pwm.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_pwm.o ../../../ChibiOS-RT/os/hal/src/hal_pwm.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_pwm.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_qspi.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_qspi.o ../../../ChibiOS-RT/os/hal/src/hal_qspi.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_qspi.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_rtc.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_rtc.o ../../../ChibiOS-RT/os/hal/src/hal_rtc.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_rtc.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_sdc.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_sdc.o ../../../ChibiOS-RT/os/hal/src/hal_sdc.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_sdc.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_serial.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_serial.o ../../../ChibiOS-RT/os/hal/src/hal_serial.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_serial.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_serial_usb.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_serial_usb.o ../../../ChibiOS-RT/os/hal/src/hal_serial_usb.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_serial_usb.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_spi.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_spi.o ../../../ChibiOS-RT/os/hal/src/hal_spi.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_spi.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_st.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_st.o ../../../ChibiOS-RT/os/hal/src/hal_st.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_st.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_uart.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_uart.o ../../../ChibiOS-RT/os/hal/src/hal_uart.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_uart.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_usb.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_usb.o ../../../ChibiOS-RT/os/hal/src/hal_usb.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_usb.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_wdg.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_wdg.o ../../../ChibiOS-RT/os/hal/src/hal_wdg.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/src/hal_wdg.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/nvic.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/nvic.o ../../../ChibiOS-RT/os/hal/ports/common/ARMCMx/nvic.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/common/ARMCMx/nvic.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx/hal_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/STM32F4xx/hal_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_ext_lld_isr.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_ext_lld_isr.o ../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx/hal_ext_lld_isr.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/STM32F4xx/hal_ext_lld_isr.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_adc_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_adc_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2/hal_adc_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2/hal_adc_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_can_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_can_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1/hal_can_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1/hal_can_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_dac_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_dac_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/stm32_dma.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/stm32_dma.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_ext_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_ext_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1/hal_ext_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1/hal_ext_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_pal_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_pal_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_i2c_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_i2c_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1/hal_i2c_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1/hal_i2c_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_mac_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_mac_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1/hal_mac_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1/hal_mac_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_usb_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_usb_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1/hal_usb_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1/hal_usb_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_qspi_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_qspi_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1/hal_qspi_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1/hal_qspi_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_rtc_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_rtc_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2/hal_rtc_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2/hal_rtc_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_i2s_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_i2s_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1/hal_i2s_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1/hal_i2s_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_spi_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_spi_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1/hal_spi_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1/hal_spi_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_sdc_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_sdc_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1/hal_sdc_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1/hal_sdc_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_st_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_st_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_st_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_st_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_gpt_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_gpt_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_icu_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_icu_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_icu_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_icu_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_pwm_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_pwm_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_serial_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_serial_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1/hal_serial_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1/hal_serial_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_uart_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_uart_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1/hal_uart_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1/hal_uart_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/hal_wdg_lld.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/hal_wdg_lld.o ../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1/hal_wdg_lld.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1/hal_wdg_lld.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/board.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/board.o ../boards/ST_NUCLEO64_F446RE/board.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/boards/ST_NUCLEO64_F446RE/board.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/memstreams.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/memstreams.o ../../../ChibiOS-RT/os/hal/lib/streams/memstreams.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/lib/streams/memstreams.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/chprintf.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/chprintf.o ../../../ChibiOS-RT/os/hal/lib/streams/chprintf.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/ChibiOS-RT/os/hal/lib/streams/chprintf.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/util_numbers.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/util_numbers.o ../../src/util/util_numbers.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/util/util_numbers.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/util_version.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/util_version.o ../../src/util/util_version.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/util/util_version.c"
    },
    {
        "command": "cc -c -mcpu=cortex-m0 -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto -Wall -Wextra -Wstrict-prototypes -Wdisabled-optimization -Wdouble-promotion -Wformat=2 -Wfloat-equal -Waggressive-loop-optimizations -Waggregate-return -Wlogical-op -Wno-implicit-fallthrough -Wa,-alms=build/lst/main.lst -DCORTEX_USE_FPU=FALSE -DGIT_COMMIT_VERSION=\\\"git-c28cf57\\\" -DTHUMB_PRESENT -mno-thumb-interwork -DTHUMB_NO_INTERWORKING -mthumb -DTHUMB -I. -I../../../ChibiOS-RT/os/license -I../../../ChibiOS-RT/os/common/startup/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/common/startup/ARMCMx/devices/STM32F4xx -I../../../ChibiOS-RT/os/common/ext/CMSIS/include -I../../../ChibiOS-RT/os/common/ext/CMSIS/ST/STM32F4xx -I../../../ChibiOS-RT/os/rt/include -I../../../ChibiOS-RT/os/common/oslib/include -I../../../ChibiOS-RT/os/common/ports/ARMCMx -I../../../ChibiOS-RT/os/common/ports/ARMCMx/compilers/GCC -I../../../ChibiOS-RT/os/hal/osal/rt -I../../../ChibiOS-RT/os/hal/include -I../../../ChibiOS-RT/os/hal/ports/common/ARMCMx -I../../../ChibiOS-RT/os/hal/ports/STM32/STM32F4xx -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/ADCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/CANv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/DMAv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/EXTIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/GPIOv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/I2Cv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/MACv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/OTGv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/QUADSPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/RTCv2 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SPIv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/SDIOv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/TIMv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/USARTv1 -I../../../ChibiOS-RT/os/hal/ports/STM32/LLD/xWDGv1 -I../boards/ST_NUCLEO64_F446RE -I../../../ChibiOS-RT/test/lib -I../../../ChibiOS-RT/test/rt/source/test -I../../../ChibiOS-RT/os/hal/lib/streams -I../../../ChibiOS-RT/os/various -Iconf -I../../src/util/include -I../../src/boards/include -I../../../ChibiOS-RT/os/various -o build/obj/main.o main.c",
        "directory": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky",
        "file": "/home/chad/psu/psas/devsat/firmware/chib_stf4x/src/app_blinky/main.c"
    }
]