{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730582251785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730582251785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 17:17:31 2024 " "Processing started: Sat Nov 02 17:17:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730582251785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730582251785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730582251785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1730582251975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8-Structural " "Found design unit 1: MUX8-Structural" {  } { { "MUX8.vhd" "" { Text "G:/Desktop/Final Project/MUX8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252361 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX8.vhd" "" { Text "G:/Desktop/Final Project/MUX8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter8-Structural " "Found design unit 1: Counter8-Structural" {  } { { "Counter8.vhd" "" { Text "G:/Desktop/Final Project/Counter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter8 " "Found entity 1: Counter8" {  } { { "Counter8.vhd" "" { Text "G:/Desktop/Final Project/Counter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter256-Structural " "Found design unit 1: Counter256-Structural" {  } { { "Counter256.vhd" "" { Text "G:/Desktop/Final Project/Counter256.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter256 " "Found entity 1: Counter256" {  } { { "Counter256.vhd" "" { Text "G:/Desktop/Final Project/Counter256.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-RTL " "Found design unit 1: ClockDivider-RTL" {  } { { "ClockDivider.vhd" "" { Text "G:/Desktop/Final Project/ClockDivider.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "G:/Desktop/Final Project/ClockDivider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.bdf" "" { Schematic "G:/Desktop/Final Project/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTFSM-Structural " "Found design unit 1: UARTFSM-Structural" {  } { { "UARTFSM.vhd" "" { Text "G:/Desktop/Final Project/UARTFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252370 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTFSM " "Found entity 1: UARTFSM" {  } { { "UARTFSM.vhd" "" { Text "G:/Desktop/Final Project/UARTFSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartbaudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartbaudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTBaudRateGenerator-Structural " "Found design unit 1: UARTBaudRateGenerator-Structural" {  } { { "UARTBaudRateGenerator.vhd" "" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252371 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTBaudRateGenerator " "Found entity 1: UARTBaudRateGenerator" {  } { { "UARTBaudRateGenerator.vhd" "" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister8-Structural " "Found design unit 1: ShiftRegister8-Structural" {  } { { "ShiftRegister8.vhd" "" { Text "G:/Desktop/Final Project/ShiftRegister8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister8 " "Found entity 1: ShiftRegister8" {  } { { "ShiftRegister8.vhd" "" { Text "G:/Desktop/Final Project/ShiftRegister8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packedregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file packedregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PackedRegister-Structural " "Found design unit 1: PackedRegister-Structural" {  } { { "PackedRegister.vhd" "" { Text "G:/Desktop/Final Project/PackedRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252375 ""} { "Info" "ISGN_ENTITY_NAME" "1 PackedRegister " "Found entity 1: PackedRegister" {  } { { "PackedRegister.vhd" "" { Text "G:/Desktop/Final Project/PackedRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "G:/Desktop/Final Project/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "jkFF_2.vhd" "" { Text "G:/Desktop/Final Project/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252378 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "jkFF_2.vhd" "" { Text "G:/Desktop/Final Project/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmController-rtl " "Found design unit 1: fsmController-rtl" {  } { { "fsmController.vhd" "" { Text "G:/Desktop/Final Project/fsmController.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252380 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmController " "Found entity 1: fsmController" {  } { { "fsmController.vhd" "" { Text "G:/Desktop/Final Project/fsmController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "espl4counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file espl4counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ESPL4counter-rtl " "Found design unit 1: ESPL4counter-rtl" {  } { { "ESPL4counter.vhd" "" { Text "G:/Desktop/Final Project/ESPL4counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ESPL4counter " "Found entity 1: ESPL4counter" {  } { { "ESPL4counter.vhd" "" { Text "G:/Desktop/Final Project/ESPL4counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "G:/Desktop/Final Project/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252383 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "G:/Desktop/Final Project/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "G:/Desktop/Final Project/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252385 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "G:/Desktop/Final Project/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "G:/Desktop/Final Project/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252387 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "G:/Desktop/Final Project/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "G:/Desktop/Final Project/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252389 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "G:/Desktop/Final Project/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "G:/Desktop/Final Project/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252390 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "G:/Desktop/Final Project/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterjk4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterjk4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterJK4bit-rtl " "Found design unit 1: counterJK4bit-rtl" {  } { { "counterJK4bit.vhd" "" { Text "G:/Desktop/Final Project/counterJK4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252392 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterJK4bit " "Found entity 1: counterJK4bit" {  } { { "counterJK4bit.vhd" "" { Text "G:/Desktop/Final Project/counterJK4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator4bit-bhv " "Found design unit 1: comparator4bit-bhv" {  } { { "comparator4bit.vhd" "" { Text "G:/Desktop/Final Project/comparator4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252393 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator4bit " "Found entity 1: comparator4bit" {  } { { "comparator4bit.vhd" "" { Text "G:/Desktop/Final Project/comparator4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "G:/Desktop/Final Project/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252395 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "G:/Desktop/Final Project/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevelProject " "Found entity 1: toplevelProject" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730582252396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevelProject " "Elaborating entity \"toplevelProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730582252425 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TxD " "Pin \"TxD\" is missing source" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 360 1232 1408 376 "TxD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1730582252426 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BCD1\[3..0\] " "Pin \"BCD1\[3..0\]\" is missing source" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1730582252426 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BCD2\[3..0\] " "Pin \"BCD2\[3..0\]\" is missing source" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1730582252426 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RxD " "Pin \"RxD\" not connected" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { -104 -112 56 -88 "RxD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1730582252426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:inst " "Elaborating entity \"lab3\" for hierarchy \"lab3:inst\"" {  } { { "toplevelProject.bdf" "inst" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 32 544 768 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmController lab3:inst\|fsmController:inst89 " "Elaborating entity \"fsmController\" for hierarchy \"lab3:inst\|fsmController:inst89\"" {  } { { "lab3.bdf" "inst89" { Schematic "G:/Desktop/Final Project/lab3.bdf" { { 152 592 808 296 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 lab3:inst\|fsmController:inst89\|enARdFF_2:ffy0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"lab3:inst\|fsmController:inst89\|enARdFF_2:ffy0\"" {  } { { "fsmController.vhd" "ffy0" { Text "G:/Desktop/Final Project/fsmController.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 lab3:inst\|debouncer_2:cleanSSCS " "Elaborating entity \"debouncer_2\" for hierarchy \"lab3:inst\|debouncer_2:cleanSSCS\"" {  } { { "lab3.bdf" "cleanSSCS" { Schematic "G:/Desktop/Final Project/lab3.bdf" { { 152 320 496 264 "cleanSSCS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(38) " "Verilog HDL or VHDL warning at debouncer_2.vhd(38): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "G:/Desktop/Final Project/debouncer_2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730582252445 "|toplevelProject|lab3:inst|debouncer_2:cleanSSCS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator4bit lab3:inst\|comparator4bit:inst5 " "Elaborating entity \"comparator4bit\" for hierarchy \"lab3:inst\|comparator4bit:inst5\"" {  } { { "lab3.bdf" "inst5" { Schematic "G:/Desktop/Final Project/lab3.bdf" { { 352 336 496 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterJK4bit lab3:inst\|counterJK4bit:inst1 " "Elaborating entity \"counterJK4bit\" for hierarchy \"lab3:inst\|counterJK4bit:inst1\"" {  } { { "lab3.bdf" "inst1" { Schematic "G:/Desktop/Final Project/lab3.bdf" { { 416 72 296 560 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jkFF_2 lab3:inst\|counterJK4bit:inst1\|jkFF_2:jk0 " "Elaborating entity \"jkFF_2\" for hierarchy \"lab3:inst\|counterJK4bit:inst1\|jkFF_2:jk0\"" {  } { { "counterJK4bit.vhd" "jk0" { Text "G:/Desktop/Final Project/counterJK4bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_2 lab3:inst\|counterJK4bit:inst1\|jkFF_2:jk0\|dFF_2:dFlipFlop " "Elaborating entity \"dFF_2\" for hierarchy \"lab3:inst\|counterJK4bit:inst1\|jkFF_2:jk0\|dFF_2:dFlipFlop\"" {  } { { "jkFF_2.vhd" "dFlipFlop" { Text "G:/Desktop/Final Project/jkFF_2.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst2 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst2\"" {  } { { "toplevelProject.bdf" "inst2" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 208 152 360 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst11 " "Elaborating entity \"UART\" for hierarchy \"UART:inst11\"" {  } { { "toplevelProject.bdf" "inst11" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 488 592 800 680 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252472 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 instOr " "Block or symbol \"OR2\" of instance \"instOr\" overlaps another block or symbol" {  } { { "UART.bdf" "" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 760 1608 1672 808 "instOr" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1730582252473 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC instVCC " "Primitive \"VCC\" of instance \"instVCC\" not used" {  } { { "UART.bdf" "" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 64 1016 1048 80 "instVCC" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1730582252473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTBaudRateGenerator UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator " "Elaborating entity \"UARTBaudRateGenerator\" for hierarchy \"UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\"" {  } { { "UART.bdf" "instUARTBaudRateGenerator" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 1160 920 1120 1272 "instUARTBaudRateGenerator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252475 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "VALUE 2 3 UARTBaudRateGenerator.vhd(96) " "VHDL Incomplete Partial Association warning at UARTBaudRateGenerator.vhd(96): port or argument \"VALUE\" has 2/3 unassociated elements" {  } { { "UARTBaudRateGenerator.vhd" "" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 96 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1730582252476 "|toplevelProject|UART:inst11|UARTBaudRateGenerator:instUARTBaudRateGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|ClockDivider:instClockDivider " "Elaborating entity \"ClockDivider\" for hierarchy \"UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|ClockDivider:instClockDivider\"" {  } { { "UARTBaudRateGenerator.vhd" "instClockDivider" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter256 UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|Counter256:instCounter256 " "Elaborating entity \"Counter256\" for hierarchy \"UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|Counter256:instCounter256\"" {  } { { "UARTBaudRateGenerator.vhd" "instCounter256" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|MUX8:instMUX8 " "Elaborating entity \"MUX8\" for hierarchy \"UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|MUX8:instMUX8\"" {  } { { "UARTBaudRateGenerator.vhd" "instMUX8" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8 UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|Counter8:instCounter8Divider " "Elaborating entity \"Counter8\" for hierarchy \"UART:inst11\|UARTBaudRateGenerator:instUARTBaudRateGenerator\|Counter8:instCounter8Divider\"" {  } { { "UARTBaudRateGenerator.vhd" "instCounter8Divider" { Text "G:/Desktop/Final Project/UARTBaudRateGenerator.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider UART:inst11\|ClockDivider:inst " "Elaborating entity \"ClockDivider\" for hierarchy \"UART:inst11\|ClockDivider:inst\"" {  } { { "UART.bdf" "inst" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 48 664 856 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PackedRegister UART:inst11\|PackedRegister:SCCR " "Elaborating entity \"PackedRegister\" for hierarchy \"UART:inst11\|PackedRegister:SCCR\"" {  } { { "UART.bdf" "SCCR" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 792 880 1168 936 "SCCR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder4.vhd 2 1 " "Using design file decoder4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4-Structural " "Found design unit 1: Decoder4-Structural" {  } { { "decoder4.vhd" "" { Text "G:/Desktop/Final Project/decoder4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4 " "Found entity 1: Decoder4" {  } { { "decoder4.vhd" "" { Text "G:/Desktop/Final Project/decoder4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730582252518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4 UART:inst11\|Decoder4:AddressDecoder " "Elaborating entity \"Decoder4\" for hierarchy \"UART:inst11\|Decoder4:AddressDecoder\"" {  } { { "UART.bdf" "AddressDecoder" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 632 352 504 712 "AddressDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252520 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] decoder4.vhd(16) " "Inferred latch for \"O\[0\]\" at decoder4.vhd(16)" {  } { { "decoder4.vhd" "" { Text "G:/Desktop/Final Project/decoder4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252521 "|toplevelProject|UART:inst11|Decoder4:AddressDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] decoder4.vhd(16) " "Inferred latch for \"O\[1\]\" at decoder4.vhd(16)" {  } { { "decoder4.vhd" "" { Text "G:/Desktop/Final Project/decoder4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252521 "|toplevelProject|UART:inst11|Decoder4:AddressDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] decoder4.vhd(16) " "Inferred latch for \"O\[2\]\" at decoder4.vhd(16)" {  } { { "decoder4.vhd" "" { Text "G:/Desktop/Final Project/decoder4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252521 "|toplevelProject|UART:inst11|Decoder4:AddressDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] decoder4.vhd(16) " "Inferred latch for \"O\[3\]\" at decoder4.vhd(16)" {  } { { "decoder4.vhd" "" { Text "G:/Desktop/Final Project/decoder4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252521 "|toplevelProject|UART:inst11|Decoder4:AddressDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 UART:inst11\|MUX8:Bus " "Elaborating entity \"MUX8\" for hierarchy \"UART:inst11\|MUX8:Bus\"" {  } { { "UART.bdf" "Bus" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 360 352 504 568 "Bus" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uartreceivercontroller.vhd 2 1 " "Using design file uartreceivercontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTReceiverController-Structural " "Found design unit 1: UARTReceiverController-Structural" {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252539 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTReceiverController " "Found entity 1: UARTReceiverController" {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730582252539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverController UART:inst11\|UARTReceiverController:instIUARTReceiverController " "Elaborating entity \"UARTReceiverController\" for hierarchy \"UART:inst11\|UARTReceiverController:instIUARTReceiverController\"" {  } { { "UART.bdf" "instIUARTReceiverController" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 1464 328 528 1640 "instIUARTReceiverController" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252540 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RDRF_LOAD uartreceivercontroller.vhd(13) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(13): used implicit default value for signal \"RDRF_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RDRF_WRITE uartreceivercontroller.vhd(14) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(14): used implicit default value for signal \"RDRF_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OE_LOAD uartreceivercontroller.vhd(16) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(16): used implicit default value for signal \"OE_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OE_WRITE uartreceivercontroller.vhd(17) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(17): used implicit default value for signal \"OE_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FE_LOAD uartreceivercontroller.vhd(19) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(19): used implicit default value for signal \"FE_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FE_WRITE uartreceivercontroller.vhd(20) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(20): used implicit default value for signal \"FE_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RSR_SHIFT uartreceivercontroller.vhd(22) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(22): used implicit default value for signal \"RSR_SHIFT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RDR_LOAD uartreceivercontroller.vhd(24) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(24): used implicit default value for signal \"RDR_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR0_EN uartreceivercontroller.vhd(49) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(49): used implicit default value for signal \"CTR0_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR0_LOAD uartreceivercontroller.vhd(50) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(50): used implicit default value for signal \"CTR0_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR0_IN uartreceivercontroller.vhd(51) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(51): used implicit default value for signal \"CTR0_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTR0_EXPIRE uartreceivercontroller.vhd(52) " "Verilog HDL or VHDL warning at uartreceivercontroller.vhd(52): object \"CTR0_EXPIRE\" assigned a value but never read" {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR1_CLK uartreceivercontroller.vhd(54) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(54): used implicit default value for signal \"CTR1_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR1_EN uartreceivercontroller.vhd(55) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(55): used implicit default value for signal \"CTR1_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR1_LOAD uartreceivercontroller.vhd(56) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(56): used implicit default value for signal \"CTR1_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTR1_EXPIRE uartreceivercontroller.vhd(57) " "Verilog HDL or VHDL warning at uartreceivercontroller.vhd(57): object \"CTR1_EXPIRE\" assigned a value but never read" {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730582252541 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signalD uartreceivercontroller.vhd(59) " "VHDL Signal Declaration warning at uartreceivercontroller.vhd(59): used implicit default value for signal \"signalD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252542 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signalQ uartreceivercontroller.vhd(60) " "Verilog HDL or VHDL warning at uartreceivercontroller.vhd(60): object \"signalQ\" assigned a value but never read" {  } { { "uartreceivercontroller.vhd" "" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730582252542 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController"}
{ "Warning" "WSGN_SEARCH_FILE" "counter16d.vhd 2 1 " "Using design file counter16d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter16D-Structural " "Found design unit 1: Counter16D-Structural" {  } { { "counter16d.vhd" "" { Text "G:/Desktop/Final Project/counter16d.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252552 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter16D " "Found entity 1: Counter16D" {  } { { "counter16d.vhd" "" { Text "G:/Desktop/Final Project/counter16d.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252552 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730582252552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter16D UART:inst11\|UARTReceiverController:instIUARTReceiverController\|Counter16D:CTR0 " "Elaborating entity \"Counter16D\" for hierarchy \"UART:inst11\|UARTReceiverController:instIUARTReceiverController\|Counter16D:CTR0\"" {  } { { "uartreceivercontroller.vhd" "CTR0" { Text "G:/Desktop/Final Project/uartreceivercontroller.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252553 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[0\] counter16d.vhd(39) " "Inferred latch for \"signalD\[0\]\" at counter16d.vhd(39)" {  } { { "counter16d.vhd" "" { Text "G:/Desktop/Final Project/counter16d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252554 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController|Counter16D:CTR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[1\] counter16d.vhd(39) " "Inferred latch for \"signalD\[1\]\" at counter16d.vhd(39)" {  } { { "counter16d.vhd" "" { Text "G:/Desktop/Final Project/counter16d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252554 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController|Counter16D:CTR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[2\] counter16d.vhd(39) " "Inferred latch for \"signalD\[2\]\" at counter16d.vhd(39)" {  } { { "counter16d.vhd" "" { Text "G:/Desktop/Final Project/counter16d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252554 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController|Counter16D:CTR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[3\] counter16d.vhd(39) " "Inferred latch for \"signalD\[3\]\" at counter16d.vhd(39)" {  } { { "counter16d.vhd" "" { Text "G:/Desktop/Final Project/counter16d.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730582252554 "|toplevelProject|UART:inst11|UARTReceiverController:instIUARTReceiverController|Counter16D:CTR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister8 UART:inst11\|ShiftRegister8:RSR " "Elaborating entity \"ShiftRegister8\" for hierarchy \"UART:inst11\|ShiftRegister8:RSR\"" {  } { { "UART.bdf" "RSR" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 1080 272 568 1224 "RSR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4.vhd 2 1 " "Using design file mux4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4-Structural " "Found design unit 1: MUX4-Structural" {  } { { "mux4.vhd" "" { Text "G:/Desktop/Final Project/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252574 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "mux4.vhd" "" { Text "G:/Desktop/Final Project/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730582252574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 UART:inst11\|ShiftRegister8:RSR\|MUX4:\\generateMUX:7:MUX4Inst " "Elaborating entity \"MUX4\" for hierarchy \"UART:inst11\|ShiftRegister8:RSR\|MUX4:\\generateMUX:7:MUX4Inst\"" {  } { { "ShiftRegister8.vhd" "\\generateMUX:7:MUX4Inst" { Text "G:/Desktop/Final Project/ShiftRegister8.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uarttransmittercontroller.vhd 2 1 " "Using design file uarttransmittercontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTTransmitterController-Structural " "Found design unit 1: UARTTransmitterController-Structural" {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252608 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTTransmitterController " "Found entity 1: UARTTransmitterController" {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730582252608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730582252608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTransmitterController UART:inst11\|UARTTransmitterController:instUARTTransmitterController " "Elaborating entity \"UARTTransmitterController\" for hierarchy \"UART:inst11\|UARTTransmitterController:instUARTTransmitterController\"" {  } { { "UART.bdf" "instUARTTransmitterController" { Schematic "G:/Desktop/Final Project/UART.bdf" { { 1456 1528 1728 1632 "instUARTTransmitterController" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDRE_LOAD uarttransmittercontroller.vhd(13) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(13): used implicit default value for signal \"TDRE_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252610 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDRE_WRITE uarttransmittercontroller.vhd(14) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(14): used implicit default value for signal \"TDRE_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDR_LOAD uarttransmittercontroller.vhd(16) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(16): used implicit default value for signal \"TDR_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TSR_LOAD uarttransmittercontroller.vhd(18) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(18): used implicit default value for signal \"TSR_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TSR_SHIFT uarttransmittercontroller.vhd(19) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(19): used implicit default value for signal \"TSR_SHIFT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxDFF_SET uarttransmittercontroller.vhd(21) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(21): used implicit default value for signal \"TxDFF_SET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxDFF_LOAD uarttransmittercontroller.vhd(22) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(22): used implicit default value for signal \"TxDFF_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR_LOAD uarttransmittercontroller.vhd(47) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(47): used implicit default value for signal \"CTR_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CTR_EN uarttransmittercontroller.vhd(48) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(48): used implicit default value for signal \"CTR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTR_EXPIRE uarttransmittercontroller.vhd(49) " "Verilog HDL or VHDL warning at uarttransmittercontroller.vhd(49): object \"CTR_EXPIRE\" assigned a value but never read" {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signalD uarttransmittercontroller.vhd(51) " "VHDL Signal Declaration warning at uarttransmittercontroller.vhd(51): used implicit default value for signal \"signalD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signalQ uarttransmittercontroller.vhd(52) " "Verilog HDL or VHDL warning at uarttransmittercontroller.vhd(52): object \"signalQ\" assigned a value but never read" {  } { { "uarttransmittercontroller.vhd" "" { Text "G:/Desktop/Final Project/uarttransmittercontroller.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730582252611 "|toplevelProject|UART:inst11|UARTTransmitterController:instUARTTransmitterController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTFSM UARTFSM:inst9 " "Elaborating entity \"UARTFSM\" for hierarchy \"UARTFSM:inst9\"" {  } { { "toplevelProject.bdf" "inst9" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 296 552 832 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730582252644 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UARTReceiverReset UARTFSM.vhd(13) " "VHDL Signal Declaration warning at UARTFSM.vhd(13): used implicit default value for signal \"UARTReceiverReset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UARTFSM.vhd" "" { Text "G:/Desktop/Final Project/UARTFSM.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252645 "|toplevelProject|UARTFSM:inst9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Address UARTFSM.vhd(14) " "VHDL Signal Declaration warning at UARTFSM.vhd(14): used implicit default value for signal \"Address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UARTFSM.vhd" "" { Text "G:/Desktop/Final Project/UARTFSM.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252645 "|toplevelProject|UARTFSM:inst9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Read1Write0 UARTFSM.vhd(15) " "VHDL Signal Declaration warning at UARTFSM.vhd(15): used implicit default value for signal \"Read1Write0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UARTFSM.vhd" "" { Text "G:/Desktop/Final Project/UARTFSM.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252645 "|toplevelProject|UARTFSM:inst9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataTx UARTFSM.vhd(17) " "VHDL Signal Declaration warning at UARTFSM.vhd(17): used implicit default value for signal \"DataTx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UARTFSM.vhd" "" { Text "G:/Desktop/Final Project/UARTFSM.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730582252645 "|toplevelProject|UARTFSM:inst9"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TxD GND " "Pin \"TxD\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 360 1232 1408 376 "TxD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|TxD"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[3\] GND " "Pin \"BCD1\[3\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[2\] GND " "Pin \"BCD1\[2\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[1\] GND " "Pin \"BCD1\[1\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[0\] GND " "Pin \"BCD1\[0\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 424 1232 1408 440 "BCD1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[3\] GND " "Pin \"BCD2\[3\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[2\] GND " "Pin \"BCD2\[2\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[1\] GND " "Pin \"BCD2\[1\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[0\] GND " "Pin \"BCD2\[0\]\" is stuck at GND" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { 440 1232 1408 456 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730582253125 "|toplevelProject|BCD2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730582253125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730582253209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730582253500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730582253500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RxD " "No output dependent on input pin \"RxD\"" {  } { { "toplevelProject.bdf" "" { Schematic "G:/Desktop/Final Project/toplevelProject.bdf" { { -104 -112 56 -88 "RxD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730582253532 "|toplevelProject|RxD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730582253532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730582253532 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730582253532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730582253532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730582253532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730582253552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 17:17:33 2024 " "Processing ended: Sat Nov 02 17:17:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730582253552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730582253552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730582253552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730582253552 ""}
