# Digital System Design - Teaching Labs
** Important Links: **


A [Finite State Machines Link](https://verilogguide.readthedocs.io/en/latest/verilog/fsm.html "Finite State Machines").

