// Seed: 2914923362
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri1  id_3
);
  assign id_3 = (1'b0);
  assign module_1.id_0 = 0;
  integer id_5;
  ;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2[id_3 : 1],
    input wand _id_3,
    output supply0 id_4
);
  assign id_4 = -1;
  parameter id_6 = 1;
  wire id_7;
  always begin : LABEL_0
    $clog2(0);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4
  );
endmodule
