-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_srl_fifo_v1_0_2 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_uartlite_v2_0_26 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_axi_uartlite_0_0/sim/i2c_cpu_axi_uartlite_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0_S00_AXI.v" \
  "../../../bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0.v" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_gpio_0_0/sim/i2c_cpu_gpio_0_0.v" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_gpio_1_0/sim/i2c_cpu_gpio_1_0.v" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_gpio_2_0/sim/i2c_cpu_gpio_2_0.v" \
  "../../../bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0_S00_AXI.v" \
-endlib
-makelib ies_lib/xil_defaultlib -sv \
  "../../../bd/i2c_cpu/ipshared/3fbf/src/I2C_Master.sv" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0.v" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_i2c_master_0_0/sim/i2c_cpu_i2c_master_0_0.v" \
  "../../../bd/i2c_cpu/sim/i2c_cpu.v" \
-endlib
-makelib ies_lib/microblaze_v11_0_4 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/9285/hdl/microblaze_v11_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_microblaze_0_2/sim/i2c_cpu_microblaze_0_2.vhd" \
-endlib
-makelib ies_lib/lmb_v10_v3_0_11 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_dlmb_v10_1/sim/i2c_cpu_dlmb_v10_1.vhd" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_ilmb_v10_1/sim/i2c_cpu_ilmb_v10_1.vhd" \
-endlib
-makelib ies_lib/lmb_bram_if_cntlr_v4_0_19 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_dlmb_bram_if_cntlr_1/sim/i2c_cpu_dlmb_bram_if_cntlr_1.vhd" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_ilmb_bram_if_cntlr_1/sim/i2c_cpu_ilmb_bram_if_cntlr_1.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_lmb_bram_1/sim/i2c_cpu_lmb_bram_1.v" \
-endlib
-makelib ies_lib/mdm_v3_2_19 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_mdm_1_1/sim/i2c_cpu_mdm_1_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1_clk_wiz.v" \
  "../../../bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.v" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_13 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_rst_clk_wiz_1_100M_1/sim/i2c_cpu_rst_clk_wiz_1_100M_1.vhd" \
-endlib
-makelib ies_lib/generic_baseblocks_v2_1_0 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_register_slice_v2_1_22 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/axi_data_fifo_v2_1_21 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_crossbar_v2_1_23 \
  "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/i2c_cpu/ip/i2c_cpu_xbar_1/sim/i2c_cpu_xbar_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

