;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-21
	MOV -17, <-20
	DJN -1, @-20
	MOV @127, 106
	DJN -1, @-20
	SUB 0, @12
	CMP -700, -0
	MOV -7, <-26
	SUB 2, @0
	SUB -7, <-120
	JMP <127, 106
	JMP <127, 106
	SUB 2, @0
	SUB #72, @250
	SUB 12, 0
	SUB @127, @106
	SLT @121, 106
	SUB @121, 103
	SLT #270, 0
	JMN @12, #200
	JMZ <127, 106
	CMP 207, <-121
	SUB @121, 103
	SUB #72, @250
	ADD -1, <-20
	SLT <0, @2
	SUB #72, @200
	JMP <127, 106
	MOV -7, <-25
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SLT 130, 9
	SUB @121, 103
	JMP @72, #201
	MOV -7, <-20
	JMP -7, @-20
	SLT #270, 0
	SUB #12, @10
	SUB @121, 103
	JMZ <127, 106
	DJN -1, @-20
	CMP @127, 106
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-402
	SUB #12, @10
	SUB #72, @250
