{
  "module_name": "descs.h",
  "hash_id": "dedf0478d909fd6ba0ccd5fb16249f7a0d8b3110add2b8f6077ecc4ff90203b2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/descs.h",
  "human_readable_source": " \n \n\n#ifndef __DESCS_H__\n#define __DESCS_H__\n\n#include <linux/bitops.h>\n\n \n\n \n#define\tRDES0_PAYLOAD_CSUM_ERR\tBIT(0)\n#define\tRDES0_CRC_ERROR\t\tBIT(1)\n#define\tRDES0_DRIBBLING\t\tBIT(2)\n#define\tRDES0_MII_ERROR\t\tBIT(3)\n#define\tRDES0_RECEIVE_WATCHDOG\tBIT(4)\n#define\tRDES0_FRAME_TYPE\tBIT(5)\n#define\tRDES0_COLLISION\t\tBIT(6)\n#define\tRDES0_IPC_CSUM_ERROR\tBIT(7)\n#define\tRDES0_LAST_DESCRIPTOR\tBIT(8)\n#define\tRDES0_FIRST_DESCRIPTOR\tBIT(9)\n#define\tRDES0_VLAN_TAG\t\tBIT(10)\n#define\tRDES0_OVERFLOW_ERROR\tBIT(11)\n#define\tRDES0_LENGTH_ERROR\tBIT(12)\n#define\tRDES0_SA_FILTER_FAIL\tBIT(13)\n#define\tRDES0_DESCRIPTOR_ERROR\tBIT(14)\n#define\tRDES0_ERROR_SUMMARY\tBIT(15)\n#define\tRDES0_FRAME_LEN_MASK\tGENMASK(29, 16)\n#define RDES0_FRAME_LEN_SHIFT\t16\n#define\tRDES0_DA_FILTER_FAIL\tBIT(30)\n#define\tRDES0_OWN\t\tBIT(31)\n\t\t\t \n#define\tRDES1_BUFFER1_SIZE_MASK\t\tGENMASK(10, 0)\n#define\tRDES1_BUFFER2_SIZE_MASK\t\tGENMASK(21, 11)\n#define\tRDES1_BUFFER2_SIZE_SHIFT\t11\n#define\tRDES1_SECOND_ADDRESS_CHAINED\tBIT(24)\n#define\tRDES1_END_RING\t\t\tBIT(25)\n#define\tRDES1_DISABLE_IC\t\tBIT(31)\n\n \n\n \n#define\t ERDES0_RX_MAC_ADDR\tBIT(0)\n\n \n#define\tERDES1_BUFFER1_SIZE_MASK\tGENMASK(12, 0)\n#define\tERDES1_SECOND_ADDRESS_CHAINED\tBIT(14)\n#define\tERDES1_END_RING\t\t\tBIT(15)\n#define\tERDES1_BUFFER2_SIZE_MASK\tGENMASK(28, 16)\n#define ERDES1_BUFFER2_SIZE_SHIFT\t16\n#define\tERDES1_DISABLE_IC\t\tBIT(31)\n\n \n \n#define\tTDES0_DEFERRED\t\t\tBIT(0)\n#define\tTDES0_UNDERFLOW_ERROR\t\tBIT(1)\n#define\tTDES0_EXCESSIVE_DEFERRAL\tBIT(2)\n#define\tTDES0_COLLISION_COUNT_MASK\tGENMASK(6, 3)\n#define\tTDES0_VLAN_FRAME\t\tBIT(7)\n#define\tTDES0_EXCESSIVE_COLLISIONS\tBIT(8)\n#define\tTDES0_LATE_COLLISION\t\tBIT(9)\n#define\tTDES0_NO_CARRIER\t\tBIT(10)\n#define\tTDES0_LOSS_CARRIER\t\tBIT(11)\n#define\tTDES0_PAYLOAD_ERROR\t\tBIT(12)\n#define\tTDES0_FRAME_FLUSHED\t\tBIT(13)\n#define\tTDES0_JABBER_TIMEOUT\t\tBIT(14)\n#define\tTDES0_ERROR_SUMMARY\t\tBIT(15)\n#define\tTDES0_IP_HEADER_ERROR\t\tBIT(16)\n#define\tTDES0_TIME_STAMP_STATUS\t\tBIT(17)\n#define\tTDES0_OWN\t\t\t((u32)BIT(31))\t \n \n#define\tTDES1_BUFFER1_SIZE_MASK\t\tGENMASK(10, 0)\n#define\tTDES1_BUFFER2_SIZE_MASK\t\tGENMASK(21, 11)\n#define\tTDES1_BUFFER2_SIZE_SHIFT\t11\n#define\tTDES1_TIME_STAMP_ENABLE\t\tBIT(22)\n#define\tTDES1_DISABLE_PADDING\t\tBIT(23)\n#define\tTDES1_SECOND_ADDRESS_CHAINED\tBIT(24)\n#define\tTDES1_END_RING\t\t\tBIT(25)\n#define\tTDES1_CRC_DISABLE\t\tBIT(26)\n#define\tTDES1_CHECKSUM_INSERTION_MASK\tGENMASK(28, 27)\n#define\tTDES1_CHECKSUM_INSERTION_SHIFT\t27\n#define\tTDES1_FIRST_SEGMENT\t\tBIT(29)\n#define\tTDES1_LAST_SEGMENT\t\tBIT(30)\n#define\tTDES1_INTERRUPT\t\t\tBIT(31)\n\n \n \n#define\tETDES0_DEFERRED\t\t\tBIT(0)\n#define\tETDES0_UNDERFLOW_ERROR\t\tBIT(1)\n#define\tETDES0_EXCESSIVE_DEFERRAL\tBIT(2)\n#define\tETDES0_COLLISION_COUNT_MASK\tGENMASK(6, 3)\n#define\tETDES0_VLAN_FRAME\t\tBIT(7)\n#define\tETDES0_EXCESSIVE_COLLISIONS\tBIT(8)\n#define\tETDES0_LATE_COLLISION\t\tBIT(9)\n#define\tETDES0_NO_CARRIER\t\tBIT(10)\n#define\tETDES0_LOSS_CARRIER\t\tBIT(11)\n#define\tETDES0_PAYLOAD_ERROR\t\tBIT(12)\n#define\tETDES0_FRAME_FLUSHED\t\tBIT(13)\n#define\tETDES0_JABBER_TIMEOUT\t\tBIT(14)\n#define\tETDES0_ERROR_SUMMARY\t\tBIT(15)\n#define\tETDES0_IP_HEADER_ERROR\t\tBIT(16)\n#define\tETDES0_TIME_STAMP_STATUS\tBIT(17)\n#define\tETDES0_SECOND_ADDRESS_CHAINED\tBIT(20)\n#define\tETDES0_END_RING\t\t\tBIT(21)\n#define\tETDES0_CHECKSUM_INSERTION_MASK\tGENMASK(23, 22)\n#define\tETDES0_CHECKSUM_INSERTION_SHIFT\t22\n#define\tETDES0_TIME_STAMP_ENABLE\tBIT(25)\n#define\tETDES0_DISABLE_PADDING\t\tBIT(26)\n#define\tETDES0_CRC_DISABLE\t\tBIT(27)\n#define\tETDES0_FIRST_SEGMENT\t\tBIT(28)\n#define\tETDES0_LAST_SEGMENT\t\tBIT(29)\n#define\tETDES0_INTERRUPT\t\tBIT(30)\n#define\tETDES0_OWN\t\t\t((u32)BIT(31))\t \n \n#define\tETDES1_BUFFER1_SIZE_MASK\tGENMASK(12, 0)\n#define\tETDES1_BUFFER2_SIZE_MASK\tGENMASK(28, 16)\n#define\tETDES1_BUFFER2_SIZE_SHIFT\t16\n\n \n#define\tERDES4_IP_PAYLOAD_TYPE_MASK\tGENMASK(6, 2)\n#define\tERDES4_IP_HDR_ERR\t\tBIT(3)\n#define\tERDES4_IP_PAYLOAD_ERR\t\tBIT(4)\n#define\tERDES4_IP_CSUM_BYPASSED\t\tBIT(5)\n#define\tERDES4_IPV4_PKT_RCVD\t\tBIT(6)\n#define\tERDES4_IPV6_PKT_RCVD\t\tBIT(7)\n#define\tERDES4_MSG_TYPE_MASK\t\tGENMASK(11, 8)\n#define\tERDES4_PTP_FRAME_TYPE\t\tBIT(12)\n#define\tERDES4_PTP_VER\t\t\tBIT(13)\n#define\tERDES4_TIMESTAMP_DROPPED\tBIT(14)\n#define\tERDES4_AV_PKT_RCVD\t\tBIT(16)\n#define\tERDES4_AV_TAGGED_PKT_RCVD\tBIT(17)\n#define\tERDES4_VLAN_TAG_PRI_VAL_MASK\tGENMASK(20, 18)\n#define\tERDES4_L3_FILTER_MATCH\t\tBIT(24)\n#define\tERDES4_L4_FILTER_MATCH\t\tBIT(25)\n#define\tERDES4_L3_L4_FILT_NO_MATCH_MASK\tGENMASK(27, 26)\n\n \n#define RDES_EXT_NO_PTP\t\t\t0x0\n#define RDES_EXT_SYNC\t\t\t0x1\n#define RDES_EXT_FOLLOW_UP\t\t0x2\n#define RDES_EXT_DELAY_REQ\t\t0x3\n#define RDES_EXT_DELAY_RESP\t\t0x4\n#define RDES_EXT_PDELAY_REQ\t\t0x5\n#define RDES_EXT_PDELAY_RESP\t\t0x6\n#define RDES_EXT_PDELAY_FOLLOW_UP\t0x7\n#define RDES_PTP_ANNOUNCE\t\t0x8\n#define RDES_PTP_MANAGEMENT\t\t0x9\n#define RDES_PTP_SIGNALING\t\t0xa\n#define RDES_PTP_PKT_RESERVED_TYPE\t0xf\n\n \nstruct dma_desc {\n\t__le32 des0;\n\t__le32 des1;\n\t__le32 des2;\n\t__le32 des3;\n};\n\n \nstruct dma_extended_desc {\n\tstruct dma_desc basic;\t \n\t__le32 des4;\t \n\t__le32 des5;\t \n\t__le32 des6;\t \n\t__le32 des7;\t \n};\n\n \nstruct dma_edesc {\n\t__le32 des4;\n\t__le32 des5;\n\t__le32 des6;\n\t__le32 des7;\n\tstruct dma_desc basic;\n};\n\n \n#define\tTX_CIC_FULL\t3\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}