# ğŸ¦‹ RISC-V-workshop
**This repository encapsulates my journey through the 5-day online RISC-V MYTH workshop**
**collaboratively organized by VLSI System Design (VSD) Corp. Pvt. Ltd. and Redwood EDA**.
**The workshop aimed to provide participants with hands-on experience in understanding**

- The RISC-V Instruction Set Architecture (ISA) 
- developing a RISC-V CPU core using Transaction-Level Verilog (TL-Verilog) on the Makerchip platform.
- process design
- pipelining concept
 
 ## ğŸ“‚Repository Structure 
 ```text
- ğŸ“ Day1.md        -Assembly and toolchain exercises
- ğŸ“ Day2.md        -ABI and function call practice
- ğŸ“ Day3.md        -TL-Verilog logic circuits
- ğŸ“ Day4.md        -Initial CPU design
- ğŸ“ Day5.md        -Final pipelined CPU core
- ğŸ–¼ï¸images.md       -wavefrom , architetural snaps
- ğŸ“ README.md      -Workshop summary and learnings
```
## ğŸ”¨Tools and Resources
- **TL-Verilog:** A high-level hardware description language facilitating modular and scalable designs.
- **Makerchip IDE:** An online platform for writing, simulating, and visualizing TL-Verilog code.
- **GNU Compiler Toolchain:** Used for compiling C programs into RISC-V assembly.
- **Spike Simulator:** A RISC-V ISA simulator for debugging and testing assembly code.
