<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>
defines: 
time_elapsed: 0.968s
ram usage: 36708 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4s7owzm6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-2" target="file-frame">third_party/tests/utd-sv/generate.v:2</a>: No timescale set for &#34;tb_generate&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-2" target="file-frame">third_party/tests/utd-sv/generate.v:2</a>: Compile module &#34;work@tb_generate&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>: Compile generate block &#34;work@tb_generate.MEM[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>: Compile generate block &#34;work@tb_generate.MEM[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>: Compile generate block &#34;work@tb_generate.MEM[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>: Compile generate block &#34;work@tb_generate.MEM[3]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-2" target="file-frame">third_party/tests/utd-sv/generate.v:2</a>: Top level module &#34;work@tb_generate&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>: Cannot find a module definition for &#34;work@tb_generate.MEM[0]::memory&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>: Cannot find a module definition for &#34;work@tb_generate.MEM[1]::memory&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>: Cannot find a module definition for &#34;work@tb_generate.MEM[2]::memory&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>: Cannot find a module definition for &#34;work@tb_generate.MEM[3]::memory&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp4s7owzm6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_tb_generate
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp4s7owzm6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp4s7owzm6/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tb_generate)
 |vpiName:work@tb_generate
 |uhdmallPackages:
 \_package: builtin, parent:work@tb_generate
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@tb_generate, file:<a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>, line:2, parent:work@tb_generate
   |vpiDefName:work@tb_generate
   |vpiFullName:work@tb_generate
 |uhdmtopModules:
 \_module: work@tb_generate (work@tb_generate), file:<a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>, line:2
   |vpiDefName:work@tb_generate
   |vpiName:work@tb_generate
   |vpiGenScopeArray:
   \_gen_scope_array: (MEM[0]), line:6, parent:work@tb_generate
     |vpiName:MEM[0]
     |vpiFullName:work@tb_generate.MEM[0]
     |vpiGenScope:
     \_gen_scope: , parent:MEM[0]
       |vpiFullName:work@tb_generate.MEM[0]
       |vpiModule:
       \_module: work@tb_generate.MEM[0]::memory (U), file:<a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>, line:7
         |vpiDefName:work@tb_generate.MEM[0]::memory
         |vpiName:U
         |vpiFullName:work@tb_generate.MEM[0].U
       |vpiParameter:
       \_parameter: (i), line:6
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (MEM[1]), line:6, parent:work@tb_generate
     |vpiName:MEM[1]
     |vpiFullName:work@tb_generate.MEM[1]
     |vpiGenScope:
     \_gen_scope: , parent:MEM[1]
       |vpiFullName:work@tb_generate.MEM[1]
       |vpiModule:
       \_module: work@tb_generate.MEM[1]::memory (U), file:<a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>, line:7
         |vpiDefName:work@tb_generate.MEM[1]::memory
         |vpiName:U
         |vpiFullName:work@tb_generate.MEM[1].U
       |vpiParameter:
       \_parameter: (i), line:6
         |vpiName:i
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (MEM[2]), line:6, parent:work@tb_generate
     |vpiName:MEM[2]
     |vpiFullName:work@tb_generate.MEM[2]
     |vpiGenScope:
     \_gen_scope: , parent:MEM[2]
       |vpiFullName:work@tb_generate.MEM[2]
       |vpiModule:
       \_module: work@tb_generate.MEM[2]::memory (U), file:<a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>, line:7
         |vpiDefName:work@tb_generate.MEM[2]::memory
         |vpiName:U
         |vpiFullName:work@tb_generate.MEM[2].U
       |vpiParameter:
       \_parameter: (i), line:6
         |vpiName:i
         |INT:2
   |vpiGenScopeArray:
   \_gen_scope_array: (MEM[3]), line:6, parent:work@tb_generate
     |vpiName:MEM[3]
     |vpiFullName:work@tb_generate.MEM[3]
     |vpiGenScope:
     \_gen_scope: , parent:MEM[3]
       |vpiFullName:work@tb_generate.MEM[3]
       |vpiModule:
       \_module: work@tb_generate.MEM[3]::memory (U), file:<a href="../../../../third_party/tests/utd-sv/generate.v.html" target="file-frame">third_party/tests/utd-sv/generate.v</a>, line:7
         |vpiDefName:work@tb_generate.MEM[3]::memory
         |vpiName:U
         |vpiFullName:work@tb_generate.MEM[3].U
       |vpiParameter:
       \_parameter: (i), line:6
         |vpiName:i
         |INT:3
Object: \work_tb_generate of type 3000
Object: \work_tb_generate of type 32
Object: \MEM[0] of type 133
Object:  of type 134
Object: \i of type 41
Object: \U of type 32
Object: \MEM[1] of type 133
Object:  of type 134
Object: \i of type 41
Object: \U of type 32
Object: \MEM[2] of type 133
Object:  of type 134
Object: \i of type 41
Object: \U of type 32
Object: \MEM[3] of type 133
Object:  of type 134
Object: \i of type 41
Object: \U of type 32
Object: \work_tb_generate of type 32
Object: \builtin of type 600
Generating RTLIL representation for module `\work_tb_generate&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fb600] str=&#39;\work_tb_generate&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fb8a0] str=&#39;\MEM[0]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fbeb0] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fc070] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
        AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fc2c0] str=&#39;\U&#39;
          AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fc730] str=&#39;\work_tb_generate.MEM[0]::memory&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fc8c0] str=&#39;\MEM[1]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fcb20] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fcc60] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
        AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fce60] str=&#39;\U&#39;
          AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fd200] str=&#39;\work_tb_generate.MEM[1]::memory&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fd370] str=&#39;\MEM[2]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fd5b0] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fd6f0] bits=&#39;00000000000000000000000000000010&#39;(32) signed range=[31:0] int=2
        AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fd8f0] str=&#39;\U&#39;
          AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fdc90] str=&#39;\work_tb_generate.MEM[2]::memory&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fde10] str=&#39;\MEM[3]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fe050] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fe170] bits=&#39;00000000000000000000000000000011&#39;(32) signed range=[31:0] int=3
        AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fe370] str=&#39;\U&#39;
          AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fe740] str=&#39;\work_tb_generate.MEM[3]::memory&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fb600] str=&#39;\work_tb_generate&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fb8a0] str=&#39;\MEM[0]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fc8c0] str=&#39;\MEM[1]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fd370] str=&#39;\MEM[2]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fde10] str=&#39;\MEM[3]&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fbeb0] str=&#39;\MEM[0].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fc070] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fc2c0] str=&#39;\MEM[0].U&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fc730] str=&#39;\work_tb_generate.MEM[0]::memory&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fcb20] str=&#39;\MEM[1].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fcc60] bits=&#39;00000000000000000000000000000001&#39;(32) signed basic_prep range=[31:0] int=1
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fce60] str=&#39;\MEM[1].U&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fd200] str=&#39;\work_tb_generate.MEM[1]::memory&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fd5b0] str=&#39;\MEM[2].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fd6f0] bits=&#39;00000000000000000000000000000010&#39;(32) signed basic_prep range=[31:0] int=2
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fd8f0] str=&#39;\MEM[2].U&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fdc90] str=&#39;\work_tb_generate.MEM[2]::memory&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fe050] str=&#39;\MEM[3].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-6" target="file-frame">third_party/tests/utd-sv/generate.v:6</a>.0-6.0&gt; [0x24fe170] bits=&#39;00000000000000000000000000000011&#39;(32) signed basic_prep range=[31:0] int=3
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&gt; [0x24fe370] str=&#39;\MEM[3].U&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fe740] str=&#39;\work_tb_generate.MEM[3]::memory&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_tb_generate.MEM[0]::memory&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fc480] str=&#39;\work_tb_generate.MEM[0]::memory&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fc480] str=&#39;\work_tb_generate.MEM[0]::memory&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_tb_generate.MEM[3]::memory&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fe4e0] str=&#39;\work_tb_generate.MEM[3]::memory&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fe4e0] str=&#39;\work_tb_generate.MEM[3]::memory&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_tb_generate.MEM[1]::memory&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fcfd0] str=&#39;\work_tb_generate.MEM[1]::memory&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fcfd0] str=&#39;\work_tb_generate.MEM[1]::memory&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_tb_generate.MEM[2]::memory&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fda60] str=&#39;\work_tb_generate.MEM[2]::memory&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fda60] str=&#39;\work_tb_generate.MEM[2]::memory&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_tb_generate
Generating RTLIL representation for module `\work_tb_generate&#39;.

2.2. Analyzing design hierarchy..
Top module:  \work_tb_generate

2.3. Analyzing design hierarchy..
Top module:  \work_tb_generate
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_tb_generate..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_tb_generate ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     work_tb_generate.MEM[0]::memory      1
     work_tb_generate.MEM[1]::memory      1
     work_tb_generate.MEM[2]::memory      1
     work_tb_generate.MEM[3]::memory      1

8. Executing CHECK pass (checking for obvious problems).
checking module work_tb_generate..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_tb_generate&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;MEM[0].i&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;MEM[1].i&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;MEM[2].i&#34;: &#34;00000000000000000000000000000010&#34;,
        &#34;MEM[3].i&#34;: &#34;00000000000000000000000000000011&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;MEM[0].U&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_tb_generate.MEM[0]::memory&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;MEM[1].U&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_tb_generate.MEM[1]::memory&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;MEM[2].U&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_tb_generate.MEM[2]::memory&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;MEM[3].U&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_tb_generate.MEM[3]::memory&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_tb_generate.MEM[0]::memory&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_tb_generate.MEM[1]::memory&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_tb_generate.MEM[2]::memory&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_tb_generate.MEM[3]::memory&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_tb_generate&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_tb_generate();
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34; *)
  \work_tb_generate.MEM[0]::memory  \MEM[0].U  (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34; *)
  \work_tb_generate.MEM[1]::memory  \MEM[1].U  (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34; *)
  \work_tb_generate.MEM[2]::memory  \MEM[2].U  (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/generate.v.html#l-7" target="file-frame">third_party/tests/utd-sv/generate.v:7</a>.0-7.0&#34; *)
  \work_tb_generate.MEM[3]::memory  \MEM[3].U  (
  );
endmodule

End of script. Logfile hash: 76dd4d7e17, CPU: user 0.01s system 0.00s, MEM: 13.64 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>