ğŸ‘‹ Hello, I'm Yash Pamnani

ğŸš€ Senior Design Verification Engineer | ASIC | UVM | Mixed-Signal | SystemVerilog | Python
Welcome to my GitHub! I'm a passionate and detail-oriented Senior Design Verification Engineer with over 4 years of hands-on experience in verifying complex ASICs and SoC-level designs. I specialize in building robust, scalable verification environments that ensure first-silicon success and reliable performance for advanced semiconductor products.

ğŸ” About Me

I'm currently working at Aura Semiconductor, where Iâ€™ve contributed to the verification of Phase-Locked Loop (PLL) IPs, timing jitter attenuators, and digital signal processing blocks. My role spans from testbench architecture to coverage closure and post-silicon validation, using state-of-the-art tools and methodologies.

ğŸ’¡ What I Bring to the Table

âœ… Core Expertise
- Verification Methodologies: UVM-based verification, directed and constrained-random testing, coverage-driven verification.
- Languages & Scripting: SystemVerilog, Verilog, Python, Perl.
- Protocol Expertise: I2C, AMBA AHB/APB â€” developed Verification IPs for these protocols.
- Debugging & Analysis: Strong in waveform analysis, assertion-based verification (SVA), and root cause analysis.
- Tools & Environments: Cadence, QuestaSim, Riviera Pro, Xilinx ISE.

ğŸ§ª Verification Projects
- PLL and DSP Block Verification: Developed UVM-based verification environment for PLLs and signal processing blocks, validating loop dynamics, synchronization, and fast-locking features.
- Mixed-Signal SoC Verification: Collaborated with analog, digital, and application teams for full-chip validation.
- Checker Development: Implemented checkers and assertions for complex behaviors, including hitless switching and phase-to-frequency correction validation.
- Python Golden Models: Integrated reference models via DPI-C for cycle-accurate comparisons with RTL outputs.
- Post-Silicon Validation: Verified digital features in lab setups, debugging and analyzing performance in real silicon.

ğŸ›  Tech Stack
- HDL & Verification:	SystemVerilog, Verilog, UVM
- Scripting & Automation:	Python, Perl
- Protocols:	I2C, AMBA APB & AHB
- EDA Tools:	Cadence, QuestaSim, Riviera Pro, Xilinx ISE
- Verification Techniques:	SVA, Coverage Analysis, DPI-C Integration


ğŸ“š Certifications & Training
- Maven Silicon - Advanced VLSI Design & Verification
- RTL design with Verilog
- UVM-based testbench development
- Static Timing Analysis
- Python/Perl scripting for automation

ğŸ“ˆ GitHub Goals
Through this GitHub space, I aim to:
- Share reusable UVM components and verification IPs.
- Demonstrate testbench architectures and automation scripts used in real-world ASIC projects.
- Provide educational resources for junior engineers getting started with digital verification.
- Host open-source projects that reflect real verification challenges and their solutions.

ğŸ¤ Letâ€™s Connect

ğŸ“§ Email: pamnaniyash195@gmail.com

ğŸ”— LinkedIn: linkedin.com/in/yash-pamnani-94a515149


