module teste (input clk, input [7:0] bus, output y);

	reg [2:0] count;
	always @ (posedge clk) begin
		count = count + 1;
		
	end

	assign y = bus[count];
endmodule


