Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul  9 20:52:00 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.713     -107.197                     35                  592        0.145        0.000                      0                  592        3.000        0.000                       0                   278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_i                      {0.000 5.000}      10.000          100.000         
clk_wiz_0_inst/inst/clk_i  {0.000 5.000}      10.000          100.000         
  clk_o_clk_wiz_0          {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                            6.499        0.000                      0                   43        0.145        0.000                      0                   43        4.500        0.000                       0                    23  
clk_wiz_0_inst/inst/clk_i                                                                                                                                                    3.000        0.000                       0                     1  
  clk_o_clk_wiz_0                4.792        0.000                      0                  539        0.153        0.000                      0                  539        4.500        0.000                       0                   251  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_o_clk_wiz_0  clk_i                  5.111        0.000                      0                   21        0.379        0.000                      0                   21  
clk_i            clk_o_clk_wiz_0       -3.713     -107.197                     35                   35        7.315        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.836ns (55.695%)  route 1.460ns (44.305%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 13.048 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.483     6.680    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.686    13.048    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.335    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.169    13.179    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.836ns (58.182%)  route 1.320ns (41.818%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.342     6.539    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.805    13.167    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.180    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    13.107    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.836ns (58.182%)  route 1.320ns (41.818%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.902 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.681     4.583    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.707    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.257 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.257    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.528 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.296     5.824    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.373     6.197 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.342     6.539    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.805    13.167    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.180    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    13.107    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  6.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.468%)  route 0.322ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.937     1.138    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.279 r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/Q
                         net (fo=3, routed)           0.322     1.601    dsp_inst/maximum_seeker_inst/D[9]
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.216     1.604    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                         clock pessimism             -0.218     1.385    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.070     1.455    dsp_inst/maximum_seeker_inst/peak_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.148ns (30.629%)  route 0.335ns (69.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.148     1.230 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           0.335     1.565    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.216     1.604    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                         clock pessimism             -0.218     1.385    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.019     1.404    dsp_inst/maximum_seeker_inst/peak_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.148ns (35.329%)  route 0.271ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.148     1.230 r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/Q
                         net (fo=3, routed)           0.271     1.501    dsp_inst/maximum_seeker_inst/D[5]
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.533    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                         clock pessimism             -0.218     1.314    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.018     1.332    dsp_inst/maximum_seeker_inst/peak_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.569%)  route 0.325ns (66.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164     1.246 r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/Q
                         net (fo=3, routed)           0.325     1.570    dsp_inst/maximum_seeker_inst/D[1]
    SLICE_X32Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.151     1.538    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                         clock pessimism             -0.218     1.320    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.070     1.390    dsp_inst/maximum_seeker_inst/peak_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.327%)  route 0.309ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.937     1.138    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.279 r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/Q
                         net (fo=3, routed)           0.309     1.588    dsp_inst/maximum_seeker_inst/D[8]
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.533    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                         clock pessimism             -0.218     1.314    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.070     1.384    dsp_inst/maximum_seeker_inst/peak_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.148ns (31.758%)  route 0.318ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.148     1.230 r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/Q
                         net (fo=3, routed)           0.318     1.548    dsp_inst/maximum_seeker_inst/D[7]
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.533    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                         clock pessimism             -0.218     1.314    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.017     1.331    dsp_inst/maximum_seeker_inst/peak_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.148ns (28.850%)  route 0.365ns (71.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.148     1.230 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.365     1.595    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X32Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.151     1.538    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                         clock pessimism             -0.218     1.320    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.013     1.333    dsp_inst/maximum_seeker_inst/peak_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.617%)  route 0.476ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164     1.246 r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/Q
                         net (fo=3, routed)           0.476     1.722    dsp_inst/maximum_seeker_inst/D[0]
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.216     1.604    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                         clock pessimism             -0.218     1.385    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.066     1.451    dsp_inst/maximum_seeker_inst/peak_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dsp_inst/trigger_inst/compare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/trigger_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.609%)  route 0.221ns (57.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.901     1.102    dsp_inst/trigger_inst/clk_i
    SLICE_X28Y31         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.266 r  dsp_inst/trigger_inst/compare_reg/Q
                         net (fo=5, routed)           0.221     1.487    dsp_inst/maximum_seeker_inst/trigger_old_reg_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/trigger_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.027     1.415    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/trigger_old_reg/C
                         clock pessimism             -0.300     1.115    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.070     1.185    dsp_inst/maximum_seeker_inst/trigger_old_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.054%)  route 0.518ns (75.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881     1.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164     1.246 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.518     1.764    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X32Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.216     1.604    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                         clock pessimism             -0.218     1.385    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.070     1.455    dsp_inst/maximum_seeker_inst/peak_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y31  dsp_inst/data_validator_inst/valid_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y34  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31  dsp_inst/maximum_seeker_inst/trigger_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31  dsp_inst/trigger_inst/compare_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31  dsp_inst/data_validator_inst/valid_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31  dsp_inst/data_validator_inst/valid_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_i
  To Clock:  clk_wiz_0_inst/inst/clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_new_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.544ns  (logic 0.668ns (14.701%)  route 3.876ns (85.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns = ( 12.356 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.578     7.360    brain_inst/SR[0]
    SLICE_X32Y27         FDRE                                         r  brain_inst/spi_new_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.565    12.356    brain_inst/clk_o
    SLICE_X32Y27         FDRE                                         r  brain_inst/spi_new_data_reg/C
                         clock pessimism              0.501    12.857    
                         clock uncertainty           -0.074    12.784    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.631    12.153    brain_inst/spi_new_data_reg
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.668ns (15.171%)  route 3.735ns (84.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.437     7.219    brain_inst/SR[0]
    SLICE_X32Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.567    12.358    brain_inst/clk_o
    SLICE_X32Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[0]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.631    12.155    brain_inst/spi_byte_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.668ns (15.171%)  route 3.735ns (84.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.437     7.219    brain_inst/SR[0]
    SLICE_X32Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.567    12.358    brain_inst/clk_o
    SLICE_X32Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[1]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.631    12.155    brain_inst/spi_byte_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.668ns (15.171%)  route 3.735ns (84.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.642ns = ( 12.358 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.437     7.219    brain_inst/SR[0]
    SLICE_X32Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.567    12.358    brain_inst/clk_o
    SLICE_X32Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[2]/C
                         clock pessimism              0.501    12.859    
                         clock uncertainty           -0.074    12.786    
    SLICE_X32Y28         FDRE (Setup_fdre_C_R)       -0.631    12.155    brain_inst/spi_byte_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.031ns  (logic 0.668ns (16.573%)  route 3.363ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 12.285 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.064     6.847    brain_inst/SR[0]
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.494    12.285    brain_inst/clk_o
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[3]/C
                         clock pessimism              0.501    12.786    
                         clock uncertainty           -0.074    12.713    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.631    12.082    brain_inst/spi_byte_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.031ns  (logic 0.668ns (16.573%)  route 3.363ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 12.285 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.064     6.847    brain_inst/SR[0]
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.494    12.285    brain_inst/clk_o
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[4]/C
                         clock pessimism              0.501    12.786    
                         clock uncertainty           -0.074    12.713    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.631    12.082    brain_inst/spi_byte_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.031ns  (logic 0.668ns (16.573%)  route 3.363ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 12.285 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.064     6.847    brain_inst/SR[0]
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.494    12.285    brain_inst/clk_o
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[5]/C
                         clock pessimism              0.501    12.786    
                         clock uncertainty           -0.074    12.713    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.631    12.082    brain_inst/spi_byte_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.031ns  (logic 0.668ns (16.573%)  route 3.363ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 12.285 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.064     6.847    brain_inst/SR[0]
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.494    12.285    brain_inst/clk_o
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[6]/C
                         clock pessimism              0.501    12.786    
                         clock uncertainty           -0.074    12.713    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.631    12.082    brain_inst/spi_byte_cmd_reg[6]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.031ns  (logic 0.668ns (16.573%)  route 3.363ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 12.285 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.604     2.816    rst_driver_inst/clk_o
    SLICE_X30Y24         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.518     3.334 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.298     4.633    rst_driver_inst/rst_pin
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.150     4.783 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         2.064     6.847    brain_inst/SR[0]
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.494    12.285    brain_inst/clk_o
    SLICE_X31Y28         FDRE                                         r  brain_inst/spi_byte_cmd_reg[7]/C
                         clock pessimism              0.501    12.786    
                         clock uncertainty           -0.074    12.713    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.631    12.082    brain_inst/spi_byte_cmd_reg[7]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.439ns  (logic 1.294ns (29.149%)  route 3.145ns (70.851%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.641ns = ( 12.359 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 2.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.686     2.898    brain_inst/clk_o
    SLICE_X33Y30         FDRE                                         r  brain_inst/sram_address_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     3.354 f  brain_inst/sram_address_cnt_reg[8]/Q
                         net (fo=4, routed)           1.133     4.487    brain_inst/sram_address_cnt[8]
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     4.639 r  brain_inst/opcode[0]_i_8/O
                         net (fo=2, routed)           0.819     5.458    brain_inst/opcode[0]_i_8_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.360     5.818 f  brain_inst/opcode[0]_i_4/O
                         net (fo=3, routed)           0.610     6.428    brain_inst/opcode[0]_i_4_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.326     6.754 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.583     7.337    brain_inst/sram_address_cnt_1
    SLICE_X33Y29         FDRE                                         r  brain_inst/sram_address_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.568    12.359    brain_inst/clk_o
    SLICE_X33Y29         FDRE                                         r  brain_inst/sram_address_cnt_reg[1]/C
                         clock pessimism              0.515    12.874    
                         clock uncertainty           -0.074    12.801    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.596    brain_inst/sram_address_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.557     4.255    brain_inst/clk_o
    SLICE_X30Y29         FDRE                                         r  brain_inst/spi_byte_second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     4.419 r  brain_inst/spi_byte_second_reg[1]/Q
                         net (fo=1, routed)           0.049     4.468    brain_inst/spi_byte_second__0[1]
    SLICE_X31Y29         FDRE                                         r  brain_inst/sram_start_read_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.824     3.833    brain_inst/clk_o
    SLICE_X31Y29         FDRE                                         r  brain_inst/sram_start_read_address_reg[1]/C
                         clock pessimism              0.435     4.268    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.047     4.315    brain_inst/sram_start_read_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_first_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 3.834 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.558     4.256    brain_inst/clk_o
    SLICE_X30Y30         FDRE                                         r  brain_inst/spi_byte_first_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     4.420 r  brain_inst/spi_byte_first_reg[6]/Q
                         net (fo=1, routed)           0.051     4.471    brain_inst/spi_byte_first__0[6]
    SLICE_X31Y30         FDRE                                         r  brain_inst/sram_start_read_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.825     3.834    brain_inst/clk_o
    SLICE_X31Y30         FDRE                                         r  brain_inst/sram_start_read_address_reg[14]/C
                         clock pessimism              0.435     4.269    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.046     4.315    brain_inst/sram_start_read_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 4.284 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.586     4.284    sram_driver_inst/clk_o
    SLICE_X39Y31         FDRE                                         r  sram_driver_inst/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     4.425 r  sram_driver_inst/data_o_reg[13]/Q
                         net (fo=1, routed)           0.106     4.531    brain_inst/sram_data_reg[15]_0[13]
    SLICE_X38Y32         FDRE                                         r  brain_inst/sram_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X38Y32         FDRE                                         r  brain_inst/sram_data_reg[13]/C
                         clock pessimism              0.434     4.299    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.076     4.375    brain_inst/sram_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.375    
                         arrival time                           4.531    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 brain_inst/FSM_onehot_spi_byte_order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/FSM_onehot_spi_byte_order_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 3.859 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 4.281 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.583     4.281    brain_inst/clk_o
    SLICE_X35Y27         FDRE                                         r  brain_inst/FSM_onehot_spi_byte_order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     4.422 r  brain_inst/FSM_onehot_spi_byte_order_reg[0]/Q
                         net (fo=5, routed)           0.111     4.534    brain_inst/spi_byte_first
    SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.045     4.579 r  brain_inst/FSM_onehot_spi_byte_order[1]_i_1/O
                         net (fo=1, routed)           0.000     4.579    brain_inst/FSM_onehot_spi_byte_order[1]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  brain_inst/FSM_onehot_spi_byte_order_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.850     3.859    brain_inst/clk_o
    SLICE_X34Y27         FDRE                                         r  brain_inst/FSM_onehot_spi_byte_order_reg[1]/C
                         clock pessimism              0.435     4.294    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120     4.414    brain_inst/FSM_onehot_spi_byte_order_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.414    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_first_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 3.834 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.557     4.255    brain_inst/clk_o
    SLICE_X29Y29         FDRE                                         r  brain_inst/spi_byte_first_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     4.396 r  brain_inst/spi_byte_first_reg[5]/Q
                         net (fo=1, routed)           0.110     4.506    brain_inst/spi_byte_first__0[5]
    SLICE_X29Y30         FDRE                                         r  brain_inst/sram_start_read_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.825     3.834    brain_inst/clk_o
    SLICE_X29Y30         FDRE                                         r  brain_inst/sram_start_read_address_reg[13]/C
                         clock pessimism              0.436     4.270    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.066     4.336    brain_inst/sram_start_read_address_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_first_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.948%)  route 0.111ns (44.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.557     4.255    brain_inst/clk_o
    SLICE_X29Y29         FDRE                                         r  brain_inst/spi_byte_first_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     4.396 r  brain_inst/spi_byte_first_reg[2]/Q
                         net (fo=1, routed)           0.111     4.507    brain_inst/spi_byte_first__0[2]
    SLICE_X31Y29         FDRE                                         r  brain_inst/sram_start_read_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.824     3.833    brain_inst/clk_o
    SLICE_X31Y29         FDRE                                         r  brain_inst/sram_start_read_address_reg[10]/C
                         clock pessimism              0.455     4.288    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.047     4.335    brain_inst/sram_start_read_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           4.507    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.745%)  route 0.115ns (41.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns = ( 3.867 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 4.286 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.588     4.286    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     4.450 r  brain_inst/sram_address_o_reg[4]/Q
                         net (fo=1, routed)           0.115     4.565    sram_driver_inst/sram_address_o_reg[16]_1[4]
    SLICE_X36Y34         FDRE                                         r  sram_driver_inst/sram_address_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.858     3.867    sram_driver_inst/clk_o
    SLICE_X36Y34         FDRE                                         r  sram_driver_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.455     4.322    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.070     4.392    sram_driver_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns = ( 3.867 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 4.286 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.588     4.286    brain_inst/clk_o
    SLICE_X38Y33         FDRE                                         r  brain_inst/sram_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     4.450 r  brain_inst/sram_data_o_reg[1]/Q
                         net (fo=1, routed)           0.110     4.560    sram_driver_inst/D[1]
    SLICE_X38Y34         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.858     3.867    sram_driver_inst/clk_o
    SLICE_X38Y34         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[1]/C
                         clock pessimism              0.434     4.301    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.076     4.377    sram_driver_inst/sram_data_io_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.560    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 4.286 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.588     4.286    sram_driver_inst/clk_o
    SLICE_X39Y33         FDRE                                         r  sram_driver_inst/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     4.427 r  sram_driver_inst/data_o_reg[1]/Q
                         net (fo=1, routed)           0.106     4.533    brain_inst/sram_data_reg[15]_0[1]
    SLICE_X39Y32         FDRE                                         r  brain_inst/sram_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X39Y32         FDRE                                         r  brain_inst/sram_data_reg[1]/C
                         clock pessimism              0.434     4.299    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.047     4.346    brain_inst/sram_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.138ns = ( 3.862 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.718ns = ( 4.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.584     4.282    brain_inst/clk_o
    SLICE_X38Y29         FDRE                                         r  brain_inst/sram_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     4.446 r  brain_inst/sram_data_o_reg[2]/Q
                         net (fo=1, routed)           0.110     4.556    sram_driver_inst/D[2]
    SLICE_X39Y29         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.853     3.862    sram_driver_inst/clk_o
    SLICE_X39Y29         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[2]/C
                         clock pessimism              0.433     4.295    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.072     4.367    sram_driver_inst/sram_data_io_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y32     adc_driver_inst/adc_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y33     adc_driver_inst/adc_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y29     adc_driver_inst/adc_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y29     adc_driver_inst/adc_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y29     adc_driver_inst/adc_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y29     adc_driver_inst/adc_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y30     adc_driver_inst/adc_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y30     adc_driver_inst/adc_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33     adc_driver_inst/adc_ovrng_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28     brain_inst/cmd_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y31     brain_inst/opcode_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33     brain_inst/ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y28     brain_inst/spi_byte_cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y28     brain_inst/spi_byte_cmd_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y28     brain_inst/spi_byte_cmd_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y32     adc_driver_inst/adc_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y32     adc_driver_inst/adc_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33     adc_driver_inst/adc_data_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y30     adc_driver_inst/adc_data_o_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y30     adc_driver_inst/adc_data_o_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y30     adc_driver_inst/adc_data_o_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33     adc_driver_inst/adc_ovrng_o_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33     brain_inst/ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.020ns  (logic 0.316ns (15.645%)  route 1.704ns (84.355%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.824     3.833    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.204     4.037 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           1.638     5.675    adc_driver_inst/Q[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I2_O)        0.056     5.731 r  adc_driver_inst/compare_i_3/O
                         net (fo=1, routed)           0.066     5.797    adc_driver_inst/compare_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I4_O)        0.056     5.853 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     5.853    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X28Y31         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.901    11.102    dsp_inst/trigger_inst/clk_i
    SLICE_X28Y31         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000    11.102    
                         clock uncertainty           -0.172    10.930    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.034    10.964    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.561ns  (logic 0.687ns (44.010%)  route 0.874ns (55.990%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.164ns = ( 3.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.827     3.836    adc_driver_inst/clk_o
    SLICE_X29Y32         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.175     4.011 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           0.531     4.542    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.056     4.598 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.598    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_8_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.199     4.797 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     4.897 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.029    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.157     5.186 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.211     5.397    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_CE)      -0.039    10.871    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.568ns  (logic 0.204ns (13.012%)  route 1.364ns (86.988%))
  Logic Levels:           0  
  Clock Path Skew:        2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 11.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.167ns = ( 3.833 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.824     3.833    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.204     4.037 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           1.364     5.401    dsp_inst/maximum_seeker_inst/Q[2]
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.881    11.082    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000    11.082    
                         clock uncertainty           -0.172    10.910    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.021    10.889    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  5.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.020ns  (logic 0.718ns (35.545%)  route 1.302ns (64.455%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        6.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    -2.713ns = ( 2.287 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.496     2.287    adc_driver_inst/clk_o
    SLICE_X28Y33         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.418     2.705 r  adc_driver_inst/adc_data_o_reg[1]/Q
                         net (fo=5, routed)           0.388     3.093    adc_driver_inst/Q[1]
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.100     3.193 f  adc_driver_inst/compare_i_4/O
                         net (fo=1, routed)           0.545     3.738    adc_driver_inst/compare_i_4_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.100     3.838 r  adc_driver_inst/compare_i_2/O
                         net (fo=1, routed)           0.369     4.207    adc_driver_inst/compare_i_2_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.100     4.307 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     4.307    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X28Y31         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.993     3.425    dsp_inst/trigger_inst/clk_i
    SLICE_X28Y31         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000     3.425    
                         clock uncertainty            0.172     3.598    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.330     3.928    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.291ns (55.924%)  route 1.017ns (44.076%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        6.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.480     3.181    adc_driver_inst/Q[5]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.097     3.278 r  adc_driver_inst/max[v]0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    dsp_inst/maximum_seeker_inst/DI[2]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.270     3.548 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.548    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206     3.754 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.249     4.003    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.300     4.303 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.288     4.591    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.093     3.525    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000     3.525    
                         clock uncertainty            0.172     3.698    
    SLICE_X29Y33         FDRE (Hold_fdre_C_CE)       -0.045     3.653    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.291ns (55.924%)  route 1.017ns (44.076%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        6.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           0.480     3.181    adc_driver_inst/Q[5]
    SLICE_X29Y32         LUT4 (Prop_lut4_I0_O)        0.097     3.278 r  adc_driver_inst/max[v]0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    dsp_inst/maximum_seeker_inst/DI[2]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.270     3.548 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.548    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206     3.754 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.249     4.003    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.300     4.303 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.288     4.591    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.093     3.525    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.000     3.525    
                         clock uncertainty            0.172     3.698    
    SLICE_X29Y33         FDRE (Hold_fdre_C_CE)       -0.045     3.653    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         -3.653    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.488ns  (logic 0.418ns (16.800%)  route 2.070ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        6.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           2.070     4.771    dsp_inst/maximum_seeker_inst/Q[7]
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.172     3.556    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.236     3.792    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         -3.792    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.501ns  (logic 0.385ns (15.393%)  route 2.116ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        6.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.385     2.668 r  adc_driver_inst/adc_data_o_reg[9]/Q
                         net (fo=5, routed)           2.116     4.784    dsp_inst/maximum_seeker_inst/Q[9]
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.093     3.525    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.000     3.525    
                         clock uncertainty            0.172     3.698    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.049     3.747    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           4.784    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.545ns  (logic 0.418ns (16.427%)  route 2.127ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        6.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    -2.713ns = ( 2.287 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.496     2.287    adc_driver_inst/clk_o
    SLICE_X28Y33         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.418     2.705 r  adc_driver_inst/adc_data_o_reg[1]/Q
                         net (fo=5, routed)           2.127     4.832    dsp_inst/maximum_seeker_inst/Q[1]
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.172     3.556    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.233     3.789    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.664ns  (logic 0.418ns (15.689%)  route 2.246ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        6.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[8]/Q
                         net (fo=5, routed)           2.246     4.947    dsp_inst/maximum_seeker_inst/Q[8]
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.093     3.525    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000     3.525    
                         clock uncertainty            0.172     3.698    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.192     3.890    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         -3.890    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.590ns  (logic 0.418ns (16.140%)  route 2.172ns (83.860%))
  Logic Levels:           0  
  Clock Path Skew:        6.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           2.172     4.873    dsp_inst/maximum_seeker_inst/Q[2]
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.172     3.556    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.231     3.787    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.603ns  (logic 0.418ns (16.057%)  route 2.185ns (83.943%))
  Logic Levels:           0  
  Clock Path Skew:        6.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[6]/Q
                         net (fo=5, routed)           2.185     4.886    dsp_inst/maximum_seeker_inst/Q[6]
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.172     3.556    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.236     3.792    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         -3.792    
                         arrival time                           4.886    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.595ns  (logic 0.418ns (16.107%)  route 2.177ns (83.893%))
  Logic Levels:           0  
  Clock Path Skew:        6.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X28Y29         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.418     2.701 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           2.177     4.878    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.384    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.172     3.556    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.223     3.779    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  1.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_o_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack       -3.713ns,  Total Violation     -107.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.713ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.840ns (40.597%)  route 1.229ns (59.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.513    brain_inst/pulse_vld
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.297     4.810 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.407     5.217    brain_inst/opcode[3]_i_4_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.341 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.391     5.732    brain_inst/opcode[3]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/opcode_reg[0]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.169     2.019    brain_inst/opcode_reg[0]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                 -3.713    

Slack (VIOLATED) :        -3.713ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.840ns (40.597%)  route 1.229ns (59.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.513    brain_inst/pulse_vld
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.297     4.810 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.407     5.217    brain_inst/opcode[3]_i_4_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.341 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.391     5.732    brain_inst/opcode[3]_i_1_n_0
    SLICE_X34Y31         FDSE                                         r  brain_inst/opcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDSE                                         r  brain_inst/opcode_reg[1]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDSE (Setup_fdse_C_CE)      -0.169     2.019    brain_inst/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                 -3.713    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.840ns (41.755%)  route 1.172ns (58.245%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.513    brain_inst/pulse_vld
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.297     4.810 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.407     5.217    brain_inst/opcode[3]_i_4_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.341 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.334     5.675    brain_inst/opcode[3]_i_1_n_0
    SLICE_X32Y31         FDSE                                         r  brain_inst/opcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X32Y31         FDSE                                         r  brain_inst/opcode_reg[2]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X32Y31         FDSE (Setup_fdse_C_CE)      -0.205     1.983    brain_inst/opcode_reg[2]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.692ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.840ns (41.755%)  route 1.172ns (58.245%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.513    brain_inst/pulse_vld
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.297     4.810 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.407     5.217    brain_inst/opcode[3]_i_4_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.341 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.334     5.675    brain_inst/opcode[3]_i_1_n_0
    SLICE_X32Y31         FDSE                                         r  brain_inst/opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X32Y31         FDSE                                         r  brain_inst/opcode_reg[3]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X32Y31         FDSE (Setup_fdse_C_CE)      -0.205     1.983    brain_inst/opcode_reg[3]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -3.692    

Slack (VIOLATED) :        -3.242ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.716ns (45.774%)  route 0.848ns (54.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.638ns = ( 2.362 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.457     4.539    brain_inst/pulse_vld
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.297     4.836 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.391     5.227    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  brain_inst/sram_address_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.571     2.362    brain_inst/clk_o
    SLICE_X35Y32         FDRE                                         r  brain_inst/sram_address_o_reg[15]/C
                         clock pessimism              0.000     2.362    
                         clock uncertainty           -0.172     2.190    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.205     1.985    brain_inst/sram_address_o_reg[15]
  -------------------------------------------------------------------
                         required time                          1.985    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 -3.242    

Slack (VIOLATED) :        -3.242ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.716ns (45.774%)  route 0.848ns (54.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.638ns = ( 2.362 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.457     4.539    brain_inst/pulse_vld
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.297     4.836 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.391     5.227    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  brain_inst/sram_address_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.571     2.362    brain_inst/clk_o
    SLICE_X35Y32         FDRE                                         r  brain_inst/sram_address_o_reg[16]/C
                         clock pessimism              0.000     2.362    
                         clock uncertainty           -0.172     2.190    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.205     1.985    brain_inst/sram_address_o_reg[16]
  -------------------------------------------------------------------
                         required time                          1.985    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 -3.242    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.716ns (46.991%)  route 0.808ns (53.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.637ns = ( 2.363 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.457     4.539    brain_inst/pulse_vld
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.297     4.836 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.350     5.187    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.572     2.363    brain_inst/clk_o
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[10]/C
                         clock pessimism              0.000     2.363    
                         clock uncertainty           -0.172     2.191    
    SLICE_X35Y33         FDRE (Setup_fdre_C_CE)      -0.205     1.986    brain_inst/sram_address_o_reg[10]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.716ns (46.991%)  route 0.808ns (53.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.637ns = ( 2.363 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.457     4.539    brain_inst/pulse_vld
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.297     4.836 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.350     5.187    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.572     2.363    brain_inst/clk_o
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[11]/C
                         clock pessimism              0.000     2.363    
                         clock uncertainty           -0.172     2.191    
    SLICE_X35Y33         FDRE (Setup_fdre_C_CE)      -0.205     1.986    brain_inst/sram_address_o_reg[11]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.716ns (46.991%)  route 0.808ns (53.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.637ns = ( 2.363 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.457     4.539    brain_inst/pulse_vld
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.297     4.836 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.350     5.187    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.572     2.363    brain_inst/clk_o
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[12]/C
                         clock pessimism              0.000     2.363    
                         clock uncertainty           -0.172     2.191    
    SLICE_X35Y33         FDRE (Setup_fdre_C_CE)      -0.205     1.986    brain_inst/sram_address_o_reg[12]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.716ns (46.991%)  route 0.808ns (53.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.637ns = ( 2.363 - 5.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.231     3.663    dsp_inst/data_validator_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.419     4.082 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.457     4.539    brain_inst/pulse_vld
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.297     4.836 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.350     5.187    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         1.572     2.363    brain_inst/clk_o
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[13]/C
                         clock pessimism              0.000     2.363    
                         clock uncertainty           -0.172     2.191    
    SLICE_X35Y33         FDRE (Setup_fdre_C_CE)      -0.205     1.986    brain_inst/sram_address_o_reg[13]
  -------------------------------------------------------------------
                         required time                          1.986    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 -3.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.315ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.763%)  route 0.148ns (44.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.139ns = ( 11.139 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.938    11.139    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    11.280 r  dsp_inst/maximum_seeker_inst/peak_reg[2]/Q
                         net (fo=1, routed)           0.148    11.427    brain_inst/Q[2]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.045    11.472 r  brain_inst/sram_address_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.472    brain_inst/sram_address_o[2]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.120     4.157    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.157    
                         arrival time                          11.472    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.406ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.366ns  (logic 0.185ns (50.489%)  route 0.181ns (49.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 11.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.007    11.207    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    11.348 r  dsp_inst/maximum_seeker_inst/peak_reg[5]/Q
                         net (fo=1, routed)           0.181    11.530    brain_inst/Q[5]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.044    11.574 r  brain_inst/sram_address_o[5]_i_1/O
                         net (fo=1, routed)           0.000    11.574    brain_inst/sram_address_o[5]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[5]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     4.168    brain_inst/sram_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                          11.574    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.425ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.000%)  route 0.186ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 11.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.011    11.211    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    11.352 r  dsp_inst/maximum_seeker_inst/peak_reg[6]/Q
                         net (fo=1, routed)           0.186    11.538    brain_inst/Q[6]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.045    11.583 r  brain_inst/sram_address_o[6]_i_1/O
                         net (fo=1, routed)           0.000    11.583    brain_inst/sram_address_o[6]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[6]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     4.158    brain_inst/sram_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                          11.583    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.427ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.274ns = ( 11.274 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.074    11.274    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    11.415 r  dsp_inst/maximum_seeker_inst/peak_reg[4]/Q
                         net (fo=1, routed)           0.124    11.540    brain_inst/Q[4]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.045    11.585 r  brain_inst/sram_address_o[4]_i_1/O
                         net (fo=1, routed)           0.000    11.585    brain_inst/sram_address_o[4]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     4.158    brain_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                          11.585    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.429ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.977%)  route 0.197ns (51.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 11.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.011    11.211    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    11.352 r  dsp_inst/maximum_seeker_inst/peak_reg[1]/Q
                         net (fo=1, routed)           0.197    11.549    brain_inst/Q[1]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.048    11.597 r  brain_inst/sram_address_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.597    brain_inst/sram_address_o[1]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     4.168    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                          11.597    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.447ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.274ns = ( 11.274 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.074    11.274    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    11.415 r  dsp_inst/maximum_seeker_inst/peak_reg[9]/Q
                         net (fo=1, routed)           0.126    11.542    brain_inst/Q[9]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.049    11.591 r  brain_inst/sram_address_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.591    brain_inst/sram_address_o[9]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[9]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.107     4.144    brain_inst/sram_address_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                          11.591    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.468ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.671%)  route 0.204ns (52.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 11.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.007    11.207    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    11.348 r  dsp_inst/maximum_seeker_inst/peak_reg[8]/Q
                         net (fo=1, routed)           0.204    11.553    brain_inst/Q[8]
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.045    11.598 r  brain_inst/sram_address_o[8]_i_1/O
                         net (fo=1, routed)           0.000    11.598    brain_inst/sram_address_o[8]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X35Y33         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.092     4.129    brain_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                          11.598    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.485ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.487%)  route 0.182ns (49.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.274ns = ( 11.274 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.074    11.274    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    11.415 r  dsp_inst/maximum_seeker_inst/peak_reg[0]/Q
                         net (fo=1, routed)           0.182    11.598    brain_inst/Q[0]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.045    11.643 r  brain_inst/sram_address_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.643    brain_inst/sram_address_o[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     4.158    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                          11.643    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.539ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.190ns (37.981%)  route 0.310ns (62.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 11.207 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.007    11.207    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y32         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    11.348 r  dsp_inst/maximum_seeker_inst/peak_reg[7]/Q
                         net (fo=1, routed)           0.310    11.659    brain_inst/Q[7]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.049    11.708 r  brain_inst/sram_address_o[7]_i_1/O
                         net (fo=1, routed)           0.000    11.708    brain_inst/sram_address_o[7]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[7]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     4.168    brain_inst/sram_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                          11.708    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.569ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.185ns (39.979%)  route 0.278ns (60.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.274ns = ( 11.274 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.074    11.274    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y34         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    11.415 r  dsp_inst/maximum_seeker_inst/peak_reg[3]/Q
                         net (fo=1, routed)           0.278    11.693    brain_inst/Q[3]
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.044    11.737 r  brain_inst/sram_address_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.737    brain_inst/sram_address_o[3]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=249, routed)         0.856     3.865    brain_inst/clk_o
    SLICE_X34Y33         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty            0.172     4.037    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     4.168    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                          11.737    
  -------------------------------------------------------------------
                         slack                                  7.569    





