Start of the hardware simulation log
Running kIntWordWidth: 8, kVectorSize: 8, kNumVectorLanes: 8VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mulacc_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul4acc_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mulacc_pipe(width_a=3...
Compiling module xil_defaultlib.PECore_mgc_mul4acc_pipe(width_a0...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:12:40 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0x000000000000000027f53bf726f4b60c
RVA readback OK: 0x0000000000000000a97bfd6d1b413c6d
RVA readback OK: 0x0000000000000000057f7da4920d0820
RVA readback OK: 0x0000000000000000001d6718fbe5e15b
RVA readback OK: 0x0000000000000000835dd99de860dc62
RVA readback OK: 0x000000000000000007ef18acce03078a
RVA readback OK: 0x000000000000000017984fb1e54543b2
RVA readback OK: 0x0000000000000000ab5315e90f5592b6
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0x0000000000000000d0c6bb02d048e135
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 11025 and expected value = 11037 (lane 0)  err=0.109%
ActPort Computed value = 11139 and expected value = 11152 (lane 1)  err=0.117%
ActPort Computed value = 6905 and expected value = 6913 (lane 2)  err=0.116%
ActPort Computed value = 12165 and expected value = 12179 (lane 3)  err=0.115%
ActPort Computed value = 16016 and expected value = 16034 (lane 4)  err=0.112%
ActPort Computed value = 8607 and expected value = 8617 (lane 5)  err=0.116%
ActPort Computed value = 10365 and expected value = 10377 (lane 6)  err=0.116%
ActPort Computed value = 8817 and expected value = 8827 (lane 7)  err=0.113%
Dest: Difference observed in compute Act and expected value 0.114%
PASS: Average percentage difference 0.114% within threshold
Data transfer cycles: 606
Compute cycles: 14
[   19298.000 ns] : Detected   0 errors
[   19298.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 19298 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.984 ; gain = 128.000 ; free physical = 251373 ; free virtual = 264580
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:12:53 2026...

Running kIntWordWidth: 8, kVectorSize: 8, kNumVectorLanes: 16VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mulacc_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul4acc_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_64_4096_1_4096_64_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mulacc_pipe(width_a=3...
Compiling module xil_defaultlib.PECore_mgc_mul4acc_pipe(width_a0...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:13:23 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0x00000000000000001380d6ea1a6911af
RVA readback OK: 0x0000000000000000204c4e6adada710f
RVA readback OK: 0x00000000000000003d9d5d6daa283ae2
RVA readback OK: 0x0000000000000000ec598142d2502f32
RVA readback OK: 0x000000000000000009c2f1e2b231e769
RVA readback OK: 0x0000000000000000e2997565b564aaa1
RVA readback OK: 0x0000000000000000c993feda86ca8a55
RVA readback OK: 0x00000000000000001d43c92bcc9af96c
RVA readback OK: 0x0000000000000000c2e5c412d03f1bf2
RVA readback OK: 0x000000000000000007315cbaf0f2c587
RVA readback OK: 0x0000000000000000899d4aea9eeb2905
RVA readback OK: 0x0000000000000000ec045afea975a0bc
RVA readback OK: 0x0000000000000000ca6f2debbf52d388
RVA readback OK: 0x000000000000000013314a3725b5b3ac
RVA readback OK: 0x0000000000000000c9482473b6109a6c
RVA readback OK: 0x00000000000000008d54f2528f91efc2
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0x0000000000000000bb0702cfefa3dc9f
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 8823 and expected value = 8833 (lane 0)  err=0.113%
ActPort Computed value = 11701 and expected value = 11714 (lane 1)  err=0.111%
ActPort Computed value = 10690 and expected value = 10702 (lane 2)  err=0.112%
ActPort Computed value = 11431 and expected value = 11444 (lane 3)  err=0.114%
ActPort Computed value = 13727 and expected value = 13743 (lane 4)  err=0.116%
ActPort Computed value = 15251 and expected value = 15268 (lane 5)  err=0.111%
ActPort Computed value = 15744 and expected value = 15761 (lane 6)  err=0.108%
ActPort Computed value = 13128 and expected value = 13143 (lane 7)  err=0.114%
ActPort Computed value = 11937 and expected value = 11951 (lane 8)  err=0.117%
ActPort Computed value = 16467 and expected value = 16486 (lane 9)  err=0.115%
ActPort Computed value = 13143 and expected value = 13158 (lane 10)  err=0.114%
ActPort Computed value = 18059 and expected value = 18079 (lane 11)  err=0.111%
ActPort Computed value = 17478 and expected value = 17498 (lane 12)  err=0.114%
ActPort Computed value = 9826 and expected value = 9837 (lane 13)  err=0.112%
ActPort Computed value = 12975 and expected value = 12990 (lane 14)  err=0.115%
ActPort Computed value = 15138 and expected value = 15155 (lane 15)  err=0.112%
Dest: Difference observed in compute Act and expected value 0.113%
PASS: Average percentage difference 0.113% within threshold
Data transfer cycles: 1051
Compute cycles: 14
[   27546.000 ns] : Detected   0 errors
[   27546.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 27546 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.965 ; gain = 8.004 ; free physical = 251337 ; free virtual = 264561
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:13:33 2026...

Running kIntWordWidth: 8, kVectorSize: 16, kNumVectorLanes: 8VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mulacc_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul4acc_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mulacc_pipe(width_a=3...
Compiling module xil_defaultlib.PECore_mgc_mul4acc_pipe(width_a0...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_mul_pipe(width_a=8,si...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:13:59 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0x8500dc3adb3716f920dc5a95e555dcbf
RVA readback OK: 0xf3b186170591e253808372598dcdfe97
RVA readback OK: 0xadaa1cd1f1989cd79d757c2b13e79ead
RVA readback OK: 0x90134910cc878d400f15df15d70dc957
RVA readback OK: 0xbc8527d0aedbb470827ecf4c36bdaa03
RVA readback OK: 0xf946cc12f4904f8cb9fb3068320ed679
RVA readback OK: 0x2467ba5ad94feda5f64b687a1330b6d9
RVA readback OK: 0x8186041dca12cb76a35b29f31c1386d0
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0xe476906b1ca9df2cdb22fee298d8389f
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 21721 and expected value = 21745 (lane 0)  err=0.110%
ActPort Computed value = 29538 and expected value = 29571 (lane 1)  err=0.112%
ActPort Computed value = 27014 and expected value = 27045 (lane 2)  err=0.115%
ActPort Computed value = 19248 and expected value = 19269 (lane 3)  err=0.109%
ActPort Computed value = 27310 and expected value = 27340 (lane 4)  err=0.110%
ActPort Computed value = 22658 and expected value = 22683 (lane 5)  err=0.110%
ActPort Computed value = 24844 and expected value = 24872 (lane 6)  err=0.113%
ActPort Computed value = 21292 and expected value = 21316 (lane 7)  err=0.113%
Dest: Difference observed in compute Act and expected value 0.111%
PASS: Average percentage difference 0.111% within threshold
Data transfer cycles: 832
Compute cycles: 14
[   23764.000 ns] : Detected   0 errors
[   23764.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 23764 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:07 . Memory (MB): peak = 1385.965 ; gain = 8.004 ; free physical = 251367 ; free virtual = 264577
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:14:08 2026...

Running kIntWordWidth: 8, kVectorSize: 16, kNumVectorLanes: 16VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mulacc_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul4acc_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mulacc_pipe(width_a=3...
Compiling module xil_defaultlib.PECore_mgc_mul4acc_pipe(width_a0...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_mul_pipe(width_a=8,si...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:14:38 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0xa9703c03183ae2c5f96b690e83462682
RVA readback OK: 0xc8dcffa2dfc24a04cf57df7cb34fec94
RVA readback OK: 0xe1d0f817d145f466c0ce0b9af88ecff1
RVA readback OK: 0xe9c861eb07d74388be8a4ef6180a580e
RVA readback OK: 0x8f408041b856fd5d9dd57efdc0cedf8e
RVA readback OK: 0xbe841e1ce228b5470f03a030d12acd0b
RVA readback OK: 0xa9849000b0aef9a4edf398bf1588cd8f
RVA readback OK: 0xf02efa47f3198d2f37e543e51d106974
RVA readback OK: 0x07611dfc01eaff91de5b7fe9047ab9c6
RVA readback OK: 0xd3d74af99f6d41cb8e1d491db51c3aaa
RVA readback OK: 0xe2791ed0d8692434d5cb376e9c1f5e83
RVA readback OK: 0x8e1fdc5c9cc9aa0ddcd55acd9e44fcc9
RVA readback OK: 0x925b695bc195f74e9d20e97ec64707e2
RVA readback OK: 0xcbfdaf53c9181e5bc3bed090b1a82c61
RVA readback OK: 0xf5cd1490326ae42bf55efa849450c997
RVA readback OK: 0x913ac506e608a3a7dc20c511e3bd24d8
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0xd75338528b0d0d2cf280759cffbfca78
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 18217 and expected value = 18237 (lane 0)  err=0.110%
ActPort Computed value = 29054 and expected value = 29087 (lane 1)  err=0.113%
ActPort Computed value = 30844 and expected value = 30878 (lane 2)  err=0.110%
ActPort Computed value = 19623 and expected value = 19645 (lane 3)  err=0.112%
ActPort Computed value = 28743 and expected value = 28775 (lane 4)  err=0.111%
ActPort Computed value = 18547 and expected value = 18568 (lane 5)  err=0.113%
ActPort Computed value = 25969 and expected value = 25998 (lane 6)  err=0.112%
ActPort Computed value = 19978 and expected value = 20001 (lane 7)  err=0.115%
ActPort Computed value = 20120 and expected value = 20143 (lane 8)  err=0.114%
ActPort Computed value = 20860 and expected value = 20884 (lane 9)  err=0.115%
ActPort Computed value = 23896 and expected value = 23922 (lane 10)  err=0.109%
ActPort Computed value = 27020 and expected value = 27050 (lane 11)  err=0.111%
ActPort Computed value = 21958 and expected value = 21982 (lane 12)  err=0.109%
ActPort Computed value = 26905 and expected value = 26935 (lane 13)  err=0.111%
ActPort Computed value = 26803 and expected value = 26833 (lane 14)  err=0.112%
ActPort Computed value = 24403 and expected value = 24430 (lane 15)  err=0.111%
Dest: Difference observed in compute Act and expected value 0.112%
PASS: Average percentage difference 0.112% within threshold
Data transfer cycles: 1441
Compute cycles: 14
[   35260.000 ns] : Detected   0 errors
[   35260.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 35260 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.965 ; gain = 128.000 ; free physical = 251361 ; free virtual = 264588
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:14:49 2026...

Running kIntWordWidth: 16, kVectorSize: 8, kNumVectorLanes: 8VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul2add1_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mul2add1_pipe(gentype...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_mul_pipe(width_a=8,si...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:15:14 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0x89a5a477db7e4fd43eec4040d57cd5e0
RVA readback OK: 0xc5424d52e0076e9fa3117093db16c51c
RVA readback OK: 0xfe774c3df7b178431fb21646d9404d10
RVA readback OK: 0xa9c1128eb8c7438cc4dcb571d78e75cf
RVA readback OK: 0xe549ba4df1345c34a23f4557adbd0ae0
RVA readback OK: 0xa039585012bf063711e6ad28c09702e7
RVA readback OK: 0x0d9babfb8aeb641712e60f2ed29a7653
RVA readback OK: 0xe66d9cd02f3a592401cfe1941c35442e
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0x1cf9e3b2954e21e1959c79a4b4a92b73
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 758855687 and expected value = 759690308 (lane 0)  err=0.110%
ActPort Computed value = 784236377 and expected value = 785098913 (lane 1)  err=0.110%
ActPort Computed value = 619024593 and expected value = 619705422 (lane 2)  err=0.110%
ActPort Computed value = 719318772 and expected value = 720109909 (lane 3)  err=0.110%
ActPort Computed value = 816389449 and expected value = 817287348 (lane 4)  err=0.110%
ActPort Computed value = 461827808 and expected value = 462335746 (lane 5)  err=0.110%
ActPort Computed value = 596110522 and expected value = 596766149 (lane 6)  err=0.110%
ActPort Computed value = 471452701 and expected value = 471971225 (lane 7)  err=0.110%
Dest: Difference observed in compute Act and expected value 0.110%
PASS: Average percentage difference 0.110% within threshold
Data transfer cycles: 832
Compute cycles: 16
[   23764.000 ns] : Detected   0 errors
[   23764.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 23764 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:07 . Memory (MB): peak = 1385.965 ; gain = 8.004 ; free physical = 251401 ; free virtual = 264609
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:15:24 2026...

Running kIntWordWidth: 16, kVectorSize: 8, kNumVectorLanes: 16VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul2add1_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_128_4096_1_4096_128_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mul2add1_pipe(gentype...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_mul_pipe(width_a=8,si...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:15:54 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0xe45639f8df9c16b3ca9ff118268c584f
RVA readback OK: 0x0976552b9eba2d8fcc5fea07d08cf873
RVA readback OK: 0xb948e549e1839b05f4ba7618f1480198
RVA readback OK: 0xcba46554e0a818352d5c706336632734
RVA readback OK: 0xb8d2afd3c20f0a37d8b0baeb991bfd74
RVA readback OK: 0x91382ac2a394a47a358822531978a661
RVA readback OK: 0x10c08397bb28fd6725b67f07c4534578
RVA readback OK: 0xdd28ea04e1ab2120e350ac40ffa855eb
RVA readback OK: 0xe33042db9fc725d9e143b13bd10a3c09
RVA readback OK: 0x0a0969421cac98cd9a70f575f59b474f
RVA readback OK: 0x28cd4fcf025339c610ad1cf8360b7d67
RVA readback OK: 0xd38130bf045ddd391a98c826c3219cec
RVA readback OK: 0xe3c3569d1db990cf2f54bc6136188aac
RVA readback OK: 0x398dd3a3fd7c377336639c3cfa5ec305
RVA readback OK: 0xa82858b98890ab4d9e8dd0321bc55635
RVA readback OK: 0x3e71d79ce00863ce313cc9a0e01e2a33
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0x83973d5cda28d09f10d492042ffa0aa2
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 686823909 and expected value = 687579307 (lane 0)  err=0.110%
ActPort Computed value = 538997973 and expected value = 539590786 (lane 1)  err=0.110%
ActPort Computed value = 817320298 and expected value = 818219221 (lane 2)  err=0.110%
ActPort Computed value = 573274331 and expected value = 573904842 (lane 3)  err=0.110%
ActPort Computed value = 644245114 and expected value = 644953681 (lane 4)  err=0.110%
ActPort Computed value = 537795885 and expected value = 538387375 (lane 5)  err=0.110%
ActPort Computed value = 712424516 and expected value = 713208070 (lane 6)  err=0.110%
ActPort Computed value = 757554285 and expected value = 758387475 (lane 7)  err=0.110%
ActPort Computed value = 625710209 and expected value = 626398391 (lane 8)  err=0.110%
ActPort Computed value = 517793335 and expected value = 518362826 (lane 9)  err=0.110%
ActPort Computed value = 167066597 and expected value = 167250345 (lane 10)  err=0.110%
ActPort Computed value = 633952534 and expected value = 634649782 (lane 11)  err=0.110%
ActPort Computed value = 557659160 and expected value = 558272497 (lane 12)  err=0.110%
ActPort Computed value = 669278936 and expected value = 670015037 (lane 13)  err=0.110%
ActPort Computed value = 686262219 and expected value = 687016999 (lane 14)  err=0.110%
ActPort Computed value = 708675765 and expected value = 709455196 (lane 15)  err=0.110%
Dest: Difference observed in compute Act and expected value 0.110%
PASS: Average percentage difference 0.110% within threshold
Data transfer cycles: 1441
Compute cycles: 16
[   35260.000 ns] : Detected   0 errors
[   35260.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 35260 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.965 ; gain = 8.004 ; free physical = 251349 ; free virtual = 264571
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:16:04 2026...

Running kIntWordWidth: 16, kVectorSize: 16, kNumVectorLanes: 8VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul2add1_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mul2add1_pipe(gentype...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_mul_pipe(width_a=8,si...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:16:30 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0xdda1a3fdc873f08dc643964315fab6d0e03200b0f8646916e4e787f4c7a6ed2d
RVA readback OK: 0x9d58aa4f212bd9c81c46686ff74e08c3f3519136f70d0d3f3ce3be0ca60aa18c
RVA readback OK: 0xdb716d97c8e3a4dce95fc367dc452637d95acabd90bbc8d43b5a0e2bff2c4760
RVA readback OK: 0xaf91b2d088d2f12369739a7cc21eb09b5f5d033393d93362b6a7e6ebed73023
RVA readback OK: 0xe0c88fc2c294c3e10263bc5a9258a39488eb7b13d1902e81e17032bdce6fec2d
RVA readback OK: 0x2e906183fa787511b98ef8c1ea8c30d71388eb893c705389feec2d87c40430ac
RVA readback OK: 0xd804862def190189eaeed17ccbf25b46fd086caa2b465c2ea4e5189f8c122ae7
RVA readback OK: 0x9fe028dcc984a13d9bd74283f0cdec05209bb9ecec7c44cda6fc16b52f123cd7
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0xaa7318c1dd2863c1c2a572f2d95fa9560f5c3fa990f5b49d9b2b9079d1136f6b
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 2049736584 and expected value = 2051990969 (lane 0)  err=0.110%
ActPort Computed value = 1462365330 and expected value = 1463973700 (lane 1)  err=0.110%
ActPort Computed value = 1973436610 and expected value = 1975607077 (lane 2)  err=0.110%
ActPort Computed value = 1238486809 and expected value = 1239848948 (lane 3)  err=0.110%
ActPort Computed value = 1852066222 and expected value = 1854103202 (lane 4)  err=0.110%
ActPort Computed value = 1779903333 and expected value = 1781860944 (lane 5)  err=0.110%
ActPort Computed value = 1708482721 and expected value = 1710361781 (lane 6)  err=0.110%
ActPort Computed value = 1731749507 and expected value = 1733654157 (lane 7)  err=0.110%
Dest: Difference observed in compute Act and expected value 0.110%
PASS: Average percentage difference 0.110% within threshold
Data transfer cycles: 1272
Compute cycles: 17
[   32696.000 ns] : Detected   0 errors
[   32696.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 32696 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.965 ; gain = 8.004 ; free physical = 251359 ; free virtual = 264572
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:16:40 2026...

Running kIntWordWidth: 16, kVectorSize: 16, kNumVectorLanes: 16VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
#
#- CREATE CL_PORTS ----------
#
#
#- CREATE SIM_ROOT ----------
#
Copying XSIM hbm model config files
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compiled_cl_ips && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
mkdir -p /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib && touch /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
" WARNING: XSIM does not require simulation library compilation "
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib_dir_in_progress
make copy_xsim_ini
make[1]: Entering directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
VIVADO_TOOL_VERSION = 2024.1
CL_DIR = /home/ubuntu/cs217-lab-1/design_top
Running from /home/ubuntu/cs217-lab-1/design_top/verif/scripts
make[1]: Nothing to be done for 'copy_xsim_ini'.
make[1]: Leaving directory '/home/ubuntu/cs217-lab-1/design_top/verif/scripts'
rm -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_compile_cl_ips_dir_in_progress
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && ln -s -f /home/ubuntu/aws-fpga/hdk/common/verif/ip_simulation_libraries/xsim_complib/xsim.ini
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsc /home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c /home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/sdk/userspace/utils" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/include" --gcc_compile_options "-I/home/ubuntu/aws-fpga/hdk/common/software/src" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/runtime" --gcc_compile_options "-I/home/ubuntu/cs217-lab-1/design_top/software/include" --gcc_compile_options "-DVIVADO_SIM" --gcc_compile_options "-DSV_TEST" --gcc_compile_options "-DDMA_TEST"
Multi-threading is on. Using 22 slave threads.
Running compilation flow/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/hdk/common/software/src/fpga_pci_sv.c" -o "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/gcc  -fPIC -c -Wa,-W -fPIC -m64 -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST    -I"/opt/Xilinx/Vivado/2024.1/data/xsim/include" -I"/opt/Xilinx/Vivado/2024.1/data/xsim/systemc" "/home/ubuntu/aws-fpga/sdk/userspace/utils/sh_dpi_tasks.c" -o "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o" -DXILINX_SIMULATOR -Wno-deprecated-declarations 
Done compilation
Linking with command:
/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "xsim.dir/work/xsc/dpi.so" "xsim.dir/work/xsc/fpga_pci_sv.lnx64.o" "xsim.dir/work/xsc/sh_dpi_tasks.lnx64.o"   -I/home/ubuntu/aws-fpga/sdk/userspace/include -I/home/ubuntu/aws-fpga/sdk/userspace/utils -I/home/ubuntu/aws-fpga/hdk/common/software/include -I/home/ubuntu/aws-fpga/hdk/common/software/src -I/home/ubuntu/cs217-lab-1/design_top/software/runtime -I/home/ubuntu/cs217-lab-1/design_top/software/include -DVIVADO_SIM -DSV_TEST -DDMA_TEST   -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o -lrdi_simulator_kernel  -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -Wl,--disable-new-dtags -Wl,-rpath=/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../lib64 -lrdi_xsim_systemc -std=c++11 -L/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/Default  -B/opt/Xilinx/Vivado/2024.1/lib/lnx64.o/../../tps/lnx64/gcc-9.3.0/bin/../../binutils-2.37/bin/ 

Done linking: "xsim.dir/work/xsc/dpi.so"
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xvlog --sv -m64 --define DMA_TEST   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --work xil_defaultlib --incr --relax -f /home/ubuntu/cs217-lab-1/design_top/verif/scripts/top.xsim.f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_spec_StreamTypecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_spec_StreamType_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_spec_ActVectorTypecomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_spec_ActVectorType_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core
INFO: [VRFC 10-311] analyzing module PECore_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul_pipe
INFO: [VRFC 10-311] analyzing module PECore_mgc_muladd1
INFO: [VRFC 10-311] analyzing module PECore_mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module PECore_mgc_mul2add1_pipe
INFO: [VRFC 10-311] analyzing module BLOCK_1R1W_RBW
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_154_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_153_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_152_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_151_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_150_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_149_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_148_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_147_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_146_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_145_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_144_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_143_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_142_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_141_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_140_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_139_12_256_4096_1_4096_256_1_gen
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_PECoreRun_fsm
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_staller
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi_rva_out_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi_act_port_Push_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi_input_port_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_out_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_start_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_act_port_Push_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_input_port_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun_rva_in_PopNB_mioi
INFO: [VRFC 10-311] analyzing module PECore_PECore_PECoreRun
INFO: [VRFC 10-311] analyzing module PECore
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [/home/ubuntu/cs217-lab-1/design_top/design/./counter.v:1]
INFO: [VRFC 10-311] analyzing module design_top
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'CL_NAME' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:22]
WARNING: [VRFC 10-9031] illegal cast without ' [/home/ubuntu/cs217-lab-1/design_top/design/design_top_defines.vh:55]
WARNING: [VRFC 10-3380] identifier 'start_en' is used before its declaration [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/aws_clk_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aws_clk_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axil_to_cfg_cnv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_to_cfg_cnv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axi_clock_conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_1w1r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1w1r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/hbm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/lib_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo_ft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/srl_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/xpm_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/axis_flop_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_flop_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/bram_2rw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2rw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/cdc_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_async_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/flop_fifo_in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_fifo_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/ft_fifo_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ft_fifo_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/lib/rr_arb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_acc_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/mgt_gen_axl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/ccf_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/flop_ccf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/sh_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:144]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:178]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:179]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv:242]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/packages/anp_base_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:215]
WARNING: [VRFC 10-3824] variable 'debug' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:257]
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/axis_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-3824] variable 'awready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:888]
WARNING: [VRFC 10-3824] variable 'wready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:927]
WARNING: [VRFC 10-3824] variable 'wready_nonzero_wait' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:928]
WARNING: [VRFC 10-3824] variable 'arready_cnt' must explicitly be declared as automatic or static [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:990]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/hdl/cl_axi_sc_1x1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_1x1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/hdl/cl_axi_sc_2x2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_axi_sc_2x2_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/base/gen_buf_t.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/models/stream_bfm/stream_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/verif/tb/sv/dma_classes.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbm_top
INFO: [VRFC 10-311] analyzing module hbm_apb_mst
INFO: [VRFC 10-311] analyzing module hbm_temp_rd
INFO: [VRFC 10-311] analyzing module hbm_apb_arbiter
INFO: [VRFC 10-311] analyzing module hbm_data_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_base_test
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xelab -m64   --define plusarg_save  --define timeout=1ms  --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8  -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.design_top_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:201]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 32 for port 'm_axi_araddr' [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:213]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_awsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:227]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 3 for port 's_axi_arsize' [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/sim/axi_register_slice_light.v:252]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-5021] port 's_axi_arprot' is not connected on this instance [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:176]
WARNING: [VRFC 10-3823] variable 'axil_awprot_m' might have multiple concurrent drivers [/home/ubuntu/cs217-lab-1/design_top/design/design_top.sv:235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.$unit_counter_v_1911074303
Compiling package std.std
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PECore_mgc_mul2add1_pipe(gentype...
Compiling module xil_defaultlib.BLOCK_1R1W_RBW(addr_width=32'sb0...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_PECore_Xilinx_RAMS_BLOCK_...
Compiling module xil_defaultlib.PECore_mgc_mul_pipe(width_a=8,si...
Compiling module xil_defaultlib.PECore_mgc_muladd1(width_a=32'sb...
Compiling module xil_defaultlib.PECore_mgc_shift_l_v5(width_a=32...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_RV...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_in_P...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_sp...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_input_po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_s...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_act_port...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlockingles...
Compiling module xil_defaultlib.PECore_Connections_InBlocking_bo...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_start_Po...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlockingle...
Compiling module xil_defaultlib.PECore_Connections_OutBlocking_R...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_rva_out_...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_wait_dp
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_staller
Compiling module xil_defaultlib.PECore_PECore_PECoreRun_PECoreRu...
Compiling module xil_defaultlib.PECore_PECore_PECoreRun
Compiling module xil_defaultlib.PECore
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.design_top_default
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.design_top_base_test
Built simulation snapshot tb
cd /home/ubuntu/cs217-lab-1/design_top/verif/sim/xsim/design_top_base_test_sv && xsim -log design_top_base_test.log -tclbatch /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl tb | grep -v "\*\*\*Meta" | sed '/^$/d'
****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan 16 03:17:11 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl}
Time resolution is 1 ps
source /home/ubuntu/cs217-lab-1/design_top/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /tb/sv_host_memory was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/test_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run -all
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[1].mc_ca_mirroring_odd_rank.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 16G stack:1
---- STEP 1: WRITE PEConfig
RVA readback OK: 0x00000000000000000000010100000001
---- STEP 2: WRITE WEIGHT SRAM
RVA readback OK: 0x2a16b76ca53b3c781168c218e077814dcba6acd210d69b98c792f79cc99f361e
RVA readback OK: 0x30a9b808d3dbfa43e501cc84ce34f2f999c09491f7ad977507fc9513e274c50f
RVA readback OK: 0xd21143bdfb09c8ace8ad4f77c0aceb6a17b0ee3f3b782c56fc7b1bd911645853
RVA readback OK: 0xd1a4426a34f22d473932e18faa284ff337496ba002b5584afc90c6b5277bf277
RVA readback OK: 0xde175eff8d04222ff207351c5f1101feec7a7aa82d2dd1ace63adafc7f065d0
RVA readback OK: 0xce9ad953b744220ce62e978619c7286613b8e2ac24dc0a3ad6f3401834d3b0ed
RVA readback OK: 0xea9a9f808354388fdf4cbfb2ff84a939df79cc78c935d2ebf4e8d867eb15f647
RVA readback OK: 0x37f82d98de0b7ee0908935a6a66891923a6e54a6d3a978ddd5f6a565918f9c05
RVA readback OK: 0xff44926ecb201d3c8b3064c7e7fc1c0cad7977d91c89a2291eefd59717487662
RVA readback OK: 0xde21d8043cd9edcedb29feca88ac2607aea8f8b92735ac4e9208501ad575b1fd
RVA readback OK: 0xc99c715592fdad3409bc18259090e263f1b7c0f6d65ed1bcd2876ca9b90b8ef1
RVA readback OK: 0x2e9bfcf8c26c4babdd80c79cf667bd7d13bf5d59c1e42c358df7df1938343f7b
RVA readback OK: 0xacbcb1f0f41e105b815896a7e2734eca0261dbbf8c11b6c0a8fb9068ca496326
RVA readback OK: 0x15ad0531d4cdd1f0bc38c72798901cbec8afcb2fc21c517e2814a0c1fd1ce872
RVA readback OK: 0xa6942bf62077cbb4ee09fe55dcd04ffc8e2db2bb158da5bfe3ee851ac9c3dbfa
RVA readback OK: 0xd773961bdba1a43dfb8eb46d2e9fc6ae75991a9cb230612a88fc1feba8d3cf6
---- STEP 3: WRITE INPUT SRAM
RVA readback OK: 0x33cede2511a7c07c1762c68ee13c435f3758c468a951fe2dba1cf13bd2929ac5
---- STEP 4: WRITE Manager1 config
RVA readback OK: 0x00000000000000000000000000000100
---- STEP 5: START
---- STEP 6: READ OUTPUT ACT
ActPort Computed value = 2089569923 and expected value = 2091868118 (lane 0)  err=0.110%
ActPort Computed value = 2147483647 and expected value = 2147483647 (lane 1)  err=0.000%
ActPort Computed value = 1549458076 and expected value = 1551162234 (lane 2)  err=0.110%
ActPort Computed value = 1672529342 and expected value = 1674368859 (lane 3)  err=0.110%
ActPort Computed value = 2037297681 and expected value = 2039538385 (lane 4)  err=0.110%
ActPort Computed value = 1395784022 and expected value = 1397319163 (lane 5)  err=0.110%
ActPort Computed value = 2147483647 and expected value = 2147483647 (lane 6)  err=0.000%
ActPort Computed value = 1729432157 and expected value = 1731334258 (lane 7)  err=0.110%
ActPort Computed value = 1560790173 and expected value = 1562506795 (lane 8)  err=0.110%
ActPort Computed value = 2147483647 and expected value = 2147483647 (lane 9)  err=0.000%
ActPort Computed value = 2093512962 and expected value = 2095815494 (lane 10)  err=0.110%
ActPort Computed value = 1897518070 and expected value = 1899605039 (lane 11)  err=0.110%
ActPort Computed value = 2046029917 and expected value = 2048280225 (lane 12)  err=0.110%
ActPort Computed value = 1960112279 and expected value = 1962268092 (lane 13)  err=0.110%
ActPort Computed value = 2147483647 and expected value = 2147483647 (lane 14)  err=0.000%
ActPort Computed value = 1830518357 and expected value = 1832531637 (lane 15)  err=0.110%
Dest: Difference observed in compute Act and expected value 0.082%
PASS: Average percentage difference 0.082% within threshold
Data transfer cycles: 2201
Compute cycles: 17
[   50688.000 ns] : Detected   0 errors
[   50688.000 ns] : Checking protocol checker error status...
*** TEST PASSED ***
$finish called at time : 50688 ns : File "/home/ubuntu/cs217-lab-1/design_top/verif/tests/design_top_base_test.sv" Line 336
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:09 . Memory (MB): peak = 1449.965 ; gain = 128.000 ; free physical = 251335 ; free virtual = 264565
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 16 03:17:22 2026...

Summary Table:
Width      Vec Size   Lanes      Status     Data Cycles     Comp Cycles     Diff %    
------------------------------------------------------------------------------------------
8          8          8          PASSED     606             14              0.114%    
8          8          16         PASSED     1051            14              0.113%    
8          16         8          PASSED     832             14              0.111%    
8          16         16         PASSED     1441            14              0.112%    
16         8          8          PASSED     832             16              0.110%    
16         8          16         PASSED     1441            16              0.110%    
16         16         8          PASSED     1272            17              0.110%    
16         16         16         PASSED     2201            17              0.082%    
