/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [24:0] celloutsig_0_3z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_2z[5] ? celloutsig_1_9z : celloutsig_1_2z[5];
  reg [10:0] _03_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_3z[21:13], celloutsig_0_2z, celloutsig_0_0z };
  assign out_data[10:0] = _03_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= in_data[109:102];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_5z[0], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:2] / { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_1_1z = in_data[140:132] === in_data[118:110];
  assign celloutsig_1_11z = { celloutsig_1_5z[2:1], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z } === { in_data[154:153], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, _00_, celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[179:172], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, _01_, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z } > { _00_[0], _01_, _01_, _00_, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_12z, _01_, _01_ } > { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[84:81], celloutsig_0_0z, celloutsig_0_0z } > celloutsig_0_1z[5:0];
  assign celloutsig_1_9z = ! { celloutsig_1_3z[2:1], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_16z = ! { in_data[184:175], celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_1_4z = celloutsig_1_1z & ~(_00_[0]);
  assign celloutsig_1_18z = { _01_[3], celloutsig_1_5z } != _01_[4:1];
  assign celloutsig_1_19z = { _00_[4:1], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_15z } != { _01_[3:1], _00_, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_1_6z = & in_data[160:147];
  assign celloutsig_1_14z = ~^ { celloutsig_1_2z[1:0], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[65:54], celloutsig_0_0z, celloutsig_0_0z } >> in_data[33:20];
  assign celloutsig_0_3z = { in_data[71:61], celloutsig_0_1z } << in_data[51:27];
  assign celloutsig_1_2z = in_data[141:136] << { _00_[6:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_3z << in_data[182:180];
  assign celloutsig_0_0z = ~((in_data[92] & in_data[84]) | (in_data[65] & in_data[34]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z[1] & celloutsig_1_3z[0]) | (celloutsig_1_1z & in_data[98]));
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z };
endmodule
