{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614703916872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614703916873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  2 19:51:56 2021 " "Processing started: Tue Mar  2 19:51:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614703916873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703916873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sample -c sample " "Command: quartus_map --read_settings_files=on --write_settings_files=off sample -c sample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703916873 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1614703917036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614703926325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703926325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "output_files/clkdiv.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/output_files/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614703926326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703926326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cnthex.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cnthex.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnthex " "Found entity 1: cnthex" {  } { { "output_files/cnthex.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/output_files/cnthex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614703926327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703926327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "output_files/hex2seg.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/output_files/hex2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614703926327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703926327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614703926378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:Clkdiv1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:Clkdiv1\"" {  } { { "top.v" "Clkdiv1" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614703926379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnthex cnthex:Cnthex1 " "Elaborating entity \"cnthex\" for hierarchy \"cnthex:Cnthex1\"" {  } { { "top.v" "Cnthex1" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614703926380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:Hex2seg " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:Hex2seg\"" {  } { { "top.v" "Hex2seg" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614703926381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_EN1 GND " "Pin \"DS_EN1\" is stuck at GND" {  } { { "top.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614703926782 "|top|DS_EN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS_EN2 VCC " "Pin \"DS_EN2\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614703926782 "|top|DS_EN2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS_EN3 VCC " "Pin \"DS_EN3\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614703926782 "|top|DS_EN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS_EN4 VCC " "Pin \"DS_EN4\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/quartus/bin/drec-fpga-intro/labs/tmpl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614703926782 "|top|DS_EN4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614703926782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614703926862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614703927268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614703927268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614703927298 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614703927298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614703927298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614703927298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614703927304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  2 19:52:07 2021 " "Processing ended: Tue Mar  2 19:52:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614703927304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614703927304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614703927304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614703927304 ""}
