// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_pp1_stage0 = 12'd1024;
parameter    ap_ST_fsm_state15 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_10;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_20;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_32;
reg   [15:0] kernel_data_V_1_33;
reg   [15:0] kernel_data_V_1_34;
reg   [15:0] kernel_data_V_1_35;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_5;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_19;
reg   [15:0] kernel_data_V_1_28;
reg   [15:0] kernel_data_V_1_29;
reg   [15:0] kernel_data_V_1_30;
reg   [15:0] kernel_data_V_1_31;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
wire   [3:0] w5_V_address0;
reg    w5_V_ce0;
wire   [506:0] w5_V_q0;
reg   [15:0] kernel_data_V_1_27;
reg   [15:0] kernel_data_V_1_24;
reg   [15:0] kernel_data_V_1_25;
reg   [15:0] kernel_data_V_1_26;
reg   [15:0] kernel_data_V_1_12;
reg   [15:0] kernel_data_V_1_13;
reg   [15:0] kernel_data_V_1_14;
reg   [15:0] kernel_data_V_1_15;
reg   [15:0] kernel_data_V_1_0;
reg   [15:0] kernel_data_V_1_1;
reg   [15:0] kernel_data_V_1_2;
reg   [15:0] kernel_data_V_1_3;
reg    line_buffer_Array_V_1_0_0_ce0;
reg    line_buffer_Array_V_1_0_0_we0;
wire   [15:0] line_buffer_Array_V_1_0_0_q0;
reg    line_buffer_Array_V_1_0_1_ce0;
reg    line_buffer_Array_V_1_0_1_we0;
wire   [15:0] line_buffer_Array_V_1_0_1_q0;
reg    line_buffer_Array_V_1_0_2_ce0;
reg    line_buffer_Array_V_1_0_2_we0;
wire   [15:0] line_buffer_Array_V_1_0_2_q0;
reg    line_buffer_Array_V_1_0_3_ce0;
reg    line_buffer_Array_V_1_0_3_we0;
wire   [15:0] line_buffer_Array_V_1_0_3_q0;
reg    line_buffer_Array_V_1_1_0_ce0;
reg    line_buffer_Array_V_1_1_0_we0;
wire   [15:0] line_buffer_Array_V_1_1_0_q0;
reg    line_buffer_Array_V_1_1_1_ce0;
reg    line_buffer_Array_V_1_1_1_we0;
wire   [15:0] line_buffer_Array_V_1_1_1_q0;
reg    line_buffer_Array_V_1_1_2_ce0;
reg    line_buffer_Array_V_1_1_2_we0;
wire   [15:0] line_buffer_Array_V_1_1_2_q0;
reg    line_buffer_Array_V_1_1_3_ce0;
reg    line_buffer_Array_V_1_1_3_we0;
wire   [15:0] line_buffer_Array_V_1_1_3_q0;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state15;
reg   [0:0] and_ln289_2_reg_5042;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [3:0] w_index132_reg_724;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state13_pp1_stage0_iter2;
wire    ap_block_state14_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_11001;
reg   [15:0] tmp_data_0_V_6130_reg_1472;
reg   [15:0] tmp_data_1_V_6128_reg_1483;
reg   [15:0] tmp_data_2_V_6126_reg_1494;
reg   [15:0] tmp_data_3_V_6124_reg_1505;
reg   [15:0] tmp_data_4_V_4122_reg_1516;
reg   [15:0] tmp_data_5_V_4120_reg_1527;
reg   [15:0] tmp_data_6_V_4118_reg_1538;
reg   [15:0] tmp_data_7_V_4116_reg_1549;
reg   [15:0] tmp_data_0_V_reg_4820;
wire    io_acc_block_signal_op42;
reg   [15:0] tmp_data_1_V_reg_4826;
reg   [15:0] tmp_data_2_V_reg_4832;
reg   [15:0] tmp_data_3_V_reg_4838;
wire   [5:0] add_ln79_fu_1682_p2;
reg   [5:0] add_ln79_reg_4844;
wire   [0:0] icmp_ln241_fu_1688_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] i_ic_fu_1694_p2;
reg   [2:0] i_ic_reg_4853;
wire   [1:0] trunc_ln246_fu_1700_p1;
reg   [1:0] trunc_ln246_reg_4858;
reg   [15:0] kernel_data_V_1_8_load_reg_4882;
reg   [15:0] kernel_data_V_1_9_load_reg_4887;
reg   [15:0] kernel_data_V_1_10_load_reg_4892;
reg   [15:0] kernel_data_V_1_11_load_reg_4897;
reg   [15:0] kernel_data_V_1_20_load_reg_4902;
reg   [15:0] kernel_data_V_1_21_load_reg_4907;
reg   [15:0] kernel_data_V_1_22_load_reg_4912;
reg   [15:0] kernel_data_V_1_23_load_1_reg_4917;
reg   [15:0] kernel_data_V_1_32_load_1_reg_4922;
reg   [15:0] kernel_data_V_1_33_load_1_reg_4927;
reg   [15:0] kernel_data_V_1_34_load_1_reg_4932;
reg   [15:0] kernel_data_V_1_35_load_1_reg_4937;
wire    ap_CS_fsm_state4;
wire   [1:0] i_iw_fu_1840_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln213_fu_2134_p2;
wire    ap_CS_fsm_state8;
wire   [2:0] add_ln213_1_fu_2200_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln213_2_fu_2260_p2;
wire    ap_CS_fsm_state10;
wire   [2:0] add_ln213_2_fu_2266_p2;
reg   [31:0] sX_2_load_reg_5010;
wire   [0:0] icmp_ln289_fu_2322_p2;
reg   [0:0] icmp_ln289_reg_5015;
reg   [31:0] sY_2_load_reg_5020;
wire   [0:0] icmp_ln289_1_fu_2332_p2;
reg   [0:0] icmp_ln289_1_reg_5025;
reg   [31:0] pY_2_load_reg_5030;
reg   [31:0] pX_2_load_reg_5036;
wire   [0:0] and_ln289_2_fu_2390_p2;
wire   [3:0] w_index_fu_2396_p2;
reg   [3:0] w_index_reg_5046;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln43_fu_2407_p2;
reg   [0:0] icmp_ln43_reg_5056;
reg   [0:0] icmp_ln43_reg_5056_pp1_iter1_reg;
reg   [0:0] icmp_ln43_reg_5056_pp1_iter2_reg;
reg    ap_enable_reg_pp1_iter1;
reg   [506:0] w5_V_load_reg_5105;
wire   [15:0] trunc_ln56_fu_2429_p1;
reg  signed [15:0] trunc_ln56_reg_5140;
reg   [15:0] trunc_ln2_reg_6540;
reg   [15:0] trunc_ln708_s_reg_6545;
reg   [15:0] trunc_ln708_39_reg_6550;
reg   [15:0] trunc_ln708_40_reg_6555;
reg   [15:0] trunc_ln708_41_reg_6560;
reg   [15:0] trunc_ln708_42_reg_6565;
reg   [15:0] trunc_ln708_43_reg_6570;
reg   [15:0] trunc_ln708_44_reg_6575;
reg   [15:0] trunc_ln708_45_reg_6580;
reg   [15:0] trunc_ln708_46_reg_6585;
reg   [15:0] trunc_ln708_47_reg_6590;
reg   [15:0] trunc_ln708_48_reg_6595;
reg   [15:0] trunc_ln708_49_reg_6600;
reg   [15:0] trunc_ln708_50_reg_6605;
reg   [15:0] trunc_ln708_51_reg_6610;
reg   [15:0] trunc_ln708_52_reg_6615;
reg   [15:0] trunc_ln708_53_reg_6620;
reg   [15:0] trunc_ln708_54_reg_6625;
reg   [15:0] trunc_ln708_55_reg_6630;
reg   [15:0] trunc_ln708_56_reg_6635;
reg   [15:0] trunc_ln708_57_reg_6640;
reg   [15:0] trunc_ln708_58_reg_6645;
reg   [15:0] trunc_ln708_59_reg_6650;
reg   [15:0] trunc_ln708_60_reg_6655;
reg   [15:0] trunc_ln708_61_reg_6660;
reg   [15:0] trunc_ln708_62_reg_6665;
reg   [15:0] trunc_ln708_63_reg_6670;
reg   [15:0] trunc_ln708_64_reg_6675;
reg   [15:0] trunc_ln708_65_reg_6680;
reg   [15:0] trunc_ln708_66_reg_6685;
reg   [15:0] trunc_ln708_67_reg_6690;
reg   [15:0] trunc_ln708_68_reg_6695;
wire   [15:0] acc_0_V_fu_4309_p2;
reg   [15:0] acc_0_V_reg_6700;
reg    ap_enable_reg_pp1_iter3;
wire   [15:0] acc_1_V_fu_4329_p2;
reg   [15:0] acc_1_V_reg_6706;
wire   [15:0] acc_2_V_fu_4349_p2;
reg   [15:0] acc_2_V_reg_6712;
wire   [15:0] acc_3_V_fu_4369_p2;
reg   [15:0] acc_3_V_reg_6718;
wire   [15:0] acc_4_V_fu_4389_p2;
reg   [15:0] acc_4_V_reg_6724;
wire   [15:0] acc_5_V_fu_4409_p2;
reg   [15:0] acc_5_V_reg_6730;
wire   [15:0] acc_6_V_fu_4429_p2;
reg   [15:0] acc_6_V_reg_6736;
wire   [15:0] acc_7_V_fu_4449_p2;
reg   [15:0] acc_7_V_reg_6742;
wire    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg   [5:0] indvar_flatten133_reg_631;
reg    ap_block_state1;
wire    io_acc_block_signal_op1153;
reg    ap_block_state15;
wire   [0:0] icmp_ln79_fu_4542_p2;
reg   [2:0] i_ic4_0_i_i_i_reg_643;
wire    ap_CS_fsm_state5;
reg   [15:0] shift_buffer_1_0_V_reg_654;
reg   [15:0] shift_buffer_0_0_V_reg_667;
reg   [1:0] i_iw_0_i_i_i_i_reg_680;
wire   [0:0] icmp_ln194_fu_1834_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4;
reg   [2:0] i_ic2_0_i_i_i_i_0_reg_691;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln213_fu_2128_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4;
reg   [2:0] i_ic2_0_i_i_i_i_1_reg_702;
wire   [0:0] icmp_ln213_1_fu_2194_p2;
reg   [2:0] i_ic2_0_i_i_i_i_2_reg_713;
reg   [3:0] ap_phi_mux_w_index132_phi_fu_728_p4;
wire    ap_block_pp1_stage0;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_reg_736;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_reg_736;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_reg_736;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_1_reg_759;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_1_reg_759;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_2_reg_782;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_2_reg_782;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_3_reg_805;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_3_reg_805;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_4_reg_828;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_4_reg_828;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_5_reg_851;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_5_reg_851;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_6_reg_874;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_6_reg_874;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_7_reg_897;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_7_reg_897;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_8_reg_920;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_8_reg_920;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_9_reg_943;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_9_reg_943;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_10_reg_966;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_10_reg_966;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_11_reg_989;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_11_reg_989;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1012;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1012;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1035;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1035;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1058;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1058;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1081;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1081;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1104;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1104;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1127;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1127;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1150;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1150;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1173;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1173;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1196;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1196;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1219;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1219;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1242;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1242;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1265;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1265;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1288;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1288;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1311;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1311;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1334;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1334;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1357;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1357;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1380;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1380;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1403;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1403;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1426;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1426;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1449;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1449;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449;
wire   [31:0] select_ln323_fu_4522_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_1563_p4;
wire   [0:0] icmp_ln313_fu_4455_p2;
wire   [0:0] icmp_ln317_fu_4501_p2;
wire   [63:0] zext_ln56_fu_2402_p1;
wire   [15:0] tmp_42_fu_2156_p6;
wire   [15:0] tmp_44_fu_2222_p6;
wire   [15:0] tmp_45_fu_2276_p6;
wire   [5:0] or_ln203_2_fu_2286_p3;
wire   [15:0] select_ln203_fu_1864_p3;
wire   [0:0] icmp_ln203_fu_1858_p2;
wire   [15:0] select_ln203_1_fu_1883_p3;
wire   [0:0] icmp_ln203_1_fu_1896_p2;
wire   [15:0] select_ln203_2_fu_1914_p3;
wire   [0:0] icmp_ln203_2_fu_1927_p2;
wire   [15:0] select_ln203_3_fu_1945_p3;
wire   [0:0] icmp_ln203_3_fu_1958_p2;
wire   [15:0] select_ln203_4_fu_1976_p3;
wire   [15:0] select_ln203_5_fu_1995_p3;
wire   [15:0] select_ln203_6_fu_2014_p3;
wire   [15:0] select_ln203_7_fu_2033_p3;
wire   [15:0] select_ln203_8_fu_2052_p3;
wire   [15:0] select_ln203_9_fu_2071_p3;
wire   [15:0] select_ln203_10_fu_2090_p3;
wire   [15:0] select_ln203_11_fu_2109_p3;
wire   [31:0] select_ln328_fu_4476_p3;
wire   [31:0] add_ln321_fu_4506_p2;
wire   [31:0] add_ln326_fu_4460_p2;
reg   [15:0] shift_buffer_1_3_V_fu_546;
reg   [15:0] shift_buffer_1_3_V_1_fu_550;
reg   [15:0] shift_buffer_1_3_V_2_fu_554;
reg   [15:0] shift_buffer_1_3_V_3_fu_558;
reg   [15:0] shift_buffer_0_3_V_fu_562;
reg   [15:0] shift_buffer_0_3_V_1_fu_566;
reg   [15:0] shift_buffer_0_3_V_2_fu_570;
reg   [15:0] shift_buffer_0_3_V_3_fu_574;
wire   [15:0] DataIn_V_assign_fu_1704_p6;
wire   [1:0] DataIn_V_assign_fu_1704_p5;
wire   [0:0] trunc_ln201_fu_1846_p1;
wire   [2:0] shl_ln_fu_1850_p3;
wire   [2:0] or_ln203_fu_1890_p2;
wire   [2:0] or_ln203_1_fu_1921_p2;
wire   [2:0] or_ln203_3_fu_1952_p2;
wire   [1:0] tmp_42_fu_2156_p5;
wire   [1:0] tmp_44_fu_2222_p5;
wire   [1:0] tmp_45_fu_2276_p5;
wire   [30:0] tmp_fu_2342_p4;
wire   [30:0] tmp_1_fu_2362_p4;
wire   [0:0] icmp_ln289_2_fu_2352_p2;
wire   [0:0] icmp_ln289_3_fu_2372_p2;
wire   [0:0] and_ln289_1_fu_2384_p2;
wire   [0:0] and_ln289_fu_2378_p2;
wire  signed [25:0] mul_ln1118_fu_4548_p2;
wire  signed [15:0] tmp_48_fu_3489_p4;
wire  signed [25:0] mul_ln1118_40_fu_4555_p2;
wire  signed [15:0] tmp_49_fu_3515_p4;
wire  signed [25:0] mul_ln1118_41_fu_4562_p2;
wire  signed [15:0] tmp_50_fu_3541_p4;
wire  signed [25:0] mul_ln1118_42_fu_4569_p2;
wire  signed [15:0] tmp_51_fu_3567_p4;
wire  signed [25:0] mul_ln1118_43_fu_4576_p2;
wire  signed [15:0] tmp_52_fu_3593_p4;
wire  signed [25:0] mul_ln1118_44_fu_4583_p2;
wire  signed [15:0] tmp_53_fu_3619_p4;
wire  signed [25:0] mul_ln1118_45_fu_4590_p2;
wire  signed [15:0] tmp_54_fu_3645_p4;
wire  signed [25:0] mul_ln1118_46_fu_4597_p2;
wire  signed [15:0] tmp_55_fu_3671_p4;
wire  signed [25:0] mul_ln1118_47_fu_4604_p2;
wire  signed [15:0] tmp_56_fu_3697_p4;
wire  signed [25:0] mul_ln1118_48_fu_4611_p2;
wire  signed [15:0] tmp_57_fu_3723_p4;
wire  signed [25:0] mul_ln1118_49_fu_4618_p2;
wire  signed [15:0] tmp_58_fu_3749_p4;
wire  signed [25:0] mul_ln1118_50_fu_4625_p2;
wire  signed [15:0] tmp_59_fu_3775_p4;
wire  signed [25:0] mul_ln1118_51_fu_4632_p2;
wire  signed [15:0] tmp_60_fu_3801_p4;
wire  signed [25:0] mul_ln1118_52_fu_4639_p2;
wire  signed [15:0] tmp_61_fu_3827_p4;
wire  signed [25:0] mul_ln1118_53_fu_4646_p2;
wire  signed [15:0] tmp_62_fu_3853_p4;
wire  signed [25:0] mul_ln1118_54_fu_4653_p2;
wire  signed [15:0] tmp_63_fu_3879_p4;
wire  signed [25:0] mul_ln1118_55_fu_4660_p2;
wire  signed [15:0] tmp_64_fu_3905_p4;
wire  signed [25:0] mul_ln1118_56_fu_4667_p2;
wire  signed [15:0] tmp_65_fu_3931_p4;
wire  signed [25:0] mul_ln1118_57_fu_4674_p2;
wire  signed [15:0] tmp_66_fu_3957_p4;
wire  signed [25:0] mul_ln1118_58_fu_4681_p2;
wire  signed [15:0] tmp_67_fu_3983_p4;
wire  signed [25:0] mul_ln1118_59_fu_4688_p2;
wire  signed [15:0] tmp_68_fu_4009_p4;
wire  signed [25:0] mul_ln1118_60_fu_4695_p2;
wire  signed [15:0] tmp_69_fu_4035_p4;
wire  signed [25:0] mul_ln1118_61_fu_4702_p2;
wire  signed [15:0] tmp_70_fu_4061_p4;
wire  signed [25:0] mul_ln1118_62_fu_4709_p2;
wire  signed [15:0] tmp_71_fu_4087_p4;
wire  signed [25:0] mul_ln1118_63_fu_4716_p2;
wire  signed [15:0] tmp_72_fu_4113_p4;
wire  signed [25:0] mul_ln1118_64_fu_4723_p2;
wire  signed [15:0] tmp_73_fu_4139_p4;
wire  signed [25:0] mul_ln1118_65_fu_4730_p2;
wire  signed [15:0] tmp_74_fu_4165_p4;
wire  signed [25:0] mul_ln1118_66_fu_4737_p2;
wire  signed [15:0] tmp_75_fu_4191_p4;
wire  signed [25:0] mul_ln1118_67_fu_4744_p2;
wire  signed [15:0] tmp_76_fu_4217_p4;
wire  signed [25:0] mul_ln1118_68_fu_4751_p2;
wire  signed [15:0] tmp_77_fu_4243_p4;
wire  signed [25:0] mul_ln1118_69_fu_4758_p2;
wire  signed [10:0] tmp_78_fu_4269_p4;
wire  signed [25:0] mul_ln1118_70_fu_4765_p2;
wire   [15:0] add_ln703_40_fu_4299_p2;
wire   [15:0] add_ln703_fu_4295_p2;
wire   [15:0] add_ln703_41_fu_4303_p2;
wire   [15:0] add_ln703_44_fu_4319_p2;
wire   [15:0] add_ln703_43_fu_4315_p2;
wire   [15:0] add_ln703_45_fu_4323_p2;
wire   [15:0] add_ln703_48_fu_4339_p2;
wire   [15:0] add_ln703_47_fu_4335_p2;
wire   [15:0] add_ln703_49_fu_4343_p2;
wire   [15:0] add_ln703_52_fu_4359_p2;
wire   [15:0] add_ln703_51_fu_4355_p2;
wire   [15:0] add_ln703_53_fu_4363_p2;
wire   [15:0] add_ln703_56_fu_4379_p2;
wire   [15:0] add_ln703_55_fu_4375_p2;
wire   [15:0] add_ln703_57_fu_4383_p2;
wire   [15:0] add_ln703_60_fu_4399_p2;
wire   [15:0] add_ln703_59_fu_4395_p2;
wire   [15:0] add_ln703_61_fu_4403_p2;
wire   [15:0] add_ln703_64_fu_4419_p2;
wire   [15:0] add_ln703_63_fu_4415_p2;
wire   [15:0] add_ln703_65_fu_4423_p2;
wire   [15:0] add_ln703_68_fu_4439_p2;
wire   [15:0] add_ln703_67_fu_4435_p2;
wire   [15:0] add_ln703_69_fu_4443_p2;
wire   [31:0] add_ln328_fu_4471_p2;
wire   [31:0] add_ln323_fu_4517_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_550;
reg    ap_condition_496;
reg    ap_condition_1218;
reg    ap_condition_1765;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_10 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_20 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_32 = 16'd0;
#0 kernel_data_V_1_33 = 16'd0;
#0 kernel_data_V_1_34 = 16'd0;
#0 kernel_data_V_1_35 = 16'd0;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_5 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 kernel_data_V_1_28 = 16'd0;
#0 kernel_data_V_1_29 = 16'd0;
#0 kernel_data_V_1_30 = 16'd0;
#0 kernel_data_V_1_31 = 16'd0;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 kernel_data_V_1_27 = 16'd0;
#0 kernel_data_V_1_24 = 16'd0;
#0 kernel_data_V_1_25 = 16'd0;
#0 kernel_data_V_1_26 = 16'd0;
#0 kernel_data_V_1_12 = 16'd0;
#0 kernel_data_V_1_13 = 16'd0;
#0 kernel_data_V_1_14 = 16'd0;
#0 kernel_data_V_1_15 = 16'd0;
#0 kernel_data_V_1_0 = 16'd0;
#0 kernel_data_V_1_1 = 16'd0;
#0 kernel_data_V_1_2 = 16'd0;
#0 kernel_data_V_1_3 = 16'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V #(
    .DataWidth( 507 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_0_ce0),
    .we0(line_buffer_Array_V_1_0_0_we0),
    .d0(DataIn_V_assign_fu_1704_p6),
    .q0(line_buffer_Array_V_1_0_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_1_ce0),
    .we0(line_buffer_Array_V_1_0_1_we0),
    .d0(DataIn_V_assign_fu_1704_p6),
    .q0(line_buffer_Array_V_1_0_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_2_ce0),
    .we0(line_buffer_Array_V_1_0_2_we0),
    .d0(DataIn_V_assign_fu_1704_p6),
    .q0(line_buffer_Array_V_1_0_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_3_ce0),
    .we0(line_buffer_Array_V_1_0_3_we0),
    .d0(DataIn_V_assign_fu_1704_p6),
    .q0(line_buffer_Array_V_1_0_3_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_0_ce0),
    .we0(line_buffer_Array_V_1_1_0_we0),
    .d0(shift_buffer_1_0_V_reg_654),
    .q0(line_buffer_Array_V_1_1_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_1_ce0),
    .we0(line_buffer_Array_V_1_1_1_we0),
    .d0(shift_buffer_1_0_V_reg_654),
    .q0(line_buffer_Array_V_1_1_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_2_ce0),
    .we0(line_buffer_Array_V_1_1_2_we0),
    .d0(shift_buffer_1_0_V_reg_654),
    .q0(line_buffer_Array_V_1_1_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_3_ce0),
    .we0(line_buffer_Array_V_1_1_3_we0),
    .d0(shift_buffer_1_0_V_reg_654),
    .q0(line_buffer_Array_V_1_1_3_q0)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U62(
    .din0(tmp_data_0_V_reg_4820),
    .din1(tmp_data_1_V_reg_4826),
    .din2(tmp_data_2_V_reg_4832),
    .din3(tmp_data_3_V_reg_4838),
    .din4(DataIn_V_assign_fu_1704_p5),
    .dout(DataIn_V_assign_fu_1704_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U63(
    .din0(shift_buffer_0_3_V_3_fu_574),
    .din1(shift_buffer_0_3_V_2_fu_570),
    .din2(shift_buffer_0_3_V_1_fu_566),
    .din3(shift_buffer_0_3_V_fu_562),
    .din4(tmp_42_fu_2156_p5),
    .dout(tmp_42_fu_2156_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U64(
    .din0(shift_buffer_1_3_V_3_fu_558),
    .din1(shift_buffer_1_3_V_2_fu_554),
    .din2(shift_buffer_1_3_V_1_fu_550),
    .din3(shift_buffer_1_3_V_fu_546),
    .din4(tmp_44_fu_2222_p5),
    .dout(tmp_44_fu_2222_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U65(
    .din0(tmp_data_0_V_reg_4820),
    .din1(tmp_data_1_V_reg_4826),
    .din2(tmp_data_2_V_reg_4832),
    .din3(tmp_data_3_V_reg_4838),
    .din4(tmp_45_fu_2276_p5),
    .dout(tmp_45_fu_2276_p6)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U66(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_reg_736),
    .din1(trunc_ln56_reg_5140),
    .dout(mul_ln1118_fu_4548_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U67(
    .din0(tmp_48_fu_3489_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759),
    .dout(mul_ln1118_40_fu_4555_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U68(
    .din0(tmp_49_fu_3515_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782),
    .dout(mul_ln1118_41_fu_4562_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U69(
    .din0(tmp_50_fu_3541_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805),
    .dout(mul_ln1118_42_fu_4569_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U70(
    .din0(tmp_51_fu_3567_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828),
    .dout(mul_ln1118_43_fu_4576_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U71(
    .din0(tmp_52_fu_3593_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851),
    .dout(mul_ln1118_44_fu_4583_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U72(
    .din0(tmp_53_fu_3619_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874),
    .dout(mul_ln1118_45_fu_4590_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U73(
    .din0(tmp_54_fu_3645_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897),
    .dout(mul_ln1118_46_fu_4597_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U74(
    .din0(tmp_55_fu_3671_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920),
    .dout(mul_ln1118_47_fu_4604_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U75(
    .din0(tmp_56_fu_3697_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943),
    .dout(mul_ln1118_48_fu_4611_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U76(
    .din0(tmp_57_fu_3723_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966),
    .dout(mul_ln1118_49_fu_4618_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U77(
    .din0(tmp_58_fu_3749_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989),
    .dout(mul_ln1118_50_fu_4625_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U78(
    .din0(tmp_59_fu_3775_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012),
    .dout(mul_ln1118_51_fu_4632_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U79(
    .din0(tmp_60_fu_3801_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035),
    .dout(mul_ln1118_52_fu_4639_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U80(
    .din0(tmp_61_fu_3827_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058),
    .dout(mul_ln1118_53_fu_4646_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U81(
    .din0(tmp_62_fu_3853_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081),
    .dout(mul_ln1118_54_fu_4653_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U82(
    .din0(tmp_63_fu_3879_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104),
    .dout(mul_ln1118_55_fu_4660_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U83(
    .din0(tmp_64_fu_3905_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127),
    .dout(mul_ln1118_56_fu_4667_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U84(
    .din0(tmp_65_fu_3931_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150),
    .dout(mul_ln1118_57_fu_4674_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U85(
    .din0(tmp_66_fu_3957_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173),
    .dout(mul_ln1118_58_fu_4681_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U86(
    .din0(tmp_67_fu_3983_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196),
    .dout(mul_ln1118_59_fu_4688_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U87(
    .din0(tmp_68_fu_4009_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219),
    .dout(mul_ln1118_60_fu_4695_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U88(
    .din0(tmp_69_fu_4035_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242),
    .dout(mul_ln1118_61_fu_4702_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U89(
    .din0(tmp_70_fu_4061_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265),
    .dout(mul_ln1118_62_fu_4709_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U90(
    .din0(tmp_71_fu_4087_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288),
    .dout(mul_ln1118_63_fu_4716_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U91(
    .din0(tmp_72_fu_4113_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311),
    .dout(mul_ln1118_64_fu_4723_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U92(
    .din0(tmp_73_fu_4139_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334),
    .dout(mul_ln1118_65_fu_4730_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U93(
    .din0(tmp_74_fu_4165_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357),
    .dout(mul_ln1118_66_fu_4737_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U94(
    .din0(tmp_75_fu_4191_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380),
    .dout(mul_ln1118_67_fu_4744_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U95(
    .din0(tmp_76_fu_4217_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403),
    .dout(mul_ln1118_68_fu_4751_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U96(
    .din0(tmp_77_fu_4243_p4),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426),
    .dout(mul_ln1118_69_fu_4758_p2)
);

myproject_mul_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11s_26_1_1_U97(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449),
    .din1(tmp_78_fu_4269_p4),
    .dout(mul_ln1118_70_fu_4765_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln79_fu_4542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln43_fu_2407_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_966 <= ap_phi_reg_pp1_iter1_phi_ln56_10_reg_966;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_989 <= ap_phi_reg_pp1_iter1_phi_ln56_11_reg_989;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1012 <= ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1012;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1035 <= ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1035;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1058 <= ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1058;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1081 <= ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1081;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1104 <= ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1104;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1127 <= ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1127;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1150 <= ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1173 <= ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1173;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_759 <= ap_phi_reg_pp1_iter1_phi_ln56_1_reg_759;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1196 <= ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1219 <= ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1219;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1242 <= ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1265 <= ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1265;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1288 <= ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1288;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1311 <= ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1311;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1334 <= ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1357 <= ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1357;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1380 <= ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1403 <= ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1403;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_782 <= ap_phi_reg_pp1_iter1_phi_ln56_2_reg_782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1426 <= ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1426;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1449 <= ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1449;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_805 <= ap_phi_reg_pp1_iter1_phi_ln56_3_reg_805;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_828 <= ap_phi_reg_pp1_iter1_phi_ln56_4_reg_828;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_851 <= ap_phi_reg_pp1_iter1_phi_ln56_5_reg_851;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_24;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_20;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= kernel_data_V_1_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_874 <= ap_phi_reg_pp1_iter1_phi_ln56_6_reg_874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_35;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_34;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_33;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_32;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_28;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= kernel_data_V_1_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_897 <= ap_phi_reg_pp1_iter1_phi_ln56_7_reg_897;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_920 <= ap_phi_reg_pp1_iter1_phi_ln56_8_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_16;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_12;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= kernel_data_V_1_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_943 <= ap_phi_reg_pp1_iter1_phi_ln56_9_reg_943;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_496)) begin
        if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_8;
        end else if ((w_index132_reg_724 == 4'd7)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_724 == 4'd6)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_724 == 4'd5)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_724 == 4'd4)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_4;
        end else if ((w_index132_reg_724 == 4'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_724 == 4'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_724 == 4'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_724 == 4'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_736 <= ap_phi_reg_pp1_iter1_phi_ln56_reg_736;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_0_reg_691 <= add_ln213_fu_2134_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_ic2_0_i_i_i_i_0_reg_691 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_1_reg_702 <= add_ln213_1_fu_2200_p2;
    end else if (((icmp_ln213_fu_2128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_1_reg_702 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i_ic2_0_i_i_i_i_2_reg_713 <= add_ln213_2_fu_2266_p2;
    end else if (((icmp_ln213_1_fu_2194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_2_reg_713 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_ic4_0_i_i_i_reg_643 <= i_ic_reg_4853;
    end else if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic4_0_i_i_i_reg_643 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_iw_0_i_i_i_i_reg_680 <= 2'd0;
    end else if (((icmp_ln194_fu_1834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_iw_0_i_i_i_i_reg_680 <= i_iw_fu_1840_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln79_fu_4542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten133_reg_631 <= add_ln79_reg_4844;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten133_reg_631 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1218)) begin
        if ((icmp_ln313_fu_4455_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_4455_p2 == 1'd0)) begin
            pX_2 <= add_ln326_fu_4460_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1765)) begin
        if ((icmp_ln317_fu_4501_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln317_fu_4501_p2 == 1'd0)) begin
            pY_2 <= add_ln321_fu_4506_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1218)) begin
        if ((icmp_ln313_fu_4455_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_4455_p2 == 1'd0)) begin
            sX_2 <= select_ln328_fu_4476_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((trunc_ln246_reg_4858 == 2'd0)) begin
            shift_buffer_0_0_V_reg_667 <= line_buffer_Array_V_1_1_0_q0;
        end else if ((trunc_ln246_reg_4858 == 2'd1)) begin
            shift_buffer_0_0_V_reg_667 <= line_buffer_Array_V_1_1_1_q0;
        end else if ((trunc_ln246_reg_4858 == 2'd2)) begin
            shift_buffer_0_0_V_reg_667 <= line_buffer_Array_V_1_1_2_q0;
        end else if ((trunc_ln246_reg_4858 == 2'd3)) begin
            shift_buffer_0_0_V_reg_667 <= line_buffer_Array_V_1_1_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((trunc_ln246_fu_1700_p1 == 2'd0)) begin
            shift_buffer_1_0_V_reg_654 <= line_buffer_Array_V_1_0_0_q0;
        end else if ((trunc_ln246_fu_1700_p1 == 2'd1)) begin
            shift_buffer_1_0_V_reg_654 <= line_buffer_Array_V_1_0_1_q0;
        end else if ((trunc_ln246_fu_1700_p1 == 2'd2)) begin
            shift_buffer_1_0_V_reg_654 <= line_buffer_Array_V_1_0_2_q0;
        end else if ((trunc_ln246_fu_1700_p1 == 2'd3)) begin
            shift_buffer_1_0_V_reg_654 <= line_buffer_Array_V_1_0_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_0_V_6130_reg_1472 <= acc_0_V_fu_4309_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_0_V_6130_reg_1472 <= 16'd65321;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_1_V_6128_reg_1483 <= acc_1_V_fu_4329_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_1_V_6128_reg_1483 <= 16'd65036;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_2_V_6126_reg_1494 <= acc_2_V_fu_4349_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_2_V_6126_reg_1494 <= 16'd65081;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_3_V_6124_reg_1505 <= acc_3_V_fu_4369_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_3_V_6124_reg_1505 <= 16'd312;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_4_V_4122_reg_1516 <= acc_4_V_fu_4389_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_4_V_4122_reg_1516 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_5_V_4120_reg_1527 <= acc_5_V_fu_4409_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_5_V_4120_reg_1527 <= 16'd65405;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_6_V_4118_reg_1538 <= acc_6_V_fu_4429_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_6_V_4118_reg_1538 <= 16'd457;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_data_7_V_4116_reg_1549 <= acc_7_V_fu_4449_p2;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_7_V_4116_reg_1549 <= 16'd296;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_5056 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_index132_reg_724 <= w_index_reg_5046;
    end else if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        w_index132_reg_724 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        acc_0_V_reg_6700 <= acc_0_V_fu_4309_p2;
        acc_1_V_reg_6706 <= acc_1_V_fu_4329_p2;
        acc_2_V_reg_6712 <= acc_2_V_fu_4349_p2;
        acc_3_V_reg_6718 <= acc_3_V_fu_4369_p2;
        acc_4_V_reg_6724 <= acc_4_V_fu_4389_p2;
        acc_5_V_reg_6730 <= acc_5_V_fu_4409_p2;
        acc_6_V_reg_6736 <= acc_6_V_fu_4429_p2;
        acc_7_V_reg_6742 <= acc_7_V_fu_4449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln79_reg_4844 <= add_ln79_fu_1682_p2;
        tmp_data_0_V_reg_4820 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_4826 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_4832 <= data_V_data_2_V_dout;
        tmp_data_3_V_reg_4838 <= data_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln289_2_reg_5042 <= and_ln289_2_fu_2390_p2;
        icmp_ln289_1_reg_5025 <= icmp_ln289_1_fu_2332_p2;
        icmp_ln289_reg_5015 <= icmp_ln289_fu_2322_p2;
        pX_2_load_reg_5036 <= pX_2;
        pY_2_load_reg_5030 <= pY_2;
        sX_2_load_reg_5010 <= sX_2;
        sY_2_load_reg_5020 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_phi_ln56_10_reg_966 <= ap_phi_reg_pp1_iter0_phi_ln56_10_reg_966;
        ap_phi_reg_pp1_iter1_phi_ln56_11_reg_989 <= ap_phi_reg_pp1_iter0_phi_ln56_11_reg_989;
        ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1012 <= ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1012;
        ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1035 <= ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1035;
        ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1058 <= ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1058;
        ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1081 <= ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1081;
        ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1104 <= ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1104;
        ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1127 <= ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1127;
        ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1150 <= ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1150;
        ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1173 <= ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1173;
        ap_phi_reg_pp1_iter1_phi_ln56_1_reg_759 <= ap_phi_reg_pp1_iter0_phi_ln56_1_reg_759;
        ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1196 <= ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1196;
        ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1219 <= ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1219;
        ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1242 <= ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1242;
        ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1265 <= ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1265;
        ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1288 <= ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1288;
        ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1311 <= ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1311;
        ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1334 <= ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1334;
        ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1357 <= ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1357;
        ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1380 <= ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1380;
        ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1403 <= ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1403;
        ap_phi_reg_pp1_iter1_phi_ln56_2_reg_782 <= ap_phi_reg_pp1_iter0_phi_ln56_2_reg_782;
        ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1426 <= ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1426;
        ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1449 <= ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1449;
        ap_phi_reg_pp1_iter1_phi_ln56_3_reg_805 <= ap_phi_reg_pp1_iter0_phi_ln56_3_reg_805;
        ap_phi_reg_pp1_iter1_phi_ln56_4_reg_828 <= ap_phi_reg_pp1_iter0_phi_ln56_4_reg_828;
        ap_phi_reg_pp1_iter1_phi_ln56_5_reg_851 <= ap_phi_reg_pp1_iter0_phi_ln56_5_reg_851;
        ap_phi_reg_pp1_iter1_phi_ln56_6_reg_874 <= ap_phi_reg_pp1_iter0_phi_ln56_6_reg_874;
        ap_phi_reg_pp1_iter1_phi_ln56_7_reg_897 <= ap_phi_reg_pp1_iter0_phi_ln56_7_reg_897;
        ap_phi_reg_pp1_iter1_phi_ln56_8_reg_920 <= ap_phi_reg_pp1_iter0_phi_ln56_8_reg_920;
        ap_phi_reg_pp1_iter1_phi_ln56_9_reg_943 <= ap_phi_reg_pp1_iter0_phi_ln56_9_reg_943;
        ap_phi_reg_pp1_iter1_phi_ln56_reg_736 <= ap_phi_reg_pp1_iter0_phi_ln56_reg_736;
        w_index_reg_5046 <= w_index_fu_2396_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_ic_reg_4853 <= i_ic_fu_1694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln43_reg_5056 <= icmp_ln43_fu_2407_p2;
        icmp_ln43_reg_5056_pp1_iter1_reg <= icmp_ln43_reg_5056;
        trunc_ln56_reg_5140 <= trunc_ln56_fu_2429_p1;
        w5_V_load_reg_5105 <= w5_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln43_reg_5056_pp1_iter2_reg <= icmp_ln43_reg_5056_pp1_iter1_reg;
        trunc_ln2_reg_6540 <= {{mul_ln1118_fu_4548_p2[25:10]}};
        trunc_ln708_39_reg_6550 <= {{mul_ln1118_41_fu_4562_p2[25:10]}};
        trunc_ln708_40_reg_6555 <= {{mul_ln1118_42_fu_4569_p2[25:10]}};
        trunc_ln708_41_reg_6560 <= {{mul_ln1118_43_fu_4576_p2[25:10]}};
        trunc_ln708_42_reg_6565 <= {{mul_ln1118_44_fu_4583_p2[25:10]}};
        trunc_ln708_43_reg_6570 <= {{mul_ln1118_45_fu_4590_p2[25:10]}};
        trunc_ln708_44_reg_6575 <= {{mul_ln1118_46_fu_4597_p2[25:10]}};
        trunc_ln708_45_reg_6580 <= {{mul_ln1118_47_fu_4604_p2[25:10]}};
        trunc_ln708_46_reg_6585 <= {{mul_ln1118_48_fu_4611_p2[25:10]}};
        trunc_ln708_47_reg_6590 <= {{mul_ln1118_49_fu_4618_p2[25:10]}};
        trunc_ln708_48_reg_6595 <= {{mul_ln1118_50_fu_4625_p2[25:10]}};
        trunc_ln708_49_reg_6600 <= {{mul_ln1118_51_fu_4632_p2[25:10]}};
        trunc_ln708_50_reg_6605 <= {{mul_ln1118_52_fu_4639_p2[25:10]}};
        trunc_ln708_51_reg_6610 <= {{mul_ln1118_53_fu_4646_p2[25:10]}};
        trunc_ln708_52_reg_6615 <= {{mul_ln1118_54_fu_4653_p2[25:10]}};
        trunc_ln708_53_reg_6620 <= {{mul_ln1118_55_fu_4660_p2[25:10]}};
        trunc_ln708_54_reg_6625 <= {{mul_ln1118_56_fu_4667_p2[25:10]}};
        trunc_ln708_55_reg_6630 <= {{mul_ln1118_57_fu_4674_p2[25:10]}};
        trunc_ln708_56_reg_6635 <= {{mul_ln1118_58_fu_4681_p2[25:10]}};
        trunc_ln708_57_reg_6640 <= {{mul_ln1118_59_fu_4688_p2[25:10]}};
        trunc_ln708_58_reg_6645 <= {{mul_ln1118_60_fu_4695_p2[25:10]}};
        trunc_ln708_59_reg_6650 <= {{mul_ln1118_61_fu_4702_p2[25:10]}};
        trunc_ln708_60_reg_6655 <= {{mul_ln1118_62_fu_4709_p2[25:10]}};
        trunc_ln708_61_reg_6660 <= {{mul_ln1118_63_fu_4716_p2[25:10]}};
        trunc_ln708_62_reg_6665 <= {{mul_ln1118_64_fu_4723_p2[25:10]}};
        trunc_ln708_63_reg_6670 <= {{mul_ln1118_65_fu_4730_p2[25:10]}};
        trunc_ln708_64_reg_6675 <= {{mul_ln1118_66_fu_4737_p2[25:10]}};
        trunc_ln708_65_reg_6680 <= {{mul_ln1118_67_fu_4744_p2[25:10]}};
        trunc_ln708_66_reg_6685 <= {{mul_ln1118_68_fu_4751_p2[25:10]}};
        trunc_ln708_67_reg_6690 <= {{mul_ln1118_69_fu_4758_p2[25:10]}};
        trunc_ln708_68_reg_6695 <= {{mul_ln1118_70_fu_4765_p2[25:10]}};
        trunc_ln708_s_reg_6545 <= {{mul_ln1118_40_fu_4555_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1834_p2 == 1'd0) & (icmp_ln203_fu_1858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_0 <= select_ln203_fu_1864_p3;
        kernel_data_V_1_12 <= select_ln203_4_fu_1976_p3;
        kernel_data_V_1_13 <= select_ln203_5_fu_1995_p3;
        kernel_data_V_1_14 <= select_ln203_6_fu_2014_p3;
        kernel_data_V_1_15 <= select_ln203_7_fu_2033_p3;
        kernel_data_V_1_24 <= select_ln203_8_fu_2052_p3;
        kernel_data_V_1_25 <= select_ln203_9_fu_2071_p3;
        kernel_data_V_1_26 <= select_ln203_10_fu_2090_p3;
        kernel_data_V_1_27 <= select_ln203_11_fu_2109_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1834_p2 == 1'd0) & (icmp_ln203_1_fu_1896_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_1 <= select_ln203_1_fu_1883_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 == 3'd2))) begin
        kernel_data_V_1_10 <= tmp_42_fu_2156_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kernel_data_V_1_10_load_reg_4892 <= kernel_data_V_1_10;
        kernel_data_V_1_11_load_reg_4897 <= kernel_data_V_1_11;
        kernel_data_V_1_20_load_reg_4902 <= kernel_data_V_1_20;
        kernel_data_V_1_21_load_reg_4907 <= kernel_data_V_1_21;
        kernel_data_V_1_22_load_reg_4912 <= kernel_data_V_1_22;
        kernel_data_V_1_23_load_1_reg_4917 <= kernel_data_V_1_23;
        kernel_data_V_1_32_load_1_reg_4922 <= kernel_data_V_1_32;
        kernel_data_V_1_33_load_1_reg_4927 <= kernel_data_V_1_33;
        kernel_data_V_1_34_load_1_reg_4932 <= kernel_data_V_1_34;
        kernel_data_V_1_35_load_1_reg_4937 <= kernel_data_V_1_35;
        kernel_data_V_1_8_load_reg_4882 <= kernel_data_V_1_8;
        kernel_data_V_1_9_load_reg_4887 <= kernel_data_V_1_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 == 3'd0) & (icmp_ln213_fu_2128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_11 <= tmp_42_fu_2156_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_fu_1858_p2 == 1'd0) & (icmp_ln194_fu_1834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_16 <= select_ln203_4_fu_1976_p3;
        kernel_data_V_1_17 <= select_ln203_5_fu_1995_p3;
        kernel_data_V_1_18 <= select_ln203_6_fu_2014_p3;
        kernel_data_V_1_19 <= select_ln203_7_fu_2033_p3;
        kernel_data_V_1_28 <= select_ln203_8_fu_2052_p3;
        kernel_data_V_1_29 <= select_ln203_9_fu_2071_p3;
        kernel_data_V_1_30 <= select_ln203_10_fu_2090_p3;
        kernel_data_V_1_31 <= select_ln203_11_fu_2109_p3;
        kernel_data_V_1_4 <= select_ln203_fu_1864_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1834_p2 == 1'd0) & (icmp_ln203_2_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_2 <= select_ln203_2_fu_1914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 == 3'd0))) begin
        kernel_data_V_1_20 <= tmp_44_fu_2222_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 == 3'd1))) begin
        kernel_data_V_1_21 <= tmp_44_fu_2222_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 == 3'd2))) begin
        kernel_data_V_1_22 <= tmp_44_fu_2222_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 == 3'd0) & (icmp_ln213_1_fu_2194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_23 <= tmp_44_fu_2222_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_1834_p2 == 1'd0) & (icmp_ln203_3_fu_1958_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_3 <= select_ln203_3_fu_1945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (or_ln203_2_fu_2286_p3 == 6'd32))) begin
        kernel_data_V_1_32 <= tmp_45_fu_2276_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (or_ln203_2_fu_2286_p3 == 6'd33))) begin
        kernel_data_V_1_33 <= tmp_45_fu_2276_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (or_ln203_2_fu_2286_p3 == 6'd34))) begin
        kernel_data_V_1_34 <= tmp_45_fu_2276_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(or_ln203_2_fu_2286_p3 == 6'd34) & ~(or_ln203_2_fu_2286_p3 == 6'd33) & ~(or_ln203_2_fu_2286_p3 == 6'd32) & (icmp_ln213_2_fu_2260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_35 <= tmp_45_fu_2276_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_1_fu_1896_p2 == 1'd0) & (icmp_ln194_fu_1834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_5 <= select_ln203_1_fu_1883_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_2_fu_1927_p2 == 1'd0) & (icmp_ln194_fu_1834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_6 <= select_ln203_2_fu_1914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_3_fu_1958_p2 == 1'd0) & (icmp_ln194_fu_1834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_7 <= select_ln203_3_fu_1945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 == 3'd0))) begin
        kernel_data_V_1_8 <= tmp_42_fu_2156_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 == 3'd1))) begin
        kernel_data_V_1_9 <= tmp_42_fu_2156_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln313_fu_4455_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_1563_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_1_fu_566 <= shift_buffer_0_0_V_reg_667;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_2_fu_570 <= shift_buffer_0_0_V_reg_667;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_3_fu_574 <= shift_buffer_0_0_V_reg_667;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_fu_562 <= shift_buffer_0_0_V_reg_667;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_1_fu_550 <= shift_buffer_1_0_V_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_2_fu_554 <= shift_buffer_1_0_V_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_3_fu_558 <= shift_buffer_1_0_V_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_4858 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_fu_546 <= shift_buffer_1_0_V_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln246_reg_4858 <= trunc_ln246_fu_1700_p1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln79_fu_4542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_4455_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        if ((icmp_ln317_fu_4501_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1563_p4 = 32'd0;
        end else if ((icmp_ln317_fu_4501_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1563_p4 = select_ln323_fu_4522_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_1563_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_1563_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln43_reg_5056 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_w_index132_phi_fu_728_p4 = w_index_reg_5046;
    end else begin
        ap_phi_mux_w_index132_phi_fu_728_p4 = w_index132_reg_724;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln79_fu_4542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd0) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd0) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd1) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd1) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd2) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd2) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd3) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_1700_p1 == 2'd3) & (icmp_ln241_fu_1688_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_4858 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'd1 == and_ln289_2_reg_5042) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op42 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln241_fu_1688_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln194_fu_1834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln213_fu_2128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln213_1_fu_2194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'd1 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'd0 == and_ln289_2_fu_2390_p2) & (icmp_ln213_2_fu_2260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter3 == 1'b1) & (ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln79_fu_4542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln79_fu_4542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataIn_V_assign_fu_1704_p5 = i_ic4_0_i_i_i_reg_643[1:0];

assign acc_0_V_fu_4309_p2 = (tmp_data_0_V_6130_reg_1472 + add_ln703_41_fu_4303_p2);

assign acc_1_V_fu_4329_p2 = (tmp_data_1_V_6128_reg_1483 + add_ln703_45_fu_4323_p2);

assign acc_2_V_fu_4349_p2 = (tmp_data_2_V_6126_reg_1494 + add_ln703_49_fu_4343_p2);

assign acc_3_V_fu_4369_p2 = (tmp_data_3_V_6124_reg_1505 + add_ln703_53_fu_4363_p2);

assign acc_4_V_fu_4389_p2 = (tmp_data_4_V_4122_reg_1516 + add_ln703_57_fu_4383_p2);

assign acc_5_V_fu_4409_p2 = (tmp_data_5_V_4120_reg_1527 + add_ln703_61_fu_4403_p2);

assign acc_6_V_fu_4429_p2 = (tmp_data_6_V_4118_reg_1538 + add_ln703_65_fu_4423_p2);

assign acc_7_V_fu_4449_p2 = (tmp_data_7_V_4116_reg_1549 + add_ln703_69_fu_4443_p2);

assign add_ln213_1_fu_2200_p2 = (i_ic2_0_i_i_i_i_1_reg_702 + 3'd1);

assign add_ln213_2_fu_2266_p2 = (i_ic2_0_i_i_i_i_2_reg_713 + 3'd1);

assign add_ln213_fu_2134_p2 = (i_ic2_0_i_i_i_i_0_reg_691 + 3'd1);

assign add_ln321_fu_4506_p2 = (pY_2_load_reg_5030 + 32'd1);

assign add_ln323_fu_4517_p2 = (sY_2_load_reg_5020 + 32'd1);

assign add_ln326_fu_4460_p2 = (pX_2_load_reg_5036 + 32'd1);

assign add_ln328_fu_4471_p2 = (sX_2_load_reg_5010 + 32'd1);

assign add_ln703_40_fu_4299_p2 = (trunc_ln708_39_reg_6550 + trunc_ln708_40_reg_6555);

assign add_ln703_41_fu_4303_p2 = (add_ln703_40_fu_4299_p2 + add_ln703_fu_4295_p2);

assign add_ln703_43_fu_4315_p2 = (trunc_ln708_41_reg_6560 + trunc_ln708_42_reg_6565);

assign add_ln703_44_fu_4319_p2 = (trunc_ln708_43_reg_6570 + trunc_ln708_44_reg_6575);

assign add_ln703_45_fu_4323_p2 = (add_ln703_44_fu_4319_p2 + add_ln703_43_fu_4315_p2);

assign add_ln703_47_fu_4335_p2 = (trunc_ln708_45_reg_6580 + trunc_ln708_46_reg_6585);

assign add_ln703_48_fu_4339_p2 = (trunc_ln708_47_reg_6590 + trunc_ln708_48_reg_6595);

assign add_ln703_49_fu_4343_p2 = (add_ln703_48_fu_4339_p2 + add_ln703_47_fu_4335_p2);

assign add_ln703_51_fu_4355_p2 = (trunc_ln708_49_reg_6600 + trunc_ln708_50_reg_6605);

assign add_ln703_52_fu_4359_p2 = (trunc_ln708_51_reg_6610 + trunc_ln708_52_reg_6615);

assign add_ln703_53_fu_4363_p2 = (add_ln703_52_fu_4359_p2 + add_ln703_51_fu_4355_p2);

assign add_ln703_55_fu_4375_p2 = (trunc_ln708_53_reg_6620 + trunc_ln708_54_reg_6625);

assign add_ln703_56_fu_4379_p2 = (trunc_ln708_55_reg_6630 + trunc_ln708_56_reg_6635);

assign add_ln703_57_fu_4383_p2 = (add_ln703_56_fu_4379_p2 + add_ln703_55_fu_4375_p2);

assign add_ln703_59_fu_4395_p2 = (trunc_ln708_57_reg_6640 + trunc_ln708_58_reg_6645);

assign add_ln703_60_fu_4399_p2 = (trunc_ln708_59_reg_6650 + trunc_ln708_60_reg_6655);

assign add_ln703_61_fu_4403_p2 = (add_ln703_60_fu_4399_p2 + add_ln703_59_fu_4395_p2);

assign add_ln703_63_fu_4415_p2 = (trunc_ln708_61_reg_6660 + trunc_ln708_62_reg_6665);

assign add_ln703_64_fu_4419_p2 = (trunc_ln708_63_reg_6670 + trunc_ln708_64_reg_6675);

assign add_ln703_65_fu_4423_p2 = (add_ln703_64_fu_4419_p2 + add_ln703_63_fu_4415_p2);

assign add_ln703_67_fu_4435_p2 = (trunc_ln708_65_reg_6680 + trunc_ln708_66_reg_6685);

assign add_ln703_68_fu_4439_p2 = (trunc_ln708_67_reg_6690 + trunc_ln708_68_reg_6695);

assign add_ln703_69_fu_4443_p2 = (add_ln703_68_fu_4439_p2 + add_ln703_67_fu_4435_p2);

assign add_ln703_fu_4295_p2 = (trunc_ln2_reg_6540 + trunc_ln708_s_reg_6545);

assign add_ln79_fu_1682_p2 = (indvar_flatten133_reg_631 + 6'd1);

assign and_ln289_1_fu_2384_p2 = (icmp_ln289_3_fu_2372_p2 & icmp_ln289_2_fu_2352_p2);

assign and_ln289_2_fu_2390_p2 = (and_ln289_fu_2378_p2 & and_ln289_1_fu_2384_p2);

assign and_ln289_fu_2378_p2 = (icmp_ln289_fu_2322_p2 & icmp_ln289_1_fu_2332_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15 = ((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042));
end

always @ (*) begin
    ap_condition_1218 = (~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (1'b1 == ap_CS_fsm_state15));
end

always @ (*) begin
    ap_condition_1765 = (~((io_acc_block_signal_op1153 == 1'b0) & (1'd1 == and_ln289_2_reg_5042)) & (icmp_ln313_fu_4455_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15));
end

always @ (*) begin
    ap_condition_496 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_550 = (~(w_index132_reg_724 == 4'd0) & ~(w_index132_reg_724 == 4'd1) & ~(w_index132_reg_724 == 4'd2) & ~(w_index132_reg_724 == 4'd3) & ~(w_index132_reg_724 == 4'd4) & ~(w_index132_reg_724 == 4'd5) & ~(w_index132_reg_724 == 4'd6) & ~(w_index132_reg_724 == 4'd7));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_695_p4 = i_ic2_0_i_i_i_i_0_reg_691;

assign ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_706_p4 = i_ic2_0_i_i_i_i_1_reg_702;

assign ap_phi_reg_pp1_iter0_phi_ln56_10_reg_966 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_11_reg_989 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1012 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1035 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1058 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1081 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1104 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1127 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1150 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1173 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_1_reg_759 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1196 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1219 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1242 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1265 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1288 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1311 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1334 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1357 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1380 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1403 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_2_reg_782 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1426 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1449 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_3_reg_805 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_4_reg_828 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_5_reg_851 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_6_reg_874 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_7_reg_897 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_8_reg_920 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_9_reg_943 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_reg_736 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_ic_fu_1694_p2 = (i_ic4_0_i_i_i_reg_643 + 3'd1);

assign i_iw_fu_1840_p2 = (i_iw_0_i_i_i_i_reg_680 + 2'd1);

assign icmp_ln194_fu_1834_p2 = ((i_iw_0_i_i_i_i_reg_680 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_1896_p2 = ((or_ln203_fu_1890_p2 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_1927_p2 = ((or_ln203_1_fu_1921_p2 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_1958_p2 = ((or_ln203_3_fu_1952_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_1858_p2 = ((shl_ln_fu_1850_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln213_1_fu_2194_p2 = ((i_ic2_0_i_i_i_i_1_reg_702 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_2_fu_2260_p2 = ((i_ic2_0_i_i_i_i_2_reg_713 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_2128_p2 = ((i_ic2_0_i_i_i_i_0_reg_691 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_1688_p2 = ((i_ic4_0_i_i_i_reg_643 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln289_1_fu_2332_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_2352_p2 = (($signed(tmp_fu_2342_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_2372_p2 = (($signed(tmp_1_fu_2362_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2322_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_4455_p2 = ((pX_2_load_reg_5036 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_4501_p2 = ((pY_2_load_reg_5030 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_2407_p2 = ((ap_phi_mux_w_index132_phi_fu_728_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_4542_p2 = ((indvar_flatten133_reg_631 == 6'd35) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op1153 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op42 = (data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign or_ln203_1_fu_1921_p2 = (shl_ln_fu_1850_p3 | 3'd2);

assign or_ln203_2_fu_2286_p3 = {{3'd4}, {i_ic2_0_i_i_i_i_2_reg_713}};

assign or_ln203_3_fu_1952_p2 = (shl_ln_fu_1850_p3 | 3'd3);

assign or_ln203_fu_1890_p2 = (shl_ln_fu_1850_p3 | 3'd1);

assign res_V_data_0_V_din = acc_0_V_reg_6700;

assign res_V_data_1_V_din = acc_1_V_reg_6706;

assign res_V_data_2_V_din = acc_2_V_reg_6712;

assign res_V_data_3_V_din = acc_3_V_reg_6718;

assign res_V_data_4_V_din = acc_4_V_reg_6724;

assign res_V_data_5_V_din = acc_5_V_reg_6730;

assign res_V_data_6_V_din = acc_6_V_reg_6736;

assign res_V_data_7_V_din = acc_7_V_reg_6742;

assign select_ln203_10_fu_2090_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_30 : kernel_data_V_1_34_load_1_reg_4932);

assign select_ln203_11_fu_2109_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_31 : kernel_data_V_1_35_load_1_reg_4937);

assign select_ln203_1_fu_1883_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_5 : kernel_data_V_1_9_load_reg_4887);

assign select_ln203_2_fu_1914_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_6 : kernel_data_V_1_10_load_reg_4892);

assign select_ln203_3_fu_1945_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_7 : kernel_data_V_1_11_load_reg_4897);

assign select_ln203_4_fu_1976_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_16 : kernel_data_V_1_20_load_reg_4902);

assign select_ln203_5_fu_1995_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_17 : kernel_data_V_1_21_load_reg_4907);

assign select_ln203_6_fu_2014_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_18 : kernel_data_V_1_22_load_reg_4912);

assign select_ln203_7_fu_2033_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_19 : kernel_data_V_1_23_load_1_reg_4917);

assign select_ln203_8_fu_2052_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_28 : kernel_data_V_1_32_load_1_reg_4922);

assign select_ln203_9_fu_2071_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_29 : kernel_data_V_1_33_load_1_reg_4927);

assign select_ln203_fu_1864_p3 = ((icmp_ln203_fu_1858_p2[0:0] === 1'b1) ? kernel_data_V_1_4 : kernel_data_V_1_8_load_reg_4882);

assign select_ln323_fu_4522_p3 = ((icmp_ln289_1_reg_5025[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_4517_p2);

assign select_ln328_fu_4476_p3 = ((icmp_ln289_reg_5015[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_4471_p2);

assign shl_ln_fu_1850_p3 = {{trunc_ln201_fu_1846_p1}, {2'd0}};

assign start_out = real_start;

assign tmp_1_fu_2362_p4 = {{pX_2[31:1]}};

assign tmp_42_fu_2156_p5 = i_ic2_0_i_i_i_i_0_reg_691[1:0];

assign tmp_44_fu_2222_p5 = i_ic2_0_i_i_i_i_1_reg_702[1:0];

assign tmp_45_fu_2276_p5 = i_ic2_0_i_i_i_i_2_reg_713[1:0];

assign tmp_48_fu_3489_p4 = {{w5_V_load_reg_5105[31:16]}};

assign tmp_49_fu_3515_p4 = {{w5_V_load_reg_5105[47:32]}};

assign tmp_50_fu_3541_p4 = {{w5_V_load_reg_5105[63:48]}};

assign tmp_51_fu_3567_p4 = {{w5_V_load_reg_5105[79:64]}};

assign tmp_52_fu_3593_p4 = {{w5_V_load_reg_5105[95:80]}};

assign tmp_53_fu_3619_p4 = {{w5_V_load_reg_5105[111:96]}};

assign tmp_54_fu_3645_p4 = {{w5_V_load_reg_5105[127:112]}};

assign tmp_55_fu_3671_p4 = {{w5_V_load_reg_5105[143:128]}};

assign tmp_56_fu_3697_p4 = {{w5_V_load_reg_5105[159:144]}};

assign tmp_57_fu_3723_p4 = {{w5_V_load_reg_5105[175:160]}};

assign tmp_58_fu_3749_p4 = {{w5_V_load_reg_5105[191:176]}};

assign tmp_59_fu_3775_p4 = {{w5_V_load_reg_5105[207:192]}};

assign tmp_60_fu_3801_p4 = {{w5_V_load_reg_5105[223:208]}};

assign tmp_61_fu_3827_p4 = {{w5_V_load_reg_5105[239:224]}};

assign tmp_62_fu_3853_p4 = {{w5_V_load_reg_5105[255:240]}};

assign tmp_63_fu_3879_p4 = {{w5_V_load_reg_5105[271:256]}};

assign tmp_64_fu_3905_p4 = {{w5_V_load_reg_5105[287:272]}};

assign tmp_65_fu_3931_p4 = {{w5_V_load_reg_5105[303:288]}};

assign tmp_66_fu_3957_p4 = {{w5_V_load_reg_5105[319:304]}};

assign tmp_67_fu_3983_p4 = {{w5_V_load_reg_5105[335:320]}};

assign tmp_68_fu_4009_p4 = {{w5_V_load_reg_5105[351:336]}};

assign tmp_69_fu_4035_p4 = {{w5_V_load_reg_5105[367:352]}};

assign tmp_70_fu_4061_p4 = {{w5_V_load_reg_5105[383:368]}};

assign tmp_71_fu_4087_p4 = {{w5_V_load_reg_5105[399:384]}};

assign tmp_72_fu_4113_p4 = {{w5_V_load_reg_5105[415:400]}};

assign tmp_73_fu_4139_p4 = {{w5_V_load_reg_5105[431:416]}};

assign tmp_74_fu_4165_p4 = {{w5_V_load_reg_5105[447:432]}};

assign tmp_75_fu_4191_p4 = {{w5_V_load_reg_5105[463:448]}};

assign tmp_76_fu_4217_p4 = {{w5_V_load_reg_5105[479:464]}};

assign tmp_77_fu_4243_p4 = {{w5_V_load_reg_5105[495:480]}};

assign tmp_78_fu_4269_p4 = {{w5_V_load_reg_5105[506:496]}};

assign tmp_fu_2342_p4 = {{pY_2[31:1]}};

assign trunc_ln201_fu_1846_p1 = i_iw_0_i_i_i_i_reg_680[0:0];

assign trunc_ln246_fu_1700_p1 = i_ic4_0_i_i_i_reg_643[1:0];

assign trunc_ln56_fu_2429_p1 = w5_V_q0[15:0];

assign w5_V_address0 = zext_ln56_fu_2402_p1;

assign w_index_fu_2396_p2 = (ap_phi_mux_w_index132_phi_fu_728_p4 + 4'd1);

assign zext_ln56_fu_2402_p1 = ap_phi_mux_w_index132_phi_fu_728_p4;

endmodule //conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
