-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--UG1_outclk_wire[1] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]
UG1_outclk_wire[1] = EQUATION NOT SUPPORTED;


--DC1_m_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]
--register power-up is low

DC1_m_addr[0] = DFFEAS(DC1L143, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]
--register power-up is low

DC1_m_addr[1] = DFFEAS(DC1L142, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]
--register power-up is low

DC1_m_addr[2] = DFFEAS(DC1L141, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]
--register power-up is low

DC1_m_addr[3] = DFFEAS(DC1L140, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]
--register power-up is low

DC1_m_addr[6] = DFFEAS(DC1L136, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]
--register power-up is low

DC1_m_addr[7] = DFFEAS(DC1L135, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]
--register power-up is low

DC1_m_addr[8] = DFFEAS(DC1L134, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--DC1_m_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]
--register power-up is low

DC1_m_addr[9] = DFFEAS(DC1L133, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273, VCC,  ,  , DC1_m_state.001000000);


--QC1_serial_audio_out_data is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data
--register power-up is low

QC1_serial_audio_out_data = DFFEAS(QC1_data_out_shift_reg[15], UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--GD1_new_clk is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk
--register power-up is low

GD1_new_clk = DFFEAS(GD1_clk_counter[11], UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HE3_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|address_reg[1]
--register power-up is low

HE3_address_reg[1] = DFFEAS(HE3L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , VCC,  ,  , !HE3_use_reg);


--ZB1L66 is nios_system:NiosII|filter:filter_0|Add3~1
ZB1L66_adder_eqn = ( !ZB1L322 $ (!ZB1L2 $ (ZB1L130)) ) + ( !VCC ) + ( !VCC );
ZB1L66 = SUM(ZB1L66_adder_eqn);

--ZB1L67 is nios_system:NiosII|filter:filter_0|Add3~2
ZB1L67_adder_eqn = ( !ZB1L322 $ (!ZB1L2 $ (ZB1L130)) ) + ( !VCC ) + ( !VCC );
ZB1L67 = CARRY(ZB1L67_adder_eqn);

--ZB1L68 is nios_system:NiosII|filter:filter_0|Add3~3
ZB1L68_share_eqn = (!ZB1L322 & (ZB1L2 & ZB1L130)) # (ZB1L322 & ((ZB1L130) # (ZB1L2)));
ZB1L68 = SHARE(ZB1L68_share_eqn);


--ZB1L70 is nios_system:NiosII|filter:filter_0|Add3~5
ZB1L70_adder_eqn = ( !ZB1L326 $ (!ZB1L6 $ (ZB1L134)) ) + ( ZB1L128 ) + ( ZB1L127 );
ZB1L70 = SUM(ZB1L70_adder_eqn);

--ZB1L71 is nios_system:NiosII|filter:filter_0|Add3~6
ZB1L71_adder_eqn = ( !ZB1L326 $ (!ZB1L6 $ (ZB1L134)) ) + ( ZB1L128 ) + ( ZB1L127 );
ZB1L71 = CARRY(ZB1L71_adder_eqn);

--ZB1L72 is nios_system:NiosII|filter:filter_0|Add3~7
ZB1L72_share_eqn = (!ZB1L326 & (ZB1L6 & ZB1L134)) # (ZB1L326 & ((ZB1L134) # (ZB1L6)));
ZB1L72 = SHARE(ZB1L72_share_eqn);


--ZB1L74 is nios_system:NiosII|filter:filter_0|Add3~9
ZB1L74_adder_eqn = ( !ZB1L330 $ (!ZB1L10 $ (ZB1L138)) ) + ( ZB1L72 ) + ( ZB1L71 );
ZB1L74 = SUM(ZB1L74_adder_eqn);

--ZB1L75 is nios_system:NiosII|filter:filter_0|Add3~10
ZB1L75_adder_eqn = ( !ZB1L330 $ (!ZB1L10 $ (ZB1L138)) ) + ( ZB1L72 ) + ( ZB1L71 );
ZB1L75 = CARRY(ZB1L75_adder_eqn);

--ZB1L76 is nios_system:NiosII|filter:filter_0|Add3~11
ZB1L76_share_eqn = (!ZB1L330 & (ZB1L10 & ZB1L138)) # (ZB1L330 & ((ZB1L138) # (ZB1L10)));
ZB1L76 = SHARE(ZB1L76_share_eqn);


--ZB1L78 is nios_system:NiosII|filter:filter_0|Add3~13
ZB1L78_adder_eqn = ( !ZB1L334 $ (!ZB1L14 $ (ZB1L142)) ) + ( ZB1L76 ) + ( ZB1L75 );
ZB1L78 = SUM(ZB1L78_adder_eqn);

--ZB1L79 is nios_system:NiosII|filter:filter_0|Add3~14
ZB1L79_adder_eqn = ( !ZB1L334 $ (!ZB1L14 $ (ZB1L142)) ) + ( ZB1L76 ) + ( ZB1L75 );
ZB1L79 = CARRY(ZB1L79_adder_eqn);

--ZB1L80 is nios_system:NiosII|filter:filter_0|Add3~15
ZB1L80_share_eqn = (!ZB1L334 & (ZB1L14 & ZB1L142)) # (ZB1L334 & ((ZB1L142) # (ZB1L14)));
ZB1L80 = SHARE(ZB1L80_share_eqn);


--ZB1L82 is nios_system:NiosII|filter:filter_0|Add3~17
ZB1L82_adder_eqn = ( !ZB1L338 $ (!ZB1L18 $ (ZB1L146)) ) + ( ZB1L80 ) + ( ZB1L79 );
ZB1L82 = SUM(ZB1L82_adder_eqn);

--ZB1L83 is nios_system:NiosII|filter:filter_0|Add3~18
ZB1L83_adder_eqn = ( !ZB1L338 $ (!ZB1L18 $ (ZB1L146)) ) + ( ZB1L80 ) + ( ZB1L79 );
ZB1L83 = CARRY(ZB1L83_adder_eqn);

--ZB1L84 is nios_system:NiosII|filter:filter_0|Add3~19
ZB1L84_share_eqn = (!ZB1L338 & (ZB1L18 & ZB1L146)) # (ZB1L338 & ((ZB1L146) # (ZB1L18)));
ZB1L84 = SHARE(ZB1L84_share_eqn);


--ZB1L86 is nios_system:NiosII|filter:filter_0|Add3~21
ZB1L86_adder_eqn = ( !ZB1L342 $ (!ZB1L22 $ (ZB1L150)) ) + ( ZB1L84 ) + ( ZB1L83 );
ZB1L86 = SUM(ZB1L86_adder_eqn);

--ZB1L87 is nios_system:NiosII|filter:filter_0|Add3~22
ZB1L87_adder_eqn = ( !ZB1L342 $ (!ZB1L22 $ (ZB1L150)) ) + ( ZB1L84 ) + ( ZB1L83 );
ZB1L87 = CARRY(ZB1L87_adder_eqn);

--ZB1L88 is nios_system:NiosII|filter:filter_0|Add3~23
ZB1L88_share_eqn = (!ZB1L342 & (ZB1L22 & ZB1L150)) # (ZB1L342 & ((ZB1L150) # (ZB1L22)));
ZB1L88 = SHARE(ZB1L88_share_eqn);


--ZB1L90 is nios_system:NiosII|filter:filter_0|Add3~25
ZB1L90_adder_eqn = ( !ZB1L346 $ (!ZB1L26 $ (ZB1L154)) ) + ( ZB1L88 ) + ( ZB1L87 );
ZB1L90 = SUM(ZB1L90_adder_eqn);


--ZB1L94 is nios_system:NiosII|filter:filter_0|Add3~29
ZB1L94_adder_eqn = ( !ZB1L350 $ (!ZB1L30 $ (ZB1L158)) ) + ( ZB1L68 ) + ( ZB1L67 );
ZB1L94 = SUM(ZB1L94_adder_eqn);

--ZB1L95 is nios_system:NiosII|filter:filter_0|Add3~30
ZB1L95_adder_eqn = ( !ZB1L350 $ (!ZB1L30 $ (ZB1L158)) ) + ( ZB1L68 ) + ( ZB1L67 );
ZB1L95 = CARRY(ZB1L95_adder_eqn);

--ZB1L96 is nios_system:NiosII|filter:filter_0|Add3~31
ZB1L96_share_eqn = (!ZB1L350 & (ZB1L30 & ZB1L158)) # (ZB1L350 & ((ZB1L158) # (ZB1L30)));
ZB1L96 = SHARE(ZB1L96_share_eqn);


--ZB1L98 is nios_system:NiosII|filter:filter_0|Add3~33
ZB1L98_adder_eqn = ( !ZB1L354 $ (!ZB1L34 $ (ZB1L162)) ) + ( ZB1L96 ) + ( ZB1L95 );
ZB1L98 = SUM(ZB1L98_adder_eqn);

--ZB1L99 is nios_system:NiosII|filter:filter_0|Add3~34
ZB1L99_adder_eqn = ( !ZB1L354 $ (!ZB1L34 $ (ZB1L162)) ) + ( ZB1L96 ) + ( ZB1L95 );
ZB1L99 = CARRY(ZB1L99_adder_eqn);

--ZB1L100 is nios_system:NiosII|filter:filter_0|Add3~35
ZB1L100_share_eqn = (!ZB1L354 & (ZB1L34 & ZB1L162)) # (ZB1L354 & ((ZB1L162) # (ZB1L34)));
ZB1L100 = SHARE(ZB1L100_share_eqn);


--ZB1L102 is nios_system:NiosII|filter:filter_0|Add3~37
ZB1L102_adder_eqn = ( !ZB1L358 $ (!ZB1L38 $ (ZB1L166)) ) + ( ZB1L100 ) + ( ZB1L99 );
ZB1L102 = SUM(ZB1L102_adder_eqn);

--ZB1L103 is nios_system:NiosII|filter:filter_0|Add3~38
ZB1L103_adder_eqn = ( !ZB1L358 $ (!ZB1L38 $ (ZB1L166)) ) + ( ZB1L100 ) + ( ZB1L99 );
ZB1L103 = CARRY(ZB1L103_adder_eqn);

--ZB1L104 is nios_system:NiosII|filter:filter_0|Add3~39
ZB1L104_share_eqn = (!ZB1L358 & (ZB1L38 & ZB1L166)) # (ZB1L358 & ((ZB1L166) # (ZB1L38)));
ZB1L104 = SHARE(ZB1L104_share_eqn);


--ZB1L106 is nios_system:NiosII|filter:filter_0|Add3~41
ZB1L106_adder_eqn = ( !ZB1L362 $ (!ZB1L42 $ (ZB1L170)) ) + ( ZB1L104 ) + ( ZB1L103 );
ZB1L106 = SUM(ZB1L106_adder_eqn);

--ZB1L107 is nios_system:NiosII|filter:filter_0|Add3~42
ZB1L107_adder_eqn = ( !ZB1L362 $ (!ZB1L42 $ (ZB1L170)) ) + ( ZB1L104 ) + ( ZB1L103 );
ZB1L107 = CARRY(ZB1L107_adder_eqn);

--ZB1L108 is nios_system:NiosII|filter:filter_0|Add3~43
ZB1L108_share_eqn = (!ZB1L362 & (ZB1L42 & ZB1L170)) # (ZB1L362 & ((ZB1L170) # (ZB1L42)));
ZB1L108 = SHARE(ZB1L108_share_eqn);


--ZB1L110 is nios_system:NiosII|filter:filter_0|Add3~45
ZB1L110_adder_eqn = ( !ZB1L366 $ (!ZB1L46 $ (ZB1L174)) ) + ( ZB1L108 ) + ( ZB1L107 );
ZB1L110 = SUM(ZB1L110_adder_eqn);

--ZB1L111 is nios_system:NiosII|filter:filter_0|Add3~46
ZB1L111_adder_eqn = ( !ZB1L366 $ (!ZB1L46 $ (ZB1L174)) ) + ( ZB1L108 ) + ( ZB1L107 );
ZB1L111 = CARRY(ZB1L111_adder_eqn);

--ZB1L112 is nios_system:NiosII|filter:filter_0|Add3~47
ZB1L112_share_eqn = (!ZB1L366 & (ZB1L46 & ZB1L174)) # (ZB1L366 & ((ZB1L174) # (ZB1L46)));
ZB1L112 = SHARE(ZB1L112_share_eqn);


--ZB1L114 is nios_system:NiosII|filter:filter_0|Add3~49
ZB1L114_adder_eqn = ( !ZB1L370 $ (!ZB1L50 $ (ZB1L178)) ) + ( ZB1L112 ) + ( ZB1L111 );
ZB1L114 = SUM(ZB1L114_adder_eqn);

--ZB1L115 is nios_system:NiosII|filter:filter_0|Add3~50
ZB1L115_adder_eqn = ( !ZB1L370 $ (!ZB1L50 $ (ZB1L178)) ) + ( ZB1L112 ) + ( ZB1L111 );
ZB1L115 = CARRY(ZB1L115_adder_eqn);

--ZB1L116 is nios_system:NiosII|filter:filter_0|Add3~51
ZB1L116_share_eqn = (!ZB1L370 & (ZB1L50 & ZB1L178)) # (ZB1L370 & ((ZB1L178) # (ZB1L50)));
ZB1L116 = SHARE(ZB1L116_share_eqn);


--ZB1L118 is nios_system:NiosII|filter:filter_0|Add3~53
ZB1L118_adder_eqn = ( !ZB1L374 $ (!ZB1L54 $ (ZB1L182)) ) + ( ZB1L116 ) + ( ZB1L115 );
ZB1L118 = SUM(ZB1L118_adder_eqn);

--ZB1L119 is nios_system:NiosII|filter:filter_0|Add3~54
ZB1L119_adder_eqn = ( !ZB1L374 $ (!ZB1L54 $ (ZB1L182)) ) + ( ZB1L116 ) + ( ZB1L115 );
ZB1L119 = CARRY(ZB1L119_adder_eqn);

--ZB1L120 is nios_system:NiosII|filter:filter_0|Add3~55
ZB1L120_share_eqn = (!ZB1L374 & (ZB1L54 & ZB1L182)) # (ZB1L374 & ((ZB1L182) # (ZB1L54)));
ZB1L120 = SHARE(ZB1L120_share_eqn);


--ZB1L122 is nios_system:NiosII|filter:filter_0|Add3~57
ZB1L122_adder_eqn = ( !ZB1L378 $ (!ZB1L58 $ (ZB1L186)) ) + ( ZB1L120 ) + ( ZB1L119 );
ZB1L122 = SUM(ZB1L122_adder_eqn);

--ZB1L123 is nios_system:NiosII|filter:filter_0|Add3~58
ZB1L123_adder_eqn = ( !ZB1L378 $ (!ZB1L58 $ (ZB1L186)) ) + ( ZB1L120 ) + ( ZB1L119 );
ZB1L123 = CARRY(ZB1L123_adder_eqn);

--ZB1L124 is nios_system:NiosII|filter:filter_0|Add3~59
ZB1L124_share_eqn = (!ZB1L378 & (ZB1L58 & ZB1L186)) # (ZB1L378 & ((ZB1L186) # (ZB1L58)));
ZB1L124 = SHARE(ZB1L124_share_eqn);


--ZB1L126 is nios_system:NiosII|filter:filter_0|Add3~61
ZB1L126_adder_eqn = ( !ZB1L382 $ (!ZB1L62 $ (ZB1L190)) ) + ( ZB1L124 ) + ( ZB1L123 );
ZB1L126 = SUM(ZB1L126_adder_eqn);

--ZB1L127 is nios_system:NiosII|filter:filter_0|Add3~62
ZB1L127_adder_eqn = ( !ZB1L382 $ (!ZB1L62 $ (ZB1L190)) ) + ( ZB1L124 ) + ( ZB1L123 );
ZB1L127 = CARRY(ZB1L127_adder_eqn);

--ZB1L128 is nios_system:NiosII|filter:filter_0|Add3~63
ZB1L128_share_eqn = (!ZB1L382 & (ZB1L62 & ZB1L190)) # (ZB1L382 & ((ZB1L190) # (ZB1L62)));
ZB1L128 = SHARE(ZB1L128_share_eqn);


--HE3_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1]
--register power-up is low

HE3_byteen_reg[1] = DFFEAS(HF1_d_byteenable[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]
--register power-up is low

HE3_byteen_reg[0] = DFFEAS(HF1_d_byteenable[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_W_alu_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

HF1_W_alu_result[5] = DFFEAS(HF1L357, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

HF1_W_alu_result[22] = DFFEAS(HF1L374, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

HF1_W_alu_result[23] = DFFEAS(HF1L375, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

HF1_W_alu_result[24] = DFFEAS(HF1L376, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

HF1_W_alu_result[25] = DFFEAS(HF1L377, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

HF1_W_alu_result[26] = DFFEAS(HF1L378, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

HF1_W_alu_result[18] = DFFEAS(HF1L370, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

HF1_W_alu_result[19] = DFFEAS(HF1L371, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

HF1_W_alu_result[20] = DFFEAS(HF1L372, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

HF1_W_alu_result[21] = DFFEAS(HF1L373, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

HF1_W_alu_result[13] = DFFEAS(HF1L365, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

HF1_W_alu_result[14] = DFFEAS(HF1L366, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

HF1_W_alu_result[15] = DFFEAS(HF1L367, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

HF1_W_alu_result[16] = DFFEAS(HF1L368, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

HF1_W_alu_result[17] = DFFEAS(HF1L369, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

HF1_W_alu_result[11] = DFFEAS(HF1L363, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

HF1_W_alu_result[12] = DFFEAS(HF1L364, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

HF1_W_alu_result[7] = DFFEAS(HF1L359, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

HF1_W_alu_result[8] = DFFEAS(HF1L360, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

HF1_W_alu_result[9] = DFFEAS(HF1L361, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

HF1_W_alu_result[10] = DFFEAS(HF1L362, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

HF1_W_alu_result[3] = DFFEAS(HF1L355, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

HF1_W_alu_result[6] = DFFEAS(HF1L358, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

HF1_W_alu_result[2] = DFFEAS(HF1L354, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_W_alu_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

HF1_W_alu_result[4] = DFFEAS(HF1L356, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HE3_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[0]
--register power-up is low

HE3_data_reg[0] = DFFEAS(HF1_d_writedata[16], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[10]
--register power-up is low

HE3_data_reg[10] = DFFEAS(HF1_d_writedata[26], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

HF1_d_writedata[10] = DFFEAS(NF2_q_b[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[10],  ,  , HF1L278);


--HE3_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[11]
--register power-up is low

HE3_data_reg[11] = DFFEAS(HF1_d_writedata[27], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

HF1_d_writedata[11] = DFFEAS(NF2_q_b[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[11],  ,  , HF1L278);


--HE3_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[12]
--register power-up is low

HE3_data_reg[12] = DFFEAS(HF1_d_writedata[28], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

HF1_d_writedata[12] = DFFEAS(NF2_q_b[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[12],  ,  , HF1L278);


--HE3_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[13]
--register power-up is low

HE3_data_reg[13] = DFFEAS(HF1_d_writedata[29], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

HF1_d_writedata[13] = DFFEAS(NF2_q_b[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[13],  ,  , HF1L278);


--HE3_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[14]
--register power-up is low

HE3_data_reg[14] = DFFEAS(HF1_d_writedata[30], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

HF1_d_writedata[14] = DFFEAS(NF2_q_b[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[14],  ,  , HF1L278);


--HE3_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[15]
--register power-up is low

HE3_data_reg[15] = DFFEAS(HF1_d_writedata[31], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

HF1_d_writedata[15] = DFFEAS(NF2_q_b[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[15],  ,  , HF1L278);


--HE3_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[1]
--register power-up is low

HE3_data_reg[1] = DFFEAS(HF1_d_writedata[17], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[2]
--register power-up is low

HE3_data_reg[2] = DFFEAS(HF1_d_writedata[18], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[3]
--register power-up is low

HE3_data_reg[3] = DFFEAS(HF1_d_writedata[19], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[4]
--register power-up is low

HE3_data_reg[4] = DFFEAS(HF1_d_writedata[20], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[5]
--register power-up is low

HE3_data_reg[5] = DFFEAS(HF1_d_writedata[21], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[6]
--register power-up is low

HE3_data_reg[6] = DFFEAS(HF1_d_writedata[22], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[7]
--register power-up is low

HE3_data_reg[7] = DFFEAS(HF1_d_writedata[23], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HE3_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[8]
--register power-up is low

HE3_data_reg[8] = DFFEAS(HF1_d_writedata[24], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

HF1_d_writedata[8] = DFFEAS(NF2_q_b[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[8],  ,  , HF1L278);


--HE3_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[9]
--register power-up is low

HE3_data_reg[9] = DFFEAS(HF1_d_writedata[25], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE3L22,  ,  , HE3_use_reg,  );


--HF1_d_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

HF1_d_writedata[9] = DFFEAS(NF2_q_b[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[9],  ,  , HF1L278);


--UG1_outclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]
UG1_outclk_wire[0] = EQUATION NOT SUPPORTED;

--UG1_fboutclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|fboutclk_wire[0]
UG1_fboutclk_wire[0] = EQUATION NOT SUPPORTED;

--UG1_locked_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]
UG1_locked_wire[0] = EQUATION NOT SUPPORTED;


--QC1_data_out_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15]
--register power-up is low

QC1_data_out_shift_reg[15] = DFFEAS(QC1L90, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--GD1_clk_counter[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]
--register power-up is low

GD1_clk_counter[11] = DFFEAS(GD1L2, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_middle_of_high_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level
--register power-up is low

GD1_middle_of_high_level = DFFEAS(GD1L61, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_s_serial_protocol.STATE_5_STOP_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT
--register power-up is low

DD1_s_serial_protocol.STATE_5_STOP_BIT = DFFEAS(DD1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_transfer_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete
--register power-up is low

DD1_transfer_complete = DFFEAS(DD1L155, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--BD1_auto_init_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete
--register power-up is low

BD1_auto_init_complete = DFFEAS(BD1L9, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--BD1_transfer_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data
--register power-up is low

BD1_transfer_data = DFFEAS(BD1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZB1L322 is nios_system:NiosII|filter:filter_0|Add11~1
ZB1L322_adder_eqn = ( !ZB1L194 $ (!ZB1L258 $ (ZB1L386)) ) + ( !VCC ) + ( !VCC );
ZB1L322 = SUM(ZB1L322_adder_eqn);

--ZB1L323 is nios_system:NiosII|filter:filter_0|Add11~2
ZB1L323_adder_eqn = ( !ZB1L194 $ (!ZB1L258 $ (ZB1L386)) ) + ( !VCC ) + ( !VCC );
ZB1L323 = CARRY(ZB1L323_adder_eqn);

--ZB1L324 is nios_system:NiosII|filter:filter_0|Add11~3
ZB1L324_share_eqn = (!ZB1L194 & (ZB1L258 & ZB1L386)) # (ZB1L194 & ((ZB1L386) # (ZB1L258)));
ZB1L324 = SHARE(ZB1L324_share_eqn);


--ZB1L2 is nios_system:NiosII|filter:filter_0|Add0~1
ZB1L2_adder_eqn = ( !ZB1L450 $ (!MD1_result[15] $ (MD2_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L2 = SUM(ZB1L2_adder_eqn);

--ZB1L3 is nios_system:NiosII|filter:filter_0|Add0~2
ZB1L3_adder_eqn = ( !ZB1L450 $ (!MD1_result[15] $ (MD2_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L3 = CARRY(ZB1L3_adder_eqn);

--ZB1L4 is nios_system:NiosII|filter:filter_0|Add0~3
ZB1L4_share_eqn = (!ZB1L450 & (MD1_result[15] & MD2_result[15])) # (ZB1L450 & ((MD2_result[15]) # (MD1_result[15])));
ZB1L4 = SHARE(ZB1L4_share_eqn);


--ZB1L130 is nios_system:NiosII|filter:filter_0|Add3~65
ZB1L130_adder_eqn = ( !MD3_result[15] $ (!MD4_result[15] $ (MD5_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L130 = SUM(ZB1L130_adder_eqn);

--ZB1L131 is nios_system:NiosII|filter:filter_0|Add3~66
ZB1L131_adder_eqn = ( !MD3_result[15] $ (!MD4_result[15] $ (MD5_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L131 = CARRY(ZB1L131_adder_eqn);

--ZB1L132 is nios_system:NiosII|filter:filter_0|Add3~67
ZB1L132_share_eqn = (!MD3_result[15] & (MD4_result[15] & MD5_result[15])) # (MD3_result[15] & ((MD5_result[15]) # (MD4_result[15])));
ZB1L132 = SHARE(ZB1L132_share_eqn);


--ZB1L326 is nios_system:NiosII|filter:filter_0|Add11~5
ZB1L326_adder_eqn = ( !ZB1L198 $ (!ZB1L262 $ (ZB1L390)) ) + ( ZB1L384 ) + ( ZB1L383 );
ZB1L326 = SUM(ZB1L326_adder_eqn);

--ZB1L327 is nios_system:NiosII|filter:filter_0|Add11~6
ZB1L327_adder_eqn = ( !ZB1L198 $ (!ZB1L262 $ (ZB1L390)) ) + ( ZB1L384 ) + ( ZB1L383 );
ZB1L327 = CARRY(ZB1L327_adder_eqn);

--ZB1L328 is nios_system:NiosII|filter:filter_0|Add11~7
ZB1L328_share_eqn = (!ZB1L198 & (ZB1L262 & ZB1L390)) # (ZB1L198 & ((ZB1L390) # (ZB1L262)));
ZB1L328 = SHARE(ZB1L328_share_eqn);


--ZB1L6 is nios_system:NiosII|filter:filter_0|Add0~5
ZB1L6_adder_eqn = ( !ZB1L454 $ (!MD1_result[25] $ (MD2_result[25])) ) + ( ZB1L64 ) + ( ZB1L63 );
ZB1L6 = SUM(ZB1L6_adder_eqn);

--ZB1L7 is nios_system:NiosII|filter:filter_0|Add0~6
ZB1L7_adder_eqn = ( !ZB1L454 $ (!MD1_result[25] $ (MD2_result[25])) ) + ( ZB1L64 ) + ( ZB1L63 );
ZB1L7 = CARRY(ZB1L7_adder_eqn);

--ZB1L8 is nios_system:NiosII|filter:filter_0|Add0~7
ZB1L8_share_eqn = (!ZB1L454 & (MD1_result[25] & MD2_result[25])) # (ZB1L454 & ((MD2_result[25]) # (MD1_result[25])));
ZB1L8 = SHARE(ZB1L8_share_eqn);


--ZB1L134 is nios_system:NiosII|filter:filter_0|Add3~69
ZB1L134_adder_eqn = ( !MD3_result[25] $ (!MD4_result[25] $ (MD5_result[25])) ) + ( ZB1L192 ) + ( ZB1L191 );
ZB1L134 = SUM(ZB1L134_adder_eqn);

--ZB1L135 is nios_system:NiosII|filter:filter_0|Add3~70
ZB1L135_adder_eqn = ( !MD3_result[25] $ (!MD4_result[25] $ (MD5_result[25])) ) + ( ZB1L192 ) + ( ZB1L191 );
ZB1L135 = CARRY(ZB1L135_adder_eqn);

--ZB1L136 is nios_system:NiosII|filter:filter_0|Add3~71
ZB1L136_share_eqn = (!MD3_result[25] & (MD4_result[25] & MD5_result[25])) # (MD3_result[25] & ((MD5_result[25]) # (MD4_result[25])));
ZB1L136 = SHARE(ZB1L136_share_eqn);


--ZB1L330 is nios_system:NiosII|filter:filter_0|Add11~9
ZB1L330_adder_eqn = ( !ZB1L202 $ (!ZB1L266 $ (ZB1L394)) ) + ( ZB1L328 ) + ( ZB1L327 );
ZB1L330 = SUM(ZB1L330_adder_eqn);

--ZB1L331 is nios_system:NiosII|filter:filter_0|Add11~10
ZB1L331_adder_eqn = ( !ZB1L202 $ (!ZB1L266 $ (ZB1L394)) ) + ( ZB1L328 ) + ( ZB1L327 );
ZB1L331 = CARRY(ZB1L331_adder_eqn);

--ZB1L332 is nios_system:NiosII|filter:filter_0|Add11~11
ZB1L332_share_eqn = (!ZB1L202 & (ZB1L266 & ZB1L394)) # (ZB1L202 & ((ZB1L394) # (ZB1L266)));
ZB1L332 = SHARE(ZB1L332_share_eqn);


--ZB1L10 is nios_system:NiosII|filter:filter_0|Add0~9
ZB1L10_adder_eqn = ( !ZB1L458 $ (!MD1_result[26] $ (MD2_result[26])) ) + ( ZB1L8 ) + ( ZB1L7 );
ZB1L10 = SUM(ZB1L10_adder_eqn);

--ZB1L11 is nios_system:NiosII|filter:filter_0|Add0~10
ZB1L11_adder_eqn = ( !ZB1L458 $ (!MD1_result[26] $ (MD2_result[26])) ) + ( ZB1L8 ) + ( ZB1L7 );
ZB1L11 = CARRY(ZB1L11_adder_eqn);

--ZB1L12 is nios_system:NiosII|filter:filter_0|Add0~11
ZB1L12_share_eqn = (!ZB1L458 & (MD1_result[26] & MD2_result[26])) # (ZB1L458 & ((MD2_result[26]) # (MD1_result[26])));
ZB1L12 = SHARE(ZB1L12_share_eqn);


--ZB1L138 is nios_system:NiosII|filter:filter_0|Add3~73
ZB1L138_adder_eqn = ( !MD3_result[26] $ (!MD4_result[26] $ (MD5_result[26])) ) + ( ZB1L136 ) + ( ZB1L135 );
ZB1L138 = SUM(ZB1L138_adder_eqn);

--ZB1L139 is nios_system:NiosII|filter:filter_0|Add3~74
ZB1L139_adder_eqn = ( !MD3_result[26] $ (!MD4_result[26] $ (MD5_result[26])) ) + ( ZB1L136 ) + ( ZB1L135 );
ZB1L139 = CARRY(ZB1L139_adder_eqn);

--ZB1L140 is nios_system:NiosII|filter:filter_0|Add3~75
ZB1L140_share_eqn = (!MD3_result[26] & (MD4_result[26] & MD5_result[26])) # (MD3_result[26] & ((MD5_result[26]) # (MD4_result[26])));
ZB1L140 = SHARE(ZB1L140_share_eqn);


--ZB1L334 is nios_system:NiosII|filter:filter_0|Add11~13
ZB1L334_adder_eqn = ( !ZB1L206 $ (!ZB1L270 $ (ZB1L398)) ) + ( ZB1L332 ) + ( ZB1L331 );
ZB1L334 = SUM(ZB1L334_adder_eqn);

--ZB1L335 is nios_system:NiosII|filter:filter_0|Add11~14
ZB1L335_adder_eqn = ( !ZB1L206 $ (!ZB1L270 $ (ZB1L398)) ) + ( ZB1L332 ) + ( ZB1L331 );
ZB1L335 = CARRY(ZB1L335_adder_eqn);

--ZB1L336 is nios_system:NiosII|filter:filter_0|Add11~15
ZB1L336_share_eqn = (!ZB1L206 & (ZB1L270 & ZB1L398)) # (ZB1L206 & ((ZB1L398) # (ZB1L270)));
ZB1L336 = SHARE(ZB1L336_share_eqn);


--ZB1L14 is nios_system:NiosII|filter:filter_0|Add0~13
ZB1L14_adder_eqn = ( !ZB1L462 $ (!MD1_result[27] $ (MD2_result[27])) ) + ( ZB1L12 ) + ( ZB1L11 );
ZB1L14 = SUM(ZB1L14_adder_eqn);

--ZB1L15 is nios_system:NiosII|filter:filter_0|Add0~14
ZB1L15_adder_eqn = ( !ZB1L462 $ (!MD1_result[27] $ (MD2_result[27])) ) + ( ZB1L12 ) + ( ZB1L11 );
ZB1L15 = CARRY(ZB1L15_adder_eqn);

--ZB1L16 is nios_system:NiosII|filter:filter_0|Add0~15
ZB1L16_share_eqn = (!ZB1L462 & (MD1_result[27] & MD2_result[27])) # (ZB1L462 & ((MD2_result[27]) # (MD1_result[27])));
ZB1L16 = SHARE(ZB1L16_share_eqn);


--ZB1L142 is nios_system:NiosII|filter:filter_0|Add3~77
ZB1L142_adder_eqn = ( !MD3_result[27] $ (!MD4_result[27] $ (MD5_result[27])) ) + ( ZB1L140 ) + ( ZB1L139 );
ZB1L142 = SUM(ZB1L142_adder_eqn);

--ZB1L143 is nios_system:NiosII|filter:filter_0|Add3~78
ZB1L143_adder_eqn = ( !MD3_result[27] $ (!MD4_result[27] $ (MD5_result[27])) ) + ( ZB1L140 ) + ( ZB1L139 );
ZB1L143 = CARRY(ZB1L143_adder_eqn);

--ZB1L144 is nios_system:NiosII|filter:filter_0|Add3~79
ZB1L144_share_eqn = (!MD3_result[27] & (MD4_result[27] & MD5_result[27])) # (MD3_result[27] & ((MD5_result[27]) # (MD4_result[27])));
ZB1L144 = SHARE(ZB1L144_share_eqn);


--ZB1L338 is nios_system:NiosII|filter:filter_0|Add11~17
ZB1L338_adder_eqn = ( !ZB1L210 $ (!ZB1L274 $ (ZB1L402)) ) + ( ZB1L336 ) + ( ZB1L335 );
ZB1L338 = SUM(ZB1L338_adder_eqn);

--ZB1L339 is nios_system:NiosII|filter:filter_0|Add11~18
ZB1L339_adder_eqn = ( !ZB1L210 $ (!ZB1L274 $ (ZB1L402)) ) + ( ZB1L336 ) + ( ZB1L335 );
ZB1L339 = CARRY(ZB1L339_adder_eqn);

--ZB1L340 is nios_system:NiosII|filter:filter_0|Add11~19
ZB1L340_share_eqn = (!ZB1L210 & (ZB1L274 & ZB1L402)) # (ZB1L210 & ((ZB1L402) # (ZB1L274)));
ZB1L340 = SHARE(ZB1L340_share_eqn);


--ZB1L18 is nios_system:NiosII|filter:filter_0|Add0~17
ZB1L18_adder_eqn = ( !ZB1L466 $ (!MD1_result[28] $ (MD2_result[28])) ) + ( ZB1L16 ) + ( ZB1L15 );
ZB1L18 = SUM(ZB1L18_adder_eqn);

--ZB1L19 is nios_system:NiosII|filter:filter_0|Add0~18
ZB1L19_adder_eqn = ( !ZB1L466 $ (!MD1_result[28] $ (MD2_result[28])) ) + ( ZB1L16 ) + ( ZB1L15 );
ZB1L19 = CARRY(ZB1L19_adder_eqn);

--ZB1L20 is nios_system:NiosII|filter:filter_0|Add0~19
ZB1L20_share_eqn = (!ZB1L466 & (MD1_result[28] & MD2_result[28])) # (ZB1L466 & ((MD2_result[28]) # (MD1_result[28])));
ZB1L20 = SHARE(ZB1L20_share_eqn);


--ZB1L146 is nios_system:NiosII|filter:filter_0|Add3~81
ZB1L146_adder_eqn = ( !MD3_result[28] $ (!MD4_result[28] $ (MD5_result[28])) ) + ( ZB1L144 ) + ( ZB1L143 );
ZB1L146 = SUM(ZB1L146_adder_eqn);

--ZB1L147 is nios_system:NiosII|filter:filter_0|Add3~82
ZB1L147_adder_eqn = ( !MD3_result[28] $ (!MD4_result[28] $ (MD5_result[28])) ) + ( ZB1L144 ) + ( ZB1L143 );
ZB1L147 = CARRY(ZB1L147_adder_eqn);

--ZB1L148 is nios_system:NiosII|filter:filter_0|Add3~83
ZB1L148_share_eqn = (!MD3_result[28] & (MD4_result[28] & MD5_result[28])) # (MD3_result[28] & ((MD5_result[28]) # (MD4_result[28])));
ZB1L148 = SHARE(ZB1L148_share_eqn);


--ZB1L342 is nios_system:NiosII|filter:filter_0|Add11~21
ZB1L342_adder_eqn = ( !ZB1L214 $ (!ZB1L278 $ (ZB1L406)) ) + ( ZB1L340 ) + ( ZB1L339 );
ZB1L342 = SUM(ZB1L342_adder_eqn);

--ZB1L343 is nios_system:NiosII|filter:filter_0|Add11~22
ZB1L343_adder_eqn = ( !ZB1L214 $ (!ZB1L278 $ (ZB1L406)) ) + ( ZB1L340 ) + ( ZB1L339 );
ZB1L343 = CARRY(ZB1L343_adder_eqn);

--ZB1L344 is nios_system:NiosII|filter:filter_0|Add11~23
ZB1L344_share_eqn = (!ZB1L214 & (ZB1L278 & ZB1L406)) # (ZB1L214 & ((ZB1L406) # (ZB1L278)));
ZB1L344 = SHARE(ZB1L344_share_eqn);


--ZB1L22 is nios_system:NiosII|filter:filter_0|Add0~21
ZB1L22_adder_eqn = ( !ZB1L470 $ (!MD1_result[29] $ (MD2_result[29])) ) + ( ZB1L20 ) + ( ZB1L19 );
ZB1L22 = SUM(ZB1L22_adder_eqn);

--ZB1L23 is nios_system:NiosII|filter:filter_0|Add0~22
ZB1L23_adder_eqn = ( !ZB1L470 $ (!MD1_result[29] $ (MD2_result[29])) ) + ( ZB1L20 ) + ( ZB1L19 );
ZB1L23 = CARRY(ZB1L23_adder_eqn);

--ZB1L24 is nios_system:NiosII|filter:filter_0|Add0~23
ZB1L24_share_eqn = (!ZB1L470 & (MD1_result[29] & MD2_result[29])) # (ZB1L470 & ((MD2_result[29]) # (MD1_result[29])));
ZB1L24 = SHARE(ZB1L24_share_eqn);


--ZB1L150 is nios_system:NiosII|filter:filter_0|Add3~85
ZB1L150_adder_eqn = ( !MD3_result[29] $ (!MD4_result[29] $ (MD5_result[29])) ) + ( ZB1L148 ) + ( ZB1L147 );
ZB1L150 = SUM(ZB1L150_adder_eqn);

--ZB1L151 is nios_system:NiosII|filter:filter_0|Add3~86
ZB1L151_adder_eqn = ( !MD3_result[29] $ (!MD4_result[29] $ (MD5_result[29])) ) + ( ZB1L148 ) + ( ZB1L147 );
ZB1L151 = CARRY(ZB1L151_adder_eqn);

--ZB1L152 is nios_system:NiosII|filter:filter_0|Add3~87
ZB1L152_share_eqn = (!MD3_result[29] & (MD4_result[29] & MD5_result[29])) # (MD3_result[29] & ((MD5_result[29]) # (MD4_result[29])));
ZB1L152 = SHARE(ZB1L152_share_eqn);


--ZB1L346 is nios_system:NiosII|filter:filter_0|Add11~25
ZB1L346_adder_eqn = ( !ZB1L218 $ (!ZB1L282 $ (ZB1L410)) ) + ( ZB1L344 ) + ( ZB1L343 );
ZB1L346 = SUM(ZB1L346_adder_eqn);


--ZB1L26 is nios_system:NiosII|filter:filter_0|Add0~25
ZB1L26_adder_eqn = ( !ZB1L474 $ (!MD1_result[30] $ (MD2_result[30])) ) + ( ZB1L24 ) + ( ZB1L23 );
ZB1L26 = SUM(ZB1L26_adder_eqn);


--ZB1L154 is nios_system:NiosII|filter:filter_0|Add3~89
ZB1L154_adder_eqn = ( !MD3_result[30] $ (!MD4_result[30] $ (MD5_result[30])) ) + ( ZB1L152 ) + ( ZB1L151 );
ZB1L154 = SUM(ZB1L154_adder_eqn);


--ZB1L350 is nios_system:NiosII|filter:filter_0|Add11~29
ZB1L350_adder_eqn = ( !ZB1L222 $ (!ZB1L286 $ (ZB1L414)) ) + ( ZB1L324 ) + ( ZB1L323 );
ZB1L350 = SUM(ZB1L350_adder_eqn);

--ZB1L351 is nios_system:NiosII|filter:filter_0|Add11~30
ZB1L351_adder_eqn = ( !ZB1L222 $ (!ZB1L286 $ (ZB1L414)) ) + ( ZB1L324 ) + ( ZB1L323 );
ZB1L351 = CARRY(ZB1L351_adder_eqn);

--ZB1L352 is nios_system:NiosII|filter:filter_0|Add11~31
ZB1L352_share_eqn = (!ZB1L222 & (ZB1L286 & ZB1L414)) # (ZB1L222 & ((ZB1L414) # (ZB1L286)));
ZB1L352 = SHARE(ZB1L352_share_eqn);


--ZB1L30 is nios_system:NiosII|filter:filter_0|Add0~29
ZB1L30_adder_eqn = ( !ZB1L478 $ (!MD1_result[16] $ (MD2_result[16])) ) + ( ZB1L4 ) + ( ZB1L3 );
ZB1L30 = SUM(ZB1L30_adder_eqn);

--ZB1L31 is nios_system:NiosII|filter:filter_0|Add0~30
ZB1L31_adder_eqn = ( !ZB1L478 $ (!MD1_result[16] $ (MD2_result[16])) ) + ( ZB1L4 ) + ( ZB1L3 );
ZB1L31 = CARRY(ZB1L31_adder_eqn);

--ZB1L32 is nios_system:NiosII|filter:filter_0|Add0~31
ZB1L32_share_eqn = (!ZB1L478 & (MD1_result[16] & MD2_result[16])) # (ZB1L478 & ((MD2_result[16]) # (MD1_result[16])));
ZB1L32 = SHARE(ZB1L32_share_eqn);


--ZB1L158 is nios_system:NiosII|filter:filter_0|Add3~93
ZB1L158_adder_eqn = ( !MD3_result[16] $ (!MD4_result[16] $ (MD5_result[16])) ) + ( ZB1L132 ) + ( ZB1L131 );
ZB1L158 = SUM(ZB1L158_adder_eqn);

--ZB1L159 is nios_system:NiosII|filter:filter_0|Add3~94
ZB1L159_adder_eqn = ( !MD3_result[16] $ (!MD4_result[16] $ (MD5_result[16])) ) + ( ZB1L132 ) + ( ZB1L131 );
ZB1L159 = CARRY(ZB1L159_adder_eqn);

--ZB1L160 is nios_system:NiosII|filter:filter_0|Add3~95
ZB1L160_share_eqn = (!MD3_result[16] & (MD4_result[16] & MD5_result[16])) # (MD3_result[16] & ((MD5_result[16]) # (MD4_result[16])));
ZB1L160 = SHARE(ZB1L160_share_eqn);


--ZB1L354 is nios_system:NiosII|filter:filter_0|Add11~33
ZB1L354_adder_eqn = ( !ZB1L226 $ (!ZB1L290 $ (ZB1L418)) ) + ( ZB1L352 ) + ( ZB1L351 );
ZB1L354 = SUM(ZB1L354_adder_eqn);

--ZB1L355 is nios_system:NiosII|filter:filter_0|Add11~34
ZB1L355_adder_eqn = ( !ZB1L226 $ (!ZB1L290 $ (ZB1L418)) ) + ( ZB1L352 ) + ( ZB1L351 );
ZB1L355 = CARRY(ZB1L355_adder_eqn);

--ZB1L356 is nios_system:NiosII|filter:filter_0|Add11~35
ZB1L356_share_eqn = (!ZB1L226 & (ZB1L290 & ZB1L418)) # (ZB1L226 & ((ZB1L418) # (ZB1L290)));
ZB1L356 = SHARE(ZB1L356_share_eqn);


--ZB1L34 is nios_system:NiosII|filter:filter_0|Add0~33
ZB1L34_adder_eqn = ( !ZB1L482 $ (!MD1_result[17] $ (MD2_result[17])) ) + ( ZB1L32 ) + ( ZB1L31 );
ZB1L34 = SUM(ZB1L34_adder_eqn);

--ZB1L35 is nios_system:NiosII|filter:filter_0|Add0~34
ZB1L35_adder_eqn = ( !ZB1L482 $ (!MD1_result[17] $ (MD2_result[17])) ) + ( ZB1L32 ) + ( ZB1L31 );
ZB1L35 = CARRY(ZB1L35_adder_eqn);

--ZB1L36 is nios_system:NiosII|filter:filter_0|Add0~35
ZB1L36_share_eqn = (!ZB1L482 & (MD1_result[17] & MD2_result[17])) # (ZB1L482 & ((MD2_result[17]) # (MD1_result[17])));
ZB1L36 = SHARE(ZB1L36_share_eqn);


--ZB1L162 is nios_system:NiosII|filter:filter_0|Add3~97
ZB1L162_adder_eqn = ( !MD3_result[17] $ (!MD4_result[17] $ (MD5_result[17])) ) + ( ZB1L160 ) + ( ZB1L159 );
ZB1L162 = SUM(ZB1L162_adder_eqn);

--ZB1L163 is nios_system:NiosII|filter:filter_0|Add3~98
ZB1L163_adder_eqn = ( !MD3_result[17] $ (!MD4_result[17] $ (MD5_result[17])) ) + ( ZB1L160 ) + ( ZB1L159 );
ZB1L163 = CARRY(ZB1L163_adder_eqn);

--ZB1L164 is nios_system:NiosII|filter:filter_0|Add3~99
ZB1L164_share_eqn = (!MD3_result[17] & (MD4_result[17] & MD5_result[17])) # (MD3_result[17] & ((MD5_result[17]) # (MD4_result[17])));
ZB1L164 = SHARE(ZB1L164_share_eqn);


--ZB1L358 is nios_system:NiosII|filter:filter_0|Add11~37
ZB1L358_adder_eqn = ( !ZB1L230 $ (!ZB1L294 $ (ZB1L422)) ) + ( ZB1L356 ) + ( ZB1L355 );
ZB1L358 = SUM(ZB1L358_adder_eqn);

--ZB1L359 is nios_system:NiosII|filter:filter_0|Add11~38
ZB1L359_adder_eqn = ( !ZB1L230 $ (!ZB1L294 $ (ZB1L422)) ) + ( ZB1L356 ) + ( ZB1L355 );
ZB1L359 = CARRY(ZB1L359_adder_eqn);

--ZB1L360 is nios_system:NiosII|filter:filter_0|Add11~39
ZB1L360_share_eqn = (!ZB1L230 & (ZB1L294 & ZB1L422)) # (ZB1L230 & ((ZB1L422) # (ZB1L294)));
ZB1L360 = SHARE(ZB1L360_share_eqn);


--ZB1L38 is nios_system:NiosII|filter:filter_0|Add0~37
ZB1L38_adder_eqn = ( !ZB1L486 $ (!MD1_result[18] $ (MD2_result[18])) ) + ( ZB1L36 ) + ( ZB1L35 );
ZB1L38 = SUM(ZB1L38_adder_eqn);

--ZB1L39 is nios_system:NiosII|filter:filter_0|Add0~38
ZB1L39_adder_eqn = ( !ZB1L486 $ (!MD1_result[18] $ (MD2_result[18])) ) + ( ZB1L36 ) + ( ZB1L35 );
ZB1L39 = CARRY(ZB1L39_adder_eqn);

--ZB1L40 is nios_system:NiosII|filter:filter_0|Add0~39
ZB1L40_share_eqn = (!ZB1L486 & (MD1_result[18] & MD2_result[18])) # (ZB1L486 & ((MD2_result[18]) # (MD1_result[18])));
ZB1L40 = SHARE(ZB1L40_share_eqn);


--ZB1L166 is nios_system:NiosII|filter:filter_0|Add3~101
ZB1L166_adder_eqn = ( !MD3_result[18] $ (!MD4_result[18] $ (MD5_result[18])) ) + ( ZB1L164 ) + ( ZB1L163 );
ZB1L166 = SUM(ZB1L166_adder_eqn);

--ZB1L167 is nios_system:NiosII|filter:filter_0|Add3~102
ZB1L167_adder_eqn = ( !MD3_result[18] $ (!MD4_result[18] $ (MD5_result[18])) ) + ( ZB1L164 ) + ( ZB1L163 );
ZB1L167 = CARRY(ZB1L167_adder_eqn);

--ZB1L168 is nios_system:NiosII|filter:filter_0|Add3~103
ZB1L168_share_eqn = (!MD3_result[18] & (MD4_result[18] & MD5_result[18])) # (MD3_result[18] & ((MD5_result[18]) # (MD4_result[18])));
ZB1L168 = SHARE(ZB1L168_share_eqn);


--ZB1L362 is nios_system:NiosII|filter:filter_0|Add11~41
ZB1L362_adder_eqn = ( !ZB1L234 $ (!ZB1L298 $ (ZB1L426)) ) + ( ZB1L360 ) + ( ZB1L359 );
ZB1L362 = SUM(ZB1L362_adder_eqn);

--ZB1L363 is nios_system:NiosII|filter:filter_0|Add11~42
ZB1L363_adder_eqn = ( !ZB1L234 $ (!ZB1L298 $ (ZB1L426)) ) + ( ZB1L360 ) + ( ZB1L359 );
ZB1L363 = CARRY(ZB1L363_adder_eqn);

--ZB1L364 is nios_system:NiosII|filter:filter_0|Add11~43
ZB1L364_share_eqn = (!ZB1L234 & (ZB1L298 & ZB1L426)) # (ZB1L234 & ((ZB1L426) # (ZB1L298)));
ZB1L364 = SHARE(ZB1L364_share_eqn);


--ZB1L42 is nios_system:NiosII|filter:filter_0|Add0~41
ZB1L42_adder_eqn = ( !ZB1L490 $ (!MD1_result[19] $ (MD2_result[19])) ) + ( ZB1L40 ) + ( ZB1L39 );
ZB1L42 = SUM(ZB1L42_adder_eqn);

--ZB1L43 is nios_system:NiosII|filter:filter_0|Add0~42
ZB1L43_adder_eqn = ( !ZB1L490 $ (!MD1_result[19] $ (MD2_result[19])) ) + ( ZB1L40 ) + ( ZB1L39 );
ZB1L43 = CARRY(ZB1L43_adder_eqn);

--ZB1L44 is nios_system:NiosII|filter:filter_0|Add0~43
ZB1L44_share_eqn = (!ZB1L490 & (MD1_result[19] & MD2_result[19])) # (ZB1L490 & ((MD2_result[19]) # (MD1_result[19])));
ZB1L44 = SHARE(ZB1L44_share_eqn);


--ZB1L170 is nios_system:NiosII|filter:filter_0|Add3~105
ZB1L170_adder_eqn = ( !MD3_result[19] $ (!MD4_result[19] $ (MD5_result[19])) ) + ( ZB1L168 ) + ( ZB1L167 );
ZB1L170 = SUM(ZB1L170_adder_eqn);

--ZB1L171 is nios_system:NiosII|filter:filter_0|Add3~106
ZB1L171_adder_eqn = ( !MD3_result[19] $ (!MD4_result[19] $ (MD5_result[19])) ) + ( ZB1L168 ) + ( ZB1L167 );
ZB1L171 = CARRY(ZB1L171_adder_eqn);

--ZB1L172 is nios_system:NiosII|filter:filter_0|Add3~107
ZB1L172_share_eqn = (!MD3_result[19] & (MD4_result[19] & MD5_result[19])) # (MD3_result[19] & ((MD5_result[19]) # (MD4_result[19])));
ZB1L172 = SHARE(ZB1L172_share_eqn);


--ZB1L366 is nios_system:NiosII|filter:filter_0|Add11~45
ZB1L366_adder_eqn = ( !ZB1L238 $ (!ZB1L302 $ (ZB1L430)) ) + ( ZB1L364 ) + ( ZB1L363 );
ZB1L366 = SUM(ZB1L366_adder_eqn);

--ZB1L367 is nios_system:NiosII|filter:filter_0|Add11~46
ZB1L367_adder_eqn = ( !ZB1L238 $ (!ZB1L302 $ (ZB1L430)) ) + ( ZB1L364 ) + ( ZB1L363 );
ZB1L367 = CARRY(ZB1L367_adder_eqn);

--ZB1L368 is nios_system:NiosII|filter:filter_0|Add11~47
ZB1L368_share_eqn = (!ZB1L238 & (ZB1L302 & ZB1L430)) # (ZB1L238 & ((ZB1L430) # (ZB1L302)));
ZB1L368 = SHARE(ZB1L368_share_eqn);


--ZB1L46 is nios_system:NiosII|filter:filter_0|Add0~45
ZB1L46_adder_eqn = ( !ZB1L494 $ (!MD1_result[20] $ (MD2_result[20])) ) + ( ZB1L44 ) + ( ZB1L43 );
ZB1L46 = SUM(ZB1L46_adder_eqn);

--ZB1L47 is nios_system:NiosII|filter:filter_0|Add0~46
ZB1L47_adder_eqn = ( !ZB1L494 $ (!MD1_result[20] $ (MD2_result[20])) ) + ( ZB1L44 ) + ( ZB1L43 );
ZB1L47 = CARRY(ZB1L47_adder_eqn);

--ZB1L48 is nios_system:NiosII|filter:filter_0|Add0~47
ZB1L48_share_eqn = (!ZB1L494 & (MD1_result[20] & MD2_result[20])) # (ZB1L494 & ((MD2_result[20]) # (MD1_result[20])));
ZB1L48 = SHARE(ZB1L48_share_eqn);


--ZB1L174 is nios_system:NiosII|filter:filter_0|Add3~109
ZB1L174_adder_eqn = ( !MD3_result[20] $ (!MD4_result[20] $ (MD5_result[20])) ) + ( ZB1L172 ) + ( ZB1L171 );
ZB1L174 = SUM(ZB1L174_adder_eqn);

--ZB1L175 is nios_system:NiosII|filter:filter_0|Add3~110
ZB1L175_adder_eqn = ( !MD3_result[20] $ (!MD4_result[20] $ (MD5_result[20])) ) + ( ZB1L172 ) + ( ZB1L171 );
ZB1L175 = CARRY(ZB1L175_adder_eqn);

--ZB1L176 is nios_system:NiosII|filter:filter_0|Add3~111
ZB1L176_share_eqn = (!MD3_result[20] & (MD4_result[20] & MD5_result[20])) # (MD3_result[20] & ((MD5_result[20]) # (MD4_result[20])));
ZB1L176 = SHARE(ZB1L176_share_eqn);


--ZB1L370 is nios_system:NiosII|filter:filter_0|Add11~49
ZB1L370_adder_eqn = ( !ZB1L242 $ (!ZB1L306 $ (ZB1L434)) ) + ( ZB1L368 ) + ( ZB1L367 );
ZB1L370 = SUM(ZB1L370_adder_eqn);

--ZB1L371 is nios_system:NiosII|filter:filter_0|Add11~50
ZB1L371_adder_eqn = ( !ZB1L242 $ (!ZB1L306 $ (ZB1L434)) ) + ( ZB1L368 ) + ( ZB1L367 );
ZB1L371 = CARRY(ZB1L371_adder_eqn);

--ZB1L372 is nios_system:NiosII|filter:filter_0|Add11~51
ZB1L372_share_eqn = (!ZB1L242 & (ZB1L306 & ZB1L434)) # (ZB1L242 & ((ZB1L434) # (ZB1L306)));
ZB1L372 = SHARE(ZB1L372_share_eqn);


--ZB1L50 is nios_system:NiosII|filter:filter_0|Add0~49
ZB1L50_adder_eqn = ( !ZB1L498 $ (!MD1_result[21] $ (MD2_result[21])) ) + ( ZB1L48 ) + ( ZB1L47 );
ZB1L50 = SUM(ZB1L50_adder_eqn);

--ZB1L51 is nios_system:NiosII|filter:filter_0|Add0~50
ZB1L51_adder_eqn = ( !ZB1L498 $ (!MD1_result[21] $ (MD2_result[21])) ) + ( ZB1L48 ) + ( ZB1L47 );
ZB1L51 = CARRY(ZB1L51_adder_eqn);

--ZB1L52 is nios_system:NiosII|filter:filter_0|Add0~51
ZB1L52_share_eqn = (!ZB1L498 & (MD1_result[21] & MD2_result[21])) # (ZB1L498 & ((MD2_result[21]) # (MD1_result[21])));
ZB1L52 = SHARE(ZB1L52_share_eqn);


--ZB1L178 is nios_system:NiosII|filter:filter_0|Add3~113
ZB1L178_adder_eqn = ( !MD3_result[21] $ (!MD4_result[21] $ (MD5_result[21])) ) + ( ZB1L176 ) + ( ZB1L175 );
ZB1L178 = SUM(ZB1L178_adder_eqn);

--ZB1L179 is nios_system:NiosII|filter:filter_0|Add3~114
ZB1L179_adder_eqn = ( !MD3_result[21] $ (!MD4_result[21] $ (MD5_result[21])) ) + ( ZB1L176 ) + ( ZB1L175 );
ZB1L179 = CARRY(ZB1L179_adder_eqn);

--ZB1L180 is nios_system:NiosII|filter:filter_0|Add3~115
ZB1L180_share_eqn = (!MD3_result[21] & (MD4_result[21] & MD5_result[21])) # (MD3_result[21] & ((MD5_result[21]) # (MD4_result[21])));
ZB1L180 = SHARE(ZB1L180_share_eqn);


--ZB1L374 is nios_system:NiosII|filter:filter_0|Add11~53
ZB1L374_adder_eqn = ( !ZB1L246 $ (!ZB1L310 $ (ZB1L438)) ) + ( ZB1L372 ) + ( ZB1L371 );
ZB1L374 = SUM(ZB1L374_adder_eqn);

--ZB1L375 is nios_system:NiosII|filter:filter_0|Add11~54
ZB1L375_adder_eqn = ( !ZB1L246 $ (!ZB1L310 $ (ZB1L438)) ) + ( ZB1L372 ) + ( ZB1L371 );
ZB1L375 = CARRY(ZB1L375_adder_eqn);

--ZB1L376 is nios_system:NiosII|filter:filter_0|Add11~55
ZB1L376_share_eqn = (!ZB1L246 & (ZB1L310 & ZB1L438)) # (ZB1L246 & ((ZB1L438) # (ZB1L310)));
ZB1L376 = SHARE(ZB1L376_share_eqn);


--ZB1L54 is nios_system:NiosII|filter:filter_0|Add0~53
ZB1L54_adder_eqn = ( !ZB1L502 $ (!MD1_result[22] $ (MD2_result[22])) ) + ( ZB1L52 ) + ( ZB1L51 );
ZB1L54 = SUM(ZB1L54_adder_eqn);

--ZB1L55 is nios_system:NiosII|filter:filter_0|Add0~54
ZB1L55_adder_eqn = ( !ZB1L502 $ (!MD1_result[22] $ (MD2_result[22])) ) + ( ZB1L52 ) + ( ZB1L51 );
ZB1L55 = CARRY(ZB1L55_adder_eqn);

--ZB1L56 is nios_system:NiosII|filter:filter_0|Add0~55
ZB1L56_share_eqn = (!ZB1L502 & (MD1_result[22] & MD2_result[22])) # (ZB1L502 & ((MD2_result[22]) # (MD1_result[22])));
ZB1L56 = SHARE(ZB1L56_share_eqn);


--ZB1L182 is nios_system:NiosII|filter:filter_0|Add3~117
ZB1L182_adder_eqn = ( !MD3_result[22] $ (!MD4_result[22] $ (MD5_result[22])) ) + ( ZB1L180 ) + ( ZB1L179 );
ZB1L182 = SUM(ZB1L182_adder_eqn);

--ZB1L183 is nios_system:NiosII|filter:filter_0|Add3~118
ZB1L183_adder_eqn = ( !MD3_result[22] $ (!MD4_result[22] $ (MD5_result[22])) ) + ( ZB1L180 ) + ( ZB1L179 );
ZB1L183 = CARRY(ZB1L183_adder_eqn);

--ZB1L184 is nios_system:NiosII|filter:filter_0|Add3~119
ZB1L184_share_eqn = (!MD3_result[22] & (MD4_result[22] & MD5_result[22])) # (MD3_result[22] & ((MD5_result[22]) # (MD4_result[22])));
ZB1L184 = SHARE(ZB1L184_share_eqn);


--ZB1L378 is nios_system:NiosII|filter:filter_0|Add11~57
ZB1L378_adder_eqn = ( !ZB1L250 $ (!ZB1L314 $ (ZB1L442)) ) + ( ZB1L376 ) + ( ZB1L375 );
ZB1L378 = SUM(ZB1L378_adder_eqn);

--ZB1L379 is nios_system:NiosII|filter:filter_0|Add11~58
ZB1L379_adder_eqn = ( !ZB1L250 $ (!ZB1L314 $ (ZB1L442)) ) + ( ZB1L376 ) + ( ZB1L375 );
ZB1L379 = CARRY(ZB1L379_adder_eqn);

--ZB1L380 is nios_system:NiosII|filter:filter_0|Add11~59
ZB1L380_share_eqn = (!ZB1L250 & (ZB1L314 & ZB1L442)) # (ZB1L250 & ((ZB1L442) # (ZB1L314)));
ZB1L380 = SHARE(ZB1L380_share_eqn);


--ZB1L58 is nios_system:NiosII|filter:filter_0|Add0~57
ZB1L58_adder_eqn = ( !ZB1L506 $ (!MD1_result[23] $ (MD2_result[23])) ) + ( ZB1L56 ) + ( ZB1L55 );
ZB1L58 = SUM(ZB1L58_adder_eqn);

--ZB1L59 is nios_system:NiosII|filter:filter_0|Add0~58
ZB1L59_adder_eqn = ( !ZB1L506 $ (!MD1_result[23] $ (MD2_result[23])) ) + ( ZB1L56 ) + ( ZB1L55 );
ZB1L59 = CARRY(ZB1L59_adder_eqn);

--ZB1L60 is nios_system:NiosII|filter:filter_0|Add0~59
ZB1L60_share_eqn = (!ZB1L506 & (MD1_result[23] & MD2_result[23])) # (ZB1L506 & ((MD2_result[23]) # (MD1_result[23])));
ZB1L60 = SHARE(ZB1L60_share_eqn);


--ZB1L186 is nios_system:NiosII|filter:filter_0|Add3~121
ZB1L186_adder_eqn = ( !MD3_result[23] $ (!MD4_result[23] $ (MD5_result[23])) ) + ( ZB1L184 ) + ( ZB1L183 );
ZB1L186 = SUM(ZB1L186_adder_eqn);

--ZB1L187 is nios_system:NiosII|filter:filter_0|Add3~122
ZB1L187_adder_eqn = ( !MD3_result[23] $ (!MD4_result[23] $ (MD5_result[23])) ) + ( ZB1L184 ) + ( ZB1L183 );
ZB1L187 = CARRY(ZB1L187_adder_eqn);

--ZB1L188 is nios_system:NiosII|filter:filter_0|Add3~123
ZB1L188_share_eqn = (!MD3_result[23] & (MD4_result[23] & MD5_result[23])) # (MD3_result[23] & ((MD5_result[23]) # (MD4_result[23])));
ZB1L188 = SHARE(ZB1L188_share_eqn);


--ZB1L382 is nios_system:NiosII|filter:filter_0|Add11~61
ZB1L382_adder_eqn = ( !ZB1L254 $ (!ZB1L318 $ (ZB1L446)) ) + ( ZB1L380 ) + ( ZB1L379 );
ZB1L382 = SUM(ZB1L382_adder_eqn);

--ZB1L383 is nios_system:NiosII|filter:filter_0|Add11~62
ZB1L383_adder_eqn = ( !ZB1L254 $ (!ZB1L318 $ (ZB1L446)) ) + ( ZB1L380 ) + ( ZB1L379 );
ZB1L383 = CARRY(ZB1L383_adder_eqn);

--ZB1L384 is nios_system:NiosII|filter:filter_0|Add11~63
ZB1L384_share_eqn = (!ZB1L254 & (ZB1L318 & ZB1L446)) # (ZB1L254 & ((ZB1L446) # (ZB1L318)));
ZB1L384 = SHARE(ZB1L384_share_eqn);


--ZB1L62 is nios_system:NiosII|filter:filter_0|Add0~61
ZB1L62_adder_eqn = ( !ZB1L510 $ (!MD1_result[24] $ (MD2_result[24])) ) + ( ZB1L60 ) + ( ZB1L59 );
ZB1L62 = SUM(ZB1L62_adder_eqn);

--ZB1L63 is nios_system:NiosII|filter:filter_0|Add0~62
ZB1L63_adder_eqn = ( !ZB1L510 $ (!MD1_result[24] $ (MD2_result[24])) ) + ( ZB1L60 ) + ( ZB1L59 );
ZB1L63 = CARRY(ZB1L63_adder_eqn);

--ZB1L64 is nios_system:NiosII|filter:filter_0|Add0~63
ZB1L64_share_eqn = (!ZB1L510 & (MD1_result[24] & MD2_result[24])) # (ZB1L510 & ((MD2_result[24]) # (MD1_result[24])));
ZB1L64 = SHARE(ZB1L64_share_eqn);


--ZB1L190 is nios_system:NiosII|filter:filter_0|Add3~125
ZB1L190_adder_eqn = ( !MD3_result[24] $ (!MD4_result[24] $ (MD5_result[24])) ) + ( ZB1L188 ) + ( ZB1L187 );
ZB1L190 = SUM(ZB1L190_adder_eqn);

--ZB1L191 is nios_system:NiosII|filter:filter_0|Add3~126
ZB1L191_adder_eqn = ( !MD3_result[24] $ (!MD4_result[24] $ (MD5_result[24])) ) + ( ZB1L188 ) + ( ZB1L187 );
ZB1L191 = CARRY(ZB1L191_adder_eqn);

--ZB1L192 is nios_system:NiosII|filter:filter_0|Add3~127
ZB1L192_share_eqn = (!MD3_result[24] & (MD4_result[24] & MD5_result[24])) # (MD3_result[24] & ((MD5_result[24]) # (MD4_result[24])));
ZB1L192 = SHARE(ZB1L192_share_eqn);


--HF1_R_ctrl_st is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

HF1_R_ctrl_st = DFFEAS(HF1L294, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , !HF1_D_iw[2],  );


--HE4_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]
--register power-up is low

HE4_byteen_reg[1] = DFFEAS(HF1_d_byteenable[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]
--register power-up is low

HE4_byteen_reg[0] = DFFEAS(HF1_d_byteenable[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--YB1_s_serial_transfer.STATE_6_POST_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ
--register power-up is low

YB1_s_serial_transfer.STATE_6_POST_READ = DFFEAS(YB1L5, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HF1_F_pc[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[21]
--register power-up is low

HF1_F_pc[21] = DFFEAS(HF1L709, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[20]
--register power-up is low

HF1_F_pc[20] = DFFEAS(HF1L708, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[18]
--register power-up is low

HF1_F_pc[18] = DFFEAS(HF1L706, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[17]
--register power-up is low

HF1_F_pc[17] = DFFEAS(HF1L705, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

HF1_F_pc[13] = DFFEAS(HF1L701, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[15]
--register power-up is low

HF1_F_pc[15] = DFFEAS(HF1L703, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

HF1_F_pc[12] = DFFEAS(HF1L700, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

HF1_F_pc[11] = DFFEAS(HF1L699, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

HF1_F_pc[10] = DFFEAS(HF1L698, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

HF1_F_pc[9] = DFFEAS(HF1L697, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[16]
--register power-up is low

HF1_F_pc[16] = DFFEAS(HF1L704, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[19]
--register power-up is low

HF1_F_pc[19] = DFFEAS(HF1L707, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[23]
--register power-up is low

HF1_F_pc[23] = DFFEAS(HF1L711, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[22]
--register power-up is low

HF1_F_pc[22] = DFFEAS(HF1L710, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--UE4_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

UE4_burst_uncompress_address_base[1] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4L2, YD4_mem[0][19],  ,  , !YD4_mem[0][52]);


--UE4_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

UE4_burst_uncompress_address_offset[1] = DFFEAS(UE4L2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4L2, A1L463,  ,  , !YD4_mem[0][52]);


--YD9_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]
--register power-up is low

YD9_mem[0][87] = DFFEAS(XD9L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L1, YD9_mem[1][87],  ,  , YD9_mem_used[1]);


--YD9_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]
--register power-up is low

YD9_mem[0][88] = DFFEAS(HE4L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L1, YD9_mem[1][88],  ,  , YD9_mem_used[1]);


--YD9_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]
--register power-up is low

YD9_mem[0][19] = DFFEAS(HE4L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L1, YD9_mem[1][19],  ,  , YD9_mem_used[1]);


--UE9_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

UE9_burst_uncompress_address_base[1] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9L2, YD9_mem[0][19],  ,  , !YD9_mem[0][52]);


--UE9_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

UE9_burst_uncompress_address_offset[1] = DFFEAS(UE9L2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9L2, A1L463,  ,  , !YD9_mem[0][52]);


--HF1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
HF1L102_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[0]) ) + ( HF1_E_src1[0] ) + ( HF1L211 );
HF1L102 = SUM(HF1L102_adder_eqn);

--HF1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
HF1L103_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[0]) ) + ( HF1_E_src1[0] ) + ( HF1L211 );
HF1L103 = CARRY(HF1L103_adder_eqn);


--HF1_D_iw[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

HF1_D_iw[0] = DFFEAS(HF1L627, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--HF1_D_iw[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

HF1_D_iw[2] = DFFEAS(HF1L629, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--HF1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
HF1L106_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[1]) ) + ( HF1_E_src1[1] ) + ( HF1L103 );
HF1L106 = SUM(HF1L106_adder_eqn);

--HF1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
HF1L107_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[1]) ) + ( HF1_E_src1[1] ) + ( HF1L103 );
HF1L107 = CARRY(HF1L107_adder_eqn);


--HF1_E_shift_rot_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

HF1_E_shift_rot_result[5] = DFFEAS(HF1L479, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[5],  ,  , HF1_E_new_inst);


--HF1_E_src2[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

HF1_E_src2[5] = DFFEAS(HF1_D_iw[11], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[5],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
HF1L110_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[5]) ) + ( HF1_E_src1[5] ) + ( HF1L207 );
HF1L110 = SUM(HF1L110_adder_eqn);

--HF1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
HF1L111_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[5]) ) + ( HF1_E_src1[5] ) + ( HF1L207 );
HF1L111 = CARRY(HF1L111_adder_eqn);


--HF1_E_shift_rot_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

HF1_E_shift_rot_result[22] = DFFEAS(HF1L496, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[22],  ,  , HF1_E_new_inst);


--HF1_E_src2[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

HF1_E_src2[22] = DFFEAS(HF1L795, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
HF1L114_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[22]) ) + ( HF1_E_src1[22] ) + ( HF1L147 );
HF1L114 = SUM(HF1L114_adder_eqn);

--HF1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
HF1L115_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[22]) ) + ( HF1_E_src1[22] ) + ( HF1L147 );
HF1L115 = CARRY(HF1L115_adder_eqn);


--HF1_E_shift_rot_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

HF1_E_shift_rot_result[23] = DFFEAS(HF1L497, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[23],  ,  , HF1_E_new_inst);


--HF1_E_src2[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

HF1_E_src2[23] = DFFEAS(HF1L796, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
HF1L118_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[23]) ) + ( HF1_E_src1[23] ) + ( HF1L115 );
HF1L118 = SUM(HF1L118_adder_eqn);

--HF1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
HF1L119_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[23]) ) + ( HF1_E_src1[23] ) + ( HF1L115 );
HF1L119 = CARRY(HF1L119_adder_eqn);


--HF1_E_shift_rot_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

HF1_E_shift_rot_result[24] = DFFEAS(HF1L498, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[24],  ,  , HF1_E_new_inst);


--HF1_E_src2[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

HF1_E_src2[24] = DFFEAS(HF1L797, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
HF1L122_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[24]) ) + ( HF1_E_src1[24] ) + ( HF1L119 );
HF1L122 = SUM(HF1L122_adder_eqn);

--HF1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
HF1L123_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[24]) ) + ( HF1_E_src1[24] ) + ( HF1L119 );
HF1L123 = CARRY(HF1L123_adder_eqn);


--HF1_E_shift_rot_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

HF1_E_shift_rot_result[25] = DFFEAS(HF1L499, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[25],  ,  , HF1_E_new_inst);


--HF1_E_src2[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

HF1_E_src2[25] = DFFEAS(HF1L798, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
HF1L126_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[25]) ) + ( HF1_E_src1[25] ) + ( HF1L123 );
HF1L126 = SUM(HF1L126_adder_eqn);

--HF1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
HF1L127_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[25]) ) + ( HF1_E_src1[25] ) + ( HF1L123 );
HF1L127 = CARRY(HF1L127_adder_eqn);


--HF1_E_shift_rot_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

HF1_E_shift_rot_result[26] = DFFEAS(HF1L500, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[26],  ,  , HF1_E_new_inst);


--HF1_E_src2[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

HF1_E_src2[26] = DFFEAS(HF1L799, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
HF1L130_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[26]) ) + ( HF1_E_src1[26] ) + ( HF1L127 );
HF1L130 = SUM(HF1L130_adder_eqn);

--HF1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
HF1L131_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[26]) ) + ( HF1_E_src1[26] ) + ( HF1L127 );
HF1L131 = CARRY(HF1L131_adder_eqn);


--HF1_E_shift_rot_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

HF1_E_shift_rot_result[18] = DFFEAS(HF1L492, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[18],  ,  , HF1_E_new_inst);


--HF1_E_src2[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

HF1_E_src2[18] = DFFEAS(HF1L791, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
HF1L134_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[18]) ) + ( HF1_E_src1[18] ) + ( HF1L167 );
HF1L134 = SUM(HF1L134_adder_eqn);

--HF1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
HF1L135_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[18]) ) + ( HF1_E_src1[18] ) + ( HF1L167 );
HF1L135 = CARRY(HF1L135_adder_eqn);


--HF1_E_shift_rot_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

HF1_E_shift_rot_result[19] = DFFEAS(HF1L493, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[19],  ,  , HF1_E_new_inst);


--HF1_E_src2[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

HF1_E_src2[19] = DFFEAS(HF1L792, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
HF1L138_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[19]) ) + ( HF1_E_src1[19] ) + ( HF1L135 );
HF1L138 = SUM(HF1L138_adder_eqn);

--HF1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
HF1L139_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[19]) ) + ( HF1_E_src1[19] ) + ( HF1L135 );
HF1L139 = CARRY(HF1L139_adder_eqn);


--HF1_E_shift_rot_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

HF1_E_shift_rot_result[20] = DFFEAS(HF1L494, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[20],  ,  , HF1_E_new_inst);


--HF1_E_src2[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

HF1_E_src2[20] = DFFEAS(HF1L793, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
HF1L142_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[20]) ) + ( HF1_E_src1[20] ) + ( HF1L139 );
HF1L142 = SUM(HF1L142_adder_eqn);

--HF1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
HF1L143_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[20]) ) + ( HF1_E_src1[20] ) + ( HF1L139 );
HF1L143 = CARRY(HF1L143_adder_eqn);


--HF1_E_shift_rot_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

HF1_E_shift_rot_result[21] = DFFEAS(HF1L495, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[21],  ,  , HF1_E_new_inst);


--HF1_E_src2[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

HF1_E_src2[21] = DFFEAS(HF1L794, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
HF1L146_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[21]) ) + ( HF1_E_src1[21] ) + ( HF1L143 );
HF1L146 = SUM(HF1L146_adder_eqn);

--HF1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
HF1L147_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[21]) ) + ( HF1_E_src1[21] ) + ( HF1L143 );
HF1L147 = CARRY(HF1L147_adder_eqn);


--HF1_E_shift_rot_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

HF1_E_shift_rot_result[13] = DFFEAS(HF1L487, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[13],  ,  , HF1_E_new_inst);


--HF1_E_src2[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

HF1_E_src2[13] = DFFEAS(HF1_D_iw[19], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[13],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
HF1L150_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[13]) ) + ( HF1_E_src1[13] ) + ( HF1L175 );
HF1L150 = SUM(HF1L150_adder_eqn);

--HF1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
HF1L151_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[13]) ) + ( HF1_E_src1[13] ) + ( HF1L175 );
HF1L151 = CARRY(HF1L151_adder_eqn);


--HF1_E_shift_rot_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

HF1_E_shift_rot_result[14] = DFFEAS(HF1L488, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[14],  ,  , HF1_E_new_inst);


--HF1_E_src2[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

HF1_E_src2[14] = DFFEAS(HF1_D_iw[20], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[14],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
HF1L154_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[14]) ) + ( HF1_E_src1[14] ) + ( HF1L151 );
HF1L154 = SUM(HF1L154_adder_eqn);

--HF1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
HF1L155_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[14]) ) + ( HF1_E_src1[14] ) + ( HF1L151 );
HF1L155 = CARRY(HF1L155_adder_eqn);


--HF1_E_shift_rot_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

HF1_E_shift_rot_result[15] = DFFEAS(HF1L489, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[15],  ,  , HF1_E_new_inst);


--HF1_E_src2[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

HF1_E_src2[15] = DFFEAS(HF1_D_iw[21], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[15],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
HF1L158_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[15]) ) + ( HF1_E_src1[15] ) + ( HF1L155 );
HF1L158 = SUM(HF1L158_adder_eqn);

--HF1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
HF1L159_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[15]) ) + ( HF1_E_src1[15] ) + ( HF1L155 );
HF1L159 = CARRY(HF1L159_adder_eqn);


--HF1_E_shift_rot_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

HF1_E_shift_rot_result[16] = DFFEAS(HF1L490, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[16],  ,  , HF1_E_new_inst);


--HF1_E_src2[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

HF1_E_src2[16] = DFFEAS(HF1L789, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
HF1L162_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[16]) ) + ( HF1_E_src1[16] ) + ( HF1L159 );
HF1L162 = SUM(HF1L162_adder_eqn);

--HF1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
HF1L163_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[16]) ) + ( HF1_E_src1[16] ) + ( HF1L159 );
HF1L163 = CARRY(HF1L163_adder_eqn);


--HF1_E_shift_rot_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

HF1_E_shift_rot_result[17] = DFFEAS(HF1L491, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[17],  ,  , HF1_E_new_inst);


--HF1_E_src2[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

HF1_E_src2[17] = DFFEAS(HF1L790, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
HF1L166_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[17]) ) + ( HF1_E_src1[17] ) + ( HF1L163 );
HF1L166 = SUM(HF1L166_adder_eqn);

--HF1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
HF1L167_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[17]) ) + ( HF1_E_src1[17] ) + ( HF1L163 );
HF1L167 = CARRY(HF1L167_adder_eqn);


--HF1_E_shift_rot_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

HF1_E_shift_rot_result[11] = DFFEAS(HF1L485, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[11],  ,  , HF1_E_new_inst);


--HF1_E_src2[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

HF1_E_src2[11] = DFFEAS(HF1_D_iw[17], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[11],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
HF1L170_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[11]) ) + ( HF1_E_src1[11] ) + ( HF1L191 );
HF1L170 = SUM(HF1L170_adder_eqn);

--HF1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
HF1L171_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[11]) ) + ( HF1_E_src1[11] ) + ( HF1L191 );
HF1L171 = CARRY(HF1L171_adder_eqn);


--HF1_E_shift_rot_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

HF1_E_shift_rot_result[12] = DFFEAS(HF1L486, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[12],  ,  , HF1_E_new_inst);


--HF1_E_src2[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

HF1_E_src2[12] = DFFEAS(HF1_D_iw[18], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[12],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
HF1L174_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[12]) ) + ( HF1_E_src1[12] ) + ( HF1L171 );
HF1L174 = SUM(HF1L174_adder_eqn);

--HF1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
HF1L175_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[12]) ) + ( HF1_E_src1[12] ) + ( HF1L171 );
HF1L175 = CARRY(HF1L175_adder_eqn);


--HF1_E_shift_rot_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

HF1_E_shift_rot_result[7] = DFFEAS(HF1L481, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[7],  ,  , HF1_E_new_inst);


--HF1_E_src2[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

HF1_E_src2[7] = DFFEAS(HF1_D_iw[13], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[7],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
HF1L178_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[7]) ) + ( HF1_E_src1[7] ) + ( HF1L199 );
HF1L178 = SUM(HF1L178_adder_eqn);

--HF1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
HF1L179_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[7]) ) + ( HF1_E_src1[7] ) + ( HF1L199 );
HF1L179 = CARRY(HF1L179_adder_eqn);


--HF1_E_shift_rot_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

HF1_E_shift_rot_result[8] = DFFEAS(HF1L482, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[8],  ,  , HF1_E_new_inst);


--HF1_E_src2[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

HF1_E_src2[8] = DFFEAS(HF1_D_iw[14], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[8],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
HF1L182_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[8]) ) + ( HF1_E_src1[8] ) + ( HF1L179 );
HF1L182 = SUM(HF1L182_adder_eqn);

--HF1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
HF1L183_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[8]) ) + ( HF1_E_src1[8] ) + ( HF1L179 );
HF1L183 = CARRY(HF1L183_adder_eqn);


--HF1_E_shift_rot_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

HF1_E_shift_rot_result[9] = DFFEAS(HF1L483, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[9],  ,  , HF1_E_new_inst);


--HF1_E_src2[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

HF1_E_src2[9] = DFFEAS(HF1_D_iw[15], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[9],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
HF1L186_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[9]) ) + ( HF1_E_src1[9] ) + ( HF1L183 );
HF1L186 = SUM(HF1L186_adder_eqn);

--HF1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
HF1L187_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[9]) ) + ( HF1_E_src1[9] ) + ( HF1L183 );
HF1L187 = CARRY(HF1L187_adder_eqn);


--HF1_E_shift_rot_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

HF1_E_shift_rot_result[10] = DFFEAS(HF1L484, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[10],  ,  , HF1_E_new_inst);


--HF1_E_src2[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

HF1_E_src2[10] = DFFEAS(HF1_D_iw[16], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[10],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
HF1L190_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[10]) ) + ( HF1_E_src1[10] ) + ( HF1L187 );
HF1L190 = SUM(HF1L190_adder_eqn);

--HF1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
HF1L191_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[10]) ) + ( HF1_E_src1[10] ) + ( HF1L187 );
HF1L191 = CARRY(HF1L191_adder_eqn);


--HF1_E_shift_rot_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

HF1_E_shift_rot_result[3] = DFFEAS(HF1L477, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[3],  ,  , HF1_E_new_inst);


--HF1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
HF1L194_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[3]) ) + ( HF1_E_src1[3] ) + ( HF1L203 );
HF1L194 = SUM(HF1L194_adder_eqn);

--HF1L195 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
HF1L195_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[3]) ) + ( HF1_E_src1[3] ) + ( HF1L203 );
HF1L195 = CARRY(HF1L195_adder_eqn);


--HF1_E_shift_rot_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

HF1_E_shift_rot_result[6] = DFFEAS(HF1L480, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[6],  ,  , HF1_E_new_inst);


--HF1_E_src2[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

HF1_E_src2[6] = DFFEAS(HF1_D_iw[12], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[6],  , HF1L555, !HF1_R_src2_use_imm);


--HF1L198 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
HF1L198_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[6]) ) + ( HF1_E_src1[6] ) + ( HF1L111 );
HF1L198 = SUM(HF1L198_adder_eqn);

--HF1L199 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
HF1L199_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[6]) ) + ( HF1_E_src1[6] ) + ( HF1L111 );
HF1L199 = CARRY(HF1L199_adder_eqn);


--HF1_E_shift_rot_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

HF1_E_shift_rot_result[2] = DFFEAS(HF1L476, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[2],  ,  , HF1_E_new_inst);


--HF1L202 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
HF1L202_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[2]) ) + ( HF1_E_src1[2] ) + ( HF1L107 );
HF1L202 = SUM(HF1L202_adder_eqn);

--HF1L203 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
HF1L203_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[2]) ) + ( HF1_E_src1[2] ) + ( HF1L107 );
HF1L203 = CARRY(HF1L203_adder_eqn);


--HF1_E_shift_rot_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

HF1_E_shift_rot_result[4] = DFFEAS(HF1L478, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[4],  ,  , HF1_E_new_inst);


--HF1L206 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
HF1L206_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[4]) ) + ( HF1_E_src1[4] ) + ( HF1L195 );
HF1L206 = SUM(HF1L206_adder_eqn);

--HF1L207 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
HF1L207_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[4]) ) + ( HF1_E_src1[4] ) + ( HF1L195 );
HF1L207 = CARRY(HF1L207_adder_eqn);


--HF1_d_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

HF1_d_writedata[16] = DFFEAS(NF2_q_b[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[16],  ,  , HF1L573);


--NF2_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[0]_PORT_A_data_in = HF1L876;
NF2_q_b[0]_PORT_A_data_in_reg = DFFE(NF2_q_b[0]_PORT_A_data_in, NF2_q_b[0]_clock_0, , , );
NF2_q_b[0]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[0]_PORT_A_address_reg = DFFE(NF2_q_b[0]_PORT_A_address, NF2_q_b[0]_clock_0, , , );
NF2_q_b[0]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[0]_PORT_B_address_reg = DFFE(NF2_q_b[0]_PORT_B_address, NF2_q_b[0]_clock_1, , , );
NF2_q_b[0]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[0]_PORT_A_write_enable_reg = DFFE(NF2_q_b[0]_PORT_A_write_enable, NF2_q_b[0]_clock_0, , , );
NF2_q_b[0]_PORT_B_read_enable = VCC;
NF2_q_b[0]_PORT_B_read_enable_reg = DFFE(NF2_q_b[0]_PORT_B_read_enable, NF2_q_b[0]_clock_1, , , );
NF2_q_b[0]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[0]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[0]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[0]_PORT_B_data_out = MEMORY(NF2_q_b[0]_PORT_A_data_in_reg, , NF2_q_b[0]_PORT_A_address_reg, NF2_q_b[0]_PORT_B_address_reg, NF2_q_b[0]_PORT_A_write_enable_reg, , , NF2_q_b[0]_PORT_B_read_enable_reg, , , NF2_q_b[0]_clock_0, NF2_q_b[0]_clock_1, NF2_q_b[0]_clock_enable_0, , , , , );
NF2_q_b[0] = NF2_q_b[0]_PORT_B_data_out[0];


--NF2_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[2]_PORT_A_data_in = HF1L881;
NF2_q_b[2]_PORT_A_data_in_reg = DFFE(NF2_q_b[2]_PORT_A_data_in, NF2_q_b[2]_clock_0, , , );
NF2_q_b[2]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[2]_PORT_A_address_reg = DFFE(NF2_q_b[2]_PORT_A_address, NF2_q_b[2]_clock_0, , , );
NF2_q_b[2]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[2]_PORT_B_address_reg = DFFE(NF2_q_b[2]_PORT_B_address, NF2_q_b[2]_clock_1, , , );
NF2_q_b[2]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[2]_PORT_A_write_enable_reg = DFFE(NF2_q_b[2]_PORT_A_write_enable, NF2_q_b[2]_clock_0, , , );
NF2_q_b[2]_PORT_B_read_enable = VCC;
NF2_q_b[2]_PORT_B_read_enable_reg = DFFE(NF2_q_b[2]_PORT_B_read_enable, NF2_q_b[2]_clock_1, , , );
NF2_q_b[2]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[2]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[2]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[2]_PORT_B_data_out = MEMORY(NF2_q_b[2]_PORT_A_data_in_reg, , NF2_q_b[2]_PORT_A_address_reg, NF2_q_b[2]_PORT_B_address_reg, NF2_q_b[2]_PORT_A_write_enable_reg, , , NF2_q_b[2]_PORT_B_read_enable_reg, , , NF2_q_b[2]_clock_0, NF2_q_b[2]_clock_1, NF2_q_b[2]_clock_enable_0, , , , , );
NF2_q_b[2] = NF2_q_b[2]_PORT_B_data_out[0];


--NF2_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[10]_PORT_A_data_in = HF1L889;
NF2_q_b[10]_PORT_A_data_in_reg = DFFE(NF2_q_b[10]_PORT_A_data_in, NF2_q_b[10]_clock_0, , , );
NF2_q_b[10]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[10]_PORT_A_address_reg = DFFE(NF2_q_b[10]_PORT_A_address, NF2_q_b[10]_clock_0, , , );
NF2_q_b[10]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[10]_PORT_B_address_reg = DFFE(NF2_q_b[10]_PORT_B_address, NF2_q_b[10]_clock_1, , , );
NF2_q_b[10]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[10]_PORT_A_write_enable_reg = DFFE(NF2_q_b[10]_PORT_A_write_enable, NF2_q_b[10]_clock_0, , , );
NF2_q_b[10]_PORT_B_read_enable = VCC;
NF2_q_b[10]_PORT_B_read_enable_reg = DFFE(NF2_q_b[10]_PORT_B_read_enable, NF2_q_b[10]_clock_1, , , );
NF2_q_b[10]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[10]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[10]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[10]_PORT_B_data_out = MEMORY(NF2_q_b[10]_PORT_A_data_in_reg, , NF2_q_b[10]_PORT_A_address_reg, NF2_q_b[10]_PORT_B_address_reg, NF2_q_b[10]_PORT_A_write_enable_reg, , , NF2_q_b[10]_PORT_B_read_enable_reg, , , NF2_q_b[10]_clock_0, NF2_q_b[10]_clock_1, NF2_q_b[10]_clock_enable_0, , , , , );
NF2_q_b[10] = NF2_q_b[10]_PORT_B_data_out[0];


--NF2_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[3]_PORT_A_data_in = HF1L882;
NF2_q_b[3]_PORT_A_data_in_reg = DFFE(NF2_q_b[3]_PORT_A_data_in, NF2_q_b[3]_clock_0, , , );
NF2_q_b[3]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[3]_PORT_A_address_reg = DFFE(NF2_q_b[3]_PORT_A_address, NF2_q_b[3]_clock_0, , , );
NF2_q_b[3]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[3]_PORT_B_address_reg = DFFE(NF2_q_b[3]_PORT_B_address, NF2_q_b[3]_clock_1, , , );
NF2_q_b[3]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[3]_PORT_A_write_enable_reg = DFFE(NF2_q_b[3]_PORT_A_write_enable, NF2_q_b[3]_clock_0, , , );
NF2_q_b[3]_PORT_B_read_enable = VCC;
NF2_q_b[3]_PORT_B_read_enable_reg = DFFE(NF2_q_b[3]_PORT_B_read_enable, NF2_q_b[3]_clock_1, , , );
NF2_q_b[3]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[3]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[3]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[3]_PORT_B_data_out = MEMORY(NF2_q_b[3]_PORT_A_data_in_reg, , NF2_q_b[3]_PORT_A_address_reg, NF2_q_b[3]_PORT_B_address_reg, NF2_q_b[3]_PORT_A_write_enable_reg, , , NF2_q_b[3]_PORT_B_read_enable_reg, , , NF2_q_b[3]_clock_0, NF2_q_b[3]_clock_1, NF2_q_b[3]_clock_enable_0, , , , , );
NF2_q_b[3] = NF2_q_b[3]_PORT_B_data_out[0];


--NF2_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[11]_PORT_A_data_in = HF1L890;
NF2_q_b[11]_PORT_A_data_in_reg = DFFE(NF2_q_b[11]_PORT_A_data_in, NF2_q_b[11]_clock_0, , , );
NF2_q_b[11]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[11]_PORT_A_address_reg = DFFE(NF2_q_b[11]_PORT_A_address, NF2_q_b[11]_clock_0, , , );
NF2_q_b[11]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[11]_PORT_B_address_reg = DFFE(NF2_q_b[11]_PORT_B_address, NF2_q_b[11]_clock_1, , , );
NF2_q_b[11]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[11]_PORT_A_write_enable_reg = DFFE(NF2_q_b[11]_PORT_A_write_enable, NF2_q_b[11]_clock_0, , , );
NF2_q_b[11]_PORT_B_read_enable = VCC;
NF2_q_b[11]_PORT_B_read_enable_reg = DFFE(NF2_q_b[11]_PORT_B_read_enable, NF2_q_b[11]_clock_1, , , );
NF2_q_b[11]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[11]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[11]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[11]_PORT_B_data_out = MEMORY(NF2_q_b[11]_PORT_A_data_in_reg, , NF2_q_b[11]_PORT_A_address_reg, NF2_q_b[11]_PORT_B_address_reg, NF2_q_b[11]_PORT_A_write_enable_reg, , , NF2_q_b[11]_PORT_B_read_enable_reg, , , NF2_q_b[11]_clock_0, NF2_q_b[11]_clock_1, NF2_q_b[11]_clock_enable_0, , , , , );
NF2_q_b[11] = NF2_q_b[11]_PORT_B_data_out[0];


--NF2_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[4]_PORT_A_data_in = HF1L883;
NF2_q_b[4]_PORT_A_data_in_reg = DFFE(NF2_q_b[4]_PORT_A_data_in, NF2_q_b[4]_clock_0, , , );
NF2_q_b[4]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[4]_PORT_A_address_reg = DFFE(NF2_q_b[4]_PORT_A_address, NF2_q_b[4]_clock_0, , , );
NF2_q_b[4]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[4]_PORT_B_address_reg = DFFE(NF2_q_b[4]_PORT_B_address, NF2_q_b[4]_clock_1, , , );
NF2_q_b[4]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[4]_PORT_A_write_enable_reg = DFFE(NF2_q_b[4]_PORT_A_write_enable, NF2_q_b[4]_clock_0, , , );
NF2_q_b[4]_PORT_B_read_enable = VCC;
NF2_q_b[4]_PORT_B_read_enable_reg = DFFE(NF2_q_b[4]_PORT_B_read_enable, NF2_q_b[4]_clock_1, , , );
NF2_q_b[4]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[4]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[4]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[4]_PORT_B_data_out = MEMORY(NF2_q_b[4]_PORT_A_data_in_reg, , NF2_q_b[4]_PORT_A_address_reg, NF2_q_b[4]_PORT_B_address_reg, NF2_q_b[4]_PORT_A_write_enable_reg, , , NF2_q_b[4]_PORT_B_read_enable_reg, , , NF2_q_b[4]_clock_0, NF2_q_b[4]_clock_1, NF2_q_b[4]_clock_enable_0, , , , , );
NF2_q_b[4] = NF2_q_b[4]_PORT_B_data_out[0];


--NF2_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[12]_PORT_A_data_in = HF1L891;
NF2_q_b[12]_PORT_A_data_in_reg = DFFE(NF2_q_b[12]_PORT_A_data_in, NF2_q_b[12]_clock_0, , , );
NF2_q_b[12]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[12]_PORT_A_address_reg = DFFE(NF2_q_b[12]_PORT_A_address, NF2_q_b[12]_clock_0, , , );
NF2_q_b[12]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[12]_PORT_B_address_reg = DFFE(NF2_q_b[12]_PORT_B_address, NF2_q_b[12]_clock_1, , , );
NF2_q_b[12]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[12]_PORT_A_write_enable_reg = DFFE(NF2_q_b[12]_PORT_A_write_enable, NF2_q_b[12]_clock_0, , , );
NF2_q_b[12]_PORT_B_read_enable = VCC;
NF2_q_b[12]_PORT_B_read_enable_reg = DFFE(NF2_q_b[12]_PORT_B_read_enable, NF2_q_b[12]_clock_1, , , );
NF2_q_b[12]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[12]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[12]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[12]_PORT_B_data_out = MEMORY(NF2_q_b[12]_PORT_A_data_in_reg, , NF2_q_b[12]_PORT_A_address_reg, NF2_q_b[12]_PORT_B_address_reg, NF2_q_b[12]_PORT_A_write_enable_reg, , , NF2_q_b[12]_PORT_B_read_enable_reg, , , NF2_q_b[12]_clock_0, NF2_q_b[12]_clock_1, NF2_q_b[12]_clock_enable_0, , , , , );
NF2_q_b[12] = NF2_q_b[12]_PORT_B_data_out[0];


--NF2_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[5]_PORT_A_data_in = HF1L884;
NF2_q_b[5]_PORT_A_data_in_reg = DFFE(NF2_q_b[5]_PORT_A_data_in, NF2_q_b[5]_clock_0, , , );
NF2_q_b[5]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[5]_PORT_A_address_reg = DFFE(NF2_q_b[5]_PORT_A_address, NF2_q_b[5]_clock_0, , , );
NF2_q_b[5]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[5]_PORT_B_address_reg = DFFE(NF2_q_b[5]_PORT_B_address, NF2_q_b[5]_clock_1, , , );
NF2_q_b[5]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[5]_PORT_A_write_enable_reg = DFFE(NF2_q_b[5]_PORT_A_write_enable, NF2_q_b[5]_clock_0, , , );
NF2_q_b[5]_PORT_B_read_enable = VCC;
NF2_q_b[5]_PORT_B_read_enable_reg = DFFE(NF2_q_b[5]_PORT_B_read_enable, NF2_q_b[5]_clock_1, , , );
NF2_q_b[5]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[5]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[5]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[5]_PORT_B_data_out = MEMORY(NF2_q_b[5]_PORT_A_data_in_reg, , NF2_q_b[5]_PORT_A_address_reg, NF2_q_b[5]_PORT_B_address_reg, NF2_q_b[5]_PORT_A_write_enable_reg, , , NF2_q_b[5]_PORT_B_read_enable_reg, , , NF2_q_b[5]_clock_0, NF2_q_b[5]_clock_1, NF2_q_b[5]_clock_enable_0, , , , , );
NF2_q_b[5] = NF2_q_b[5]_PORT_B_data_out[0];


--NF2_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[13]_PORT_A_data_in = HF1L892;
NF2_q_b[13]_PORT_A_data_in_reg = DFFE(NF2_q_b[13]_PORT_A_data_in, NF2_q_b[13]_clock_0, , , );
NF2_q_b[13]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[13]_PORT_A_address_reg = DFFE(NF2_q_b[13]_PORT_A_address, NF2_q_b[13]_clock_0, , , );
NF2_q_b[13]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[13]_PORT_B_address_reg = DFFE(NF2_q_b[13]_PORT_B_address, NF2_q_b[13]_clock_1, , , );
NF2_q_b[13]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[13]_PORT_A_write_enable_reg = DFFE(NF2_q_b[13]_PORT_A_write_enable, NF2_q_b[13]_clock_0, , , );
NF2_q_b[13]_PORT_B_read_enable = VCC;
NF2_q_b[13]_PORT_B_read_enable_reg = DFFE(NF2_q_b[13]_PORT_B_read_enable, NF2_q_b[13]_clock_1, , , );
NF2_q_b[13]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[13]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[13]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[13]_PORT_B_data_out = MEMORY(NF2_q_b[13]_PORT_A_data_in_reg, , NF2_q_b[13]_PORT_A_address_reg, NF2_q_b[13]_PORT_B_address_reg, NF2_q_b[13]_PORT_A_write_enable_reg, , , NF2_q_b[13]_PORT_B_read_enable_reg, , , NF2_q_b[13]_clock_0, NF2_q_b[13]_clock_1, NF2_q_b[13]_clock_enable_0, , , , , );
NF2_q_b[13] = NF2_q_b[13]_PORT_B_data_out[0];


--NF2_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[6]_PORT_A_data_in = HF1L885;
NF2_q_b[6]_PORT_A_data_in_reg = DFFE(NF2_q_b[6]_PORT_A_data_in, NF2_q_b[6]_clock_0, , , );
NF2_q_b[6]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[6]_PORT_A_address_reg = DFFE(NF2_q_b[6]_PORT_A_address, NF2_q_b[6]_clock_0, , , );
NF2_q_b[6]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[6]_PORT_B_address_reg = DFFE(NF2_q_b[6]_PORT_B_address, NF2_q_b[6]_clock_1, , , );
NF2_q_b[6]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[6]_PORT_A_write_enable_reg = DFFE(NF2_q_b[6]_PORT_A_write_enable, NF2_q_b[6]_clock_0, , , );
NF2_q_b[6]_PORT_B_read_enable = VCC;
NF2_q_b[6]_PORT_B_read_enable_reg = DFFE(NF2_q_b[6]_PORT_B_read_enable, NF2_q_b[6]_clock_1, , , );
NF2_q_b[6]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[6]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[6]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[6]_PORT_B_data_out = MEMORY(NF2_q_b[6]_PORT_A_data_in_reg, , NF2_q_b[6]_PORT_A_address_reg, NF2_q_b[6]_PORT_B_address_reg, NF2_q_b[6]_PORT_A_write_enable_reg, , , NF2_q_b[6]_PORT_B_read_enable_reg, , , NF2_q_b[6]_clock_0, NF2_q_b[6]_clock_1, NF2_q_b[6]_clock_enable_0, , , , , );
NF2_q_b[6] = NF2_q_b[6]_PORT_B_data_out[0];


--NF2_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[14]_PORT_A_data_in = HF1L893;
NF2_q_b[14]_PORT_A_data_in_reg = DFFE(NF2_q_b[14]_PORT_A_data_in, NF2_q_b[14]_clock_0, , , );
NF2_q_b[14]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[14]_PORT_A_address_reg = DFFE(NF2_q_b[14]_PORT_A_address, NF2_q_b[14]_clock_0, , , );
NF2_q_b[14]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[14]_PORT_B_address_reg = DFFE(NF2_q_b[14]_PORT_B_address, NF2_q_b[14]_clock_1, , , );
NF2_q_b[14]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[14]_PORT_A_write_enable_reg = DFFE(NF2_q_b[14]_PORT_A_write_enable, NF2_q_b[14]_clock_0, , , );
NF2_q_b[14]_PORT_B_read_enable = VCC;
NF2_q_b[14]_PORT_B_read_enable_reg = DFFE(NF2_q_b[14]_PORT_B_read_enable, NF2_q_b[14]_clock_1, , , );
NF2_q_b[14]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[14]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[14]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[14]_PORT_B_data_out = MEMORY(NF2_q_b[14]_PORT_A_data_in_reg, , NF2_q_b[14]_PORT_A_address_reg, NF2_q_b[14]_PORT_B_address_reg, NF2_q_b[14]_PORT_A_write_enable_reg, , , NF2_q_b[14]_PORT_B_read_enable_reg, , , NF2_q_b[14]_clock_0, NF2_q_b[14]_clock_1, NF2_q_b[14]_clock_enable_0, , , , , );
NF2_q_b[14] = NF2_q_b[14]_PORT_B_data_out[0];


--NF2_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[7]_PORT_A_data_in = HF1L886;
NF2_q_b[7]_PORT_A_data_in_reg = DFFE(NF2_q_b[7]_PORT_A_data_in, NF2_q_b[7]_clock_0, , , );
NF2_q_b[7]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[7]_PORT_A_address_reg = DFFE(NF2_q_b[7]_PORT_A_address, NF2_q_b[7]_clock_0, , , );
NF2_q_b[7]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[7]_PORT_B_address_reg = DFFE(NF2_q_b[7]_PORT_B_address, NF2_q_b[7]_clock_1, , , );
NF2_q_b[7]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[7]_PORT_A_write_enable_reg = DFFE(NF2_q_b[7]_PORT_A_write_enable, NF2_q_b[7]_clock_0, , , );
NF2_q_b[7]_PORT_B_read_enable = VCC;
NF2_q_b[7]_PORT_B_read_enable_reg = DFFE(NF2_q_b[7]_PORT_B_read_enable, NF2_q_b[7]_clock_1, , , );
NF2_q_b[7]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[7]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[7]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[7]_PORT_B_data_out = MEMORY(NF2_q_b[7]_PORT_A_data_in_reg, , NF2_q_b[7]_PORT_A_address_reg, NF2_q_b[7]_PORT_B_address_reg, NF2_q_b[7]_PORT_A_write_enable_reg, , , NF2_q_b[7]_PORT_B_read_enable_reg, , , NF2_q_b[7]_clock_0, NF2_q_b[7]_clock_1, NF2_q_b[7]_clock_enable_0, , , , , );
NF2_q_b[7] = NF2_q_b[7]_PORT_B_data_out[0];


--NF2_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[15]_PORT_A_data_in = HF1L894;
NF2_q_b[15]_PORT_A_data_in_reg = DFFE(NF2_q_b[15]_PORT_A_data_in, NF2_q_b[15]_clock_0, , , );
NF2_q_b[15]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[15]_PORT_A_address_reg = DFFE(NF2_q_b[15]_PORT_A_address, NF2_q_b[15]_clock_0, , , );
NF2_q_b[15]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[15]_PORT_B_address_reg = DFFE(NF2_q_b[15]_PORT_B_address, NF2_q_b[15]_clock_1, , , );
NF2_q_b[15]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[15]_PORT_A_write_enable_reg = DFFE(NF2_q_b[15]_PORT_A_write_enable, NF2_q_b[15]_clock_0, , , );
NF2_q_b[15]_PORT_B_read_enable = VCC;
NF2_q_b[15]_PORT_B_read_enable_reg = DFFE(NF2_q_b[15]_PORT_B_read_enable, NF2_q_b[15]_clock_1, , , );
NF2_q_b[15]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[15]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[15]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[15]_PORT_B_data_out = MEMORY(NF2_q_b[15]_PORT_A_data_in_reg, , NF2_q_b[15]_PORT_A_address_reg, NF2_q_b[15]_PORT_B_address_reg, NF2_q_b[15]_PORT_A_write_enable_reg, , , NF2_q_b[15]_PORT_B_read_enable_reg, , , NF2_q_b[15]_clock_0, NF2_q_b[15]_clock_1, NF2_q_b[15]_clock_enable_0, , , , , );
NF2_q_b[15] = NF2_q_b[15]_PORT_B_data_out[0];


--HF1_d_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

HF1_d_writedata[17] = DFFEAS(NF2_q_b[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[17],  ,  , HF1L573);


--NF2_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[1]_PORT_A_data_in = HF1L880;
NF2_q_b[1]_PORT_A_data_in_reg = DFFE(NF2_q_b[1]_PORT_A_data_in, NF2_q_b[1]_clock_0, , , );
NF2_q_b[1]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[1]_PORT_A_address_reg = DFFE(NF2_q_b[1]_PORT_A_address, NF2_q_b[1]_clock_0, , , );
NF2_q_b[1]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[1]_PORT_B_address_reg = DFFE(NF2_q_b[1]_PORT_B_address, NF2_q_b[1]_clock_1, , , );
NF2_q_b[1]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[1]_PORT_A_write_enable_reg = DFFE(NF2_q_b[1]_PORT_A_write_enable, NF2_q_b[1]_clock_0, , , );
NF2_q_b[1]_PORT_B_read_enable = VCC;
NF2_q_b[1]_PORT_B_read_enable_reg = DFFE(NF2_q_b[1]_PORT_B_read_enable, NF2_q_b[1]_clock_1, , , );
NF2_q_b[1]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[1]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[1]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[1]_PORT_B_data_out = MEMORY(NF2_q_b[1]_PORT_A_data_in_reg, , NF2_q_b[1]_PORT_A_address_reg, NF2_q_b[1]_PORT_B_address_reg, NF2_q_b[1]_PORT_A_write_enable_reg, , , NF2_q_b[1]_PORT_B_read_enable_reg, , , NF2_q_b[1]_clock_0, NF2_q_b[1]_clock_1, NF2_q_b[1]_clock_enable_0, , , , , );
NF2_q_b[1] = NF2_q_b[1]_PORT_B_data_out[0];


--HF1_d_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

HF1_d_writedata[18] = DFFEAS(NF2_q_b[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[18],  ,  , HF1L573);


--HF1_d_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

HF1_d_writedata[19] = DFFEAS(NF2_q_b[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[19],  ,  , HF1L573);


--HF1_d_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

HF1_d_writedata[20] = DFFEAS(NF2_q_b[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[20],  ,  , HF1L573);


--HF1_d_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

HF1_d_writedata[21] = DFFEAS(NF2_q_b[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[21],  ,  , HF1L573);


--HF1_d_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

HF1_d_writedata[22] = DFFEAS(NF2_q_b[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[22],  ,  , HF1L573);


--HF1_d_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

HF1_d_writedata[23] = DFFEAS(NF2_q_b[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , NF2_q_b[23],  ,  , HF1L573);


--NF2_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[8]_PORT_A_data_in = HF1L887;
NF2_q_b[8]_PORT_A_data_in_reg = DFFE(NF2_q_b[8]_PORT_A_data_in, NF2_q_b[8]_clock_0, , , );
NF2_q_b[8]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[8]_PORT_A_address_reg = DFFE(NF2_q_b[8]_PORT_A_address, NF2_q_b[8]_clock_0, , , );
NF2_q_b[8]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[8]_PORT_B_address_reg = DFFE(NF2_q_b[8]_PORT_B_address, NF2_q_b[8]_clock_1, , , );
NF2_q_b[8]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[8]_PORT_A_write_enable_reg = DFFE(NF2_q_b[8]_PORT_A_write_enable, NF2_q_b[8]_clock_0, , , );
NF2_q_b[8]_PORT_B_read_enable = VCC;
NF2_q_b[8]_PORT_B_read_enable_reg = DFFE(NF2_q_b[8]_PORT_B_read_enable, NF2_q_b[8]_clock_1, , , );
NF2_q_b[8]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[8]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[8]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[8]_PORT_B_data_out = MEMORY(NF2_q_b[8]_PORT_A_data_in_reg, , NF2_q_b[8]_PORT_A_address_reg, NF2_q_b[8]_PORT_B_address_reg, NF2_q_b[8]_PORT_A_write_enable_reg, , , NF2_q_b[8]_PORT_B_read_enable_reg, , , NF2_q_b[8]_clock_0, NF2_q_b[8]_clock_1, NF2_q_b[8]_clock_enable_0, , , , , );
NF2_q_b[8] = NF2_q_b[8]_PORT_B_data_out[0];


--NF2_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[9]_PORT_A_data_in = HF1L888;
NF2_q_b[9]_PORT_A_data_in_reg = DFFE(NF2_q_b[9]_PORT_A_data_in, NF2_q_b[9]_clock_0, , , );
NF2_q_b[9]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[9]_PORT_A_address_reg = DFFE(NF2_q_b[9]_PORT_A_address, NF2_q_b[9]_clock_0, , , );
NF2_q_b[9]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[9]_PORT_B_address_reg = DFFE(NF2_q_b[9]_PORT_B_address, NF2_q_b[9]_clock_1, , , );
NF2_q_b[9]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[9]_PORT_A_write_enable_reg = DFFE(NF2_q_b[9]_PORT_A_write_enable, NF2_q_b[9]_clock_0, , , );
NF2_q_b[9]_PORT_B_read_enable = VCC;
NF2_q_b[9]_PORT_B_read_enable_reg = DFFE(NF2_q_b[9]_PORT_B_read_enable, NF2_q_b[9]_clock_1, , , );
NF2_q_b[9]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[9]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[9]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[9]_PORT_B_data_out = MEMORY(NF2_q_b[9]_PORT_A_data_in_reg, , NF2_q_b[9]_PORT_A_address_reg, NF2_q_b[9]_PORT_B_address_reg, NF2_q_b[9]_PORT_A_write_enable_reg, , , NF2_q_b[9]_PORT_B_read_enable_reg, , , NF2_q_b[9]_clock_0, NF2_q_b[9]_clock_1, NF2_q_b[9]_clock_enable_0, , , , , );
NF2_q_b[9] = NF2_q_b[9]_PORT_B_data_out[0];


--ND1_td_shift[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

ND1_td_shift[0] = AMPP_FUNCTION(A1L158, ND1L69, !A1L150, !A1L156, ND1L57);


--DG1_sr[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

DG1_sr[1] = DFFEAS(DG1L57, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--HE4_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]
--register power-up is low

HE4_address_reg[1] = DFFEAS(HE4L27, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , VCC,  ,  , !HE4_use_reg);


--XC3_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[15]_PORT_A_data_in = HF1_d_writedata[15];
XC3_q_b[15]_PORT_A_data_in_reg = DFFE(XC3_q_b[15]_PORT_A_data_in, XC3_q_b[15]_clock_0, , , );
XC3_q_b[15]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[15]_PORT_A_address_reg = DFFE(XC3_q_b[15]_PORT_A_address, XC3_q_b[15]_clock_0, , , );
XC3_q_b[15]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[15]_PORT_B_address_reg = DFFE(XC3_q_b[15]_PORT_B_address, XC3_q_b[15]_clock_1, , , );
XC3_q_b[15]_PORT_A_write_enable = QC1L67;
XC3_q_b[15]_PORT_A_write_enable_reg = DFFE(XC3_q_b[15]_PORT_A_write_enable, XC3_q_b[15]_clock_0, , , );
XC3_q_b[15]_PORT_B_read_enable = VCC;
XC3_q_b[15]_PORT_B_read_enable_reg = DFFE(XC3_q_b[15]_PORT_B_read_enable, XC3_q_b[15]_clock_1, , , );
XC3_q_b[15]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[15]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[15]_clock_enable_0 = QC1L67;
XC3_q_b[15]_PORT_B_data_out = MEMORY(XC3_q_b[15]_PORT_A_data_in_reg, , XC3_q_b[15]_PORT_A_address_reg, XC3_q_b[15]_PORT_B_address_reg, XC3_q_b[15]_PORT_A_write_enable_reg, , , XC3_q_b[15]_PORT_B_read_enable_reg, , , XC3_q_b[15]_clock_0, XC3_q_b[15]_clock_1, XC3_q_b[15]_clock_enable_0, , , , , );
XC3_q_b[15] = XC3_q_b[15]_PORT_B_data_out[0];


--XB1_done_dac_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync
--register power-up is low

XB1_done_dac_channel_sync = DFFEAS(XB1L13, UG1_outclk_wire[0],  ,  ,  ,  ,  , JC1_r_sync_rst,  );


--XC4_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[15]_PORT_A_data_in = HF1_d_writedata[15];
XC4_q_b[15]_PORT_A_data_in_reg = DFFE(XC4_q_b[15]_PORT_A_data_in, XC4_q_b[15]_clock_0, , , );
XC4_q_b[15]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[15]_PORT_A_address_reg = DFFE(XC4_q_b[15]_PORT_A_address, XC4_q_b[15]_clock_0, , , );
XC4_q_b[15]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[15]_PORT_B_address_reg = DFFE(XC4_q_b[15]_PORT_B_address, XC4_q_b[15]_clock_1, , , );
XC4_q_b[15]_PORT_A_write_enable = QC1L69;
XC4_q_b[15]_PORT_A_write_enable_reg = DFFE(XC4_q_b[15]_PORT_A_write_enable, XC4_q_b[15]_clock_0, , , );
XC4_q_b[15]_PORT_B_read_enable = VCC;
XC4_q_b[15]_PORT_B_read_enable_reg = DFFE(XC4_q_b[15]_PORT_B_read_enable, XC4_q_b[15]_clock_1, , , );
XC4_q_b[15]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[15]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[15]_clock_enable_0 = QC1L69;
XC4_q_b[15]_PORT_B_data_out = MEMORY(XC4_q_b[15]_PORT_A_data_in_reg, , XC4_q_b[15]_PORT_A_address_reg, XC4_q_b[15]_PORT_B_address_reg, XC4_q_b[15]_PORT_A_write_enable_reg, , , XC4_q_b[15]_PORT_B_read_enable_reg, , , XC4_q_b[15]_clock_0, XC4_q_b[15]_clock_1, XC4_q_b[15]_clock_enable_0, , , , , );
XC4_q_b[15] = XC4_q_b[15]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]
--register power-up is low

QC1_data_out_shift_reg[14] = DFFEAS(QC1L91, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--GD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~1
GD1L2_adder_eqn = ( GD1_clk_counter[11] ) + ( GND ) + ( GD1L7 );
GD1L2 = SUM(GD1L2_adder_eqn);


--GD1_clk_counter[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[5]
--register power-up is low

GD1_clk_counter[5] = DFFEAS(GD1L10, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[4]
--register power-up is low

GD1_clk_counter[4] = DFFEAS(GD1L14, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[10]
--register power-up is low

GD1_clk_counter[10] = DFFEAS(GD1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[9]
--register power-up is low

GD1_clk_counter[9] = DFFEAS(GD1L18, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[8]
--register power-up is low

GD1_clk_counter[8] = DFFEAS(GD1L22, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7]
--register power-up is low

GD1_clk_counter[7] = DFFEAS(GD1L26, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[6]
--register power-up is low

GD1_clk_counter[6] = DFFEAS(GD1L30, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3]
--register power-up is low

GD1_clk_counter[3] = DFFEAS(GD1L34, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[2]
--register power-up is low

GD1_clk_counter[2] = DFFEAS(GD1L38, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_clk_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[1]
--register power-up is low

GD1_clk_counter[1] = DFFEAS(GD1L42, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_s_serial_protocol.STATE_4_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER
--register power-up is low

DD1_s_serial_protocol.STATE_4_TRANSFER = DFFEAS(DD1L5, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--GD1_middle_of_low_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level
--register power-up is low

GD1_middle_of_low_level = DFFEAS(GD1L63, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_counter[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]
--register power-up is low

DD1_counter[0] = DFFEAS(DD1L16, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[1]
--register power-up is low

DD1_counter[1] = DFFEAS(DD1L17, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2]
--register power-up is low

DD1_counter[2] = DFFEAS(DD1L18, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[3]
--register power-up is low

DD1_counter[3] = DFFEAS(DD1L19, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[4]
--register power-up is low

DD1_counter[4] = DFFEAS(DD1L20, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--BD1_rom_address[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]
--register power-up is low

BD1_rom_address[4] = DFFEAS(BD1L1, UG1_outclk_wire[0],  ,  , BD1L34,  ,  , YB1_internal_reset,  );


--BD1_rom_address[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]
--register power-up is low

BD1_rom_address[5] = DFFEAS(BD1L2, UG1_outclk_wire[0],  ,  , BD1L34,  ,  , YB1_internal_reset,  );


--BD1_rom_address[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]
--register power-up is low

BD1_rom_address[3] = DFFEAS(BD1L3, UG1_outclk_wire[0],  ,  , BD1L34,  ,  , YB1_internal_reset,  );


--BD1_rom_address[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]
--register power-up is low

BD1_rom_address[1] = DFFEAS(BD1L4, UG1_outclk_wire[0],  ,  , BD1L34,  ,  , YB1_internal_reset,  );


--BD1_rom_address[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]
--register power-up is low

BD1_rom_address[2] = DFFEAS(BD1L5, UG1_outclk_wire[0],  ,  , BD1L34,  ,  , YB1_internal_reset,  );


--ZB1L194 is nios_system:NiosII|filter:filter_0|Add5~1
ZB1L194_adder_eqn = ( !MD6_result[15] $ (!MD7_result[15] $ (MD8_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L194 = SUM(ZB1L194_adder_eqn);

--ZB1L195 is nios_system:NiosII|filter:filter_0|Add5~2
ZB1L195_adder_eqn = ( !MD6_result[15] $ (!MD7_result[15] $ (MD8_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L195 = CARRY(ZB1L195_adder_eqn);

--ZB1L196 is nios_system:NiosII|filter:filter_0|Add5~3
ZB1L196_share_eqn = (!MD6_result[15] & (MD7_result[15] & MD8_result[15])) # (MD6_result[15] & ((MD8_result[15]) # (MD7_result[15])));
ZB1L196 = SHARE(ZB1L196_share_eqn);


--ZB1L258 is nios_system:NiosII|filter:filter_0|Add9~1
ZB1L258_adder_eqn = ( !MD9_result[15] $ (!MD10_result[15] $ (MD11_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L258 = SUM(ZB1L258_adder_eqn);

--ZB1L259 is nios_system:NiosII|filter:filter_0|Add9~2
ZB1L259_adder_eqn = ( !MD9_result[15] $ (!MD10_result[15] $ (MD11_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L259 = CARRY(ZB1L259_adder_eqn);

--ZB1L260 is nios_system:NiosII|filter:filter_0|Add9~3
ZB1L260_share_eqn = (!MD9_result[15] & (MD10_result[15] & MD11_result[15])) # (MD9_result[15] & ((MD11_result[15]) # (MD10_result[15])));
ZB1L260 = SHARE(ZB1L260_share_eqn);


--ZB1L386 is nios_system:NiosII|filter:filter_0|Add11~65
ZB1L386_adder_eqn = ( !MD12_result[15] $ (!MD13_result[15] $ (MD14_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L386 = SUM(ZB1L386_adder_eqn);

--ZB1L387 is nios_system:NiosII|filter:filter_0|Add11~66
ZB1L387_adder_eqn = ( !MD12_result[15] $ (!MD13_result[15] $ (MD14_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L387 = CARRY(ZB1L387_adder_eqn);

--ZB1L388 is nios_system:NiosII|filter:filter_0|Add11~67
ZB1L388_share_eqn = (!MD12_result[15] & (MD13_result[15] & MD14_result[15])) # (MD12_result[15] & ((MD14_result[15]) # (MD13_result[15])));
ZB1L388 = SHARE(ZB1L388_share_eqn);


--ZB1L450 is nios_system:NiosII|filter:filter_0|Add15~1
ZB1L450_adder_eqn = ( !MD15_result[15] $ (!MD16_result[15] $ (MD17_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L450 = SUM(ZB1L450_adder_eqn);

--ZB1L451 is nios_system:NiosII|filter:filter_0|Add15~2
ZB1L451_adder_eqn = ( !MD15_result[15] $ (!MD16_result[15] $ (MD17_result[15])) ) + ( !VCC ) + ( !VCC );
ZB1L451 = CARRY(ZB1L451_adder_eqn);

--ZB1L452 is nios_system:NiosII|filter:filter_0|Add15~3
ZB1L452_share_eqn = (!MD15_result[15] & (MD16_result[15] & MD17_result[15])) # (MD15_result[15] & ((MD17_result[15]) # (MD16_result[15])));
ZB1L452 = SHARE(ZB1L452_share_eqn);


--MD1_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD1_result[15] = EQUATION NOT SUPPORTED;

--MD1_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD1_result[16] = EQUATION NOT SUPPORTED;

--MD1_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD1_result[17] = EQUATION NOT SUPPORTED;

--MD1_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD1_result[18] = EQUATION NOT SUPPORTED;

--MD1_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD1_result[19] = EQUATION NOT SUPPORTED;

--MD1_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD1_result[20] = EQUATION NOT SUPPORTED;

--MD1_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD1_result[21] = EQUATION NOT SUPPORTED;

--MD1_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD1_result[22] = EQUATION NOT SUPPORTED;

--MD1_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD1_result[23] = EQUATION NOT SUPPORTED;

--MD1_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD1_result[24] = EQUATION NOT SUPPORTED;

--MD1_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD1_result[25] = EQUATION NOT SUPPORTED;

--MD1_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD1_result[26] = EQUATION NOT SUPPORTED;

--MD1_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD1_result[27] = EQUATION NOT SUPPORTED;

--MD1_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD1_result[28] = EQUATION NOT SUPPORTED;

--MD1_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD1_result[29] = EQUATION NOT SUPPORTED;

--MD1_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD1_result[30] = EQUATION NOT SUPPORTED;


--MD2_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD2_result[15] = EQUATION NOT SUPPORTED;

--MD2_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD2_result[16] = EQUATION NOT SUPPORTED;

--MD2_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD2_result[17] = EQUATION NOT SUPPORTED;

--MD2_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD2_result[18] = EQUATION NOT SUPPORTED;

--MD2_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD2_result[19] = EQUATION NOT SUPPORTED;

--MD2_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD2_result[20] = EQUATION NOT SUPPORTED;

--MD2_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD2_result[21] = EQUATION NOT SUPPORTED;

--MD2_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD2_result[22] = EQUATION NOT SUPPORTED;

--MD2_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD2_result[23] = EQUATION NOT SUPPORTED;

--MD2_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD2_result[24] = EQUATION NOT SUPPORTED;

--MD2_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD2_result[25] = EQUATION NOT SUPPORTED;

--MD2_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD2_result[26] = EQUATION NOT SUPPORTED;

--MD2_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD2_result[27] = EQUATION NOT SUPPORTED;

--MD2_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD2_result[28] = EQUATION NOT SUPPORTED;

--MD2_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD2_result[29] = EQUATION NOT SUPPORTED;

--MD2_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD2_result[30] = EQUATION NOT SUPPORTED;


--MD3_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD3_result[15] = EQUATION NOT SUPPORTED;

--MD3_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD3_result[16] = EQUATION NOT SUPPORTED;

--MD3_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD3_result[17] = EQUATION NOT SUPPORTED;

--MD3_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD3_result[18] = EQUATION NOT SUPPORTED;

--MD3_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD3_result[19] = EQUATION NOT SUPPORTED;

--MD3_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD3_result[20] = EQUATION NOT SUPPORTED;

--MD3_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD3_result[21] = EQUATION NOT SUPPORTED;

--MD3_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD3_result[22] = EQUATION NOT SUPPORTED;

--MD3_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD3_result[23] = EQUATION NOT SUPPORTED;

--MD3_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD3_result[24] = EQUATION NOT SUPPORTED;

--MD3_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD3_result[25] = EQUATION NOT SUPPORTED;

--MD3_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD3_result[26] = EQUATION NOT SUPPORTED;

--MD3_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD3_result[27] = EQUATION NOT SUPPORTED;

--MD3_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD3_result[28] = EQUATION NOT SUPPORTED;

--MD3_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD3_result[29] = EQUATION NOT SUPPORTED;

--MD3_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD3_result[30] = EQUATION NOT SUPPORTED;


--MD4_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD4_result[15] = EQUATION NOT SUPPORTED;

--MD4_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD4_result[16] = EQUATION NOT SUPPORTED;

--MD4_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD4_result[17] = EQUATION NOT SUPPORTED;

--MD4_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD4_result[18] = EQUATION NOT SUPPORTED;

--MD4_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD4_result[19] = EQUATION NOT SUPPORTED;

--MD4_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD4_result[20] = EQUATION NOT SUPPORTED;

--MD4_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD4_result[21] = EQUATION NOT SUPPORTED;

--MD4_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD4_result[22] = EQUATION NOT SUPPORTED;

--MD4_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD4_result[23] = EQUATION NOT SUPPORTED;

--MD4_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD4_result[24] = EQUATION NOT SUPPORTED;

--MD4_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD4_result[25] = EQUATION NOT SUPPORTED;

--MD4_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD4_result[26] = EQUATION NOT SUPPORTED;

--MD4_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD4_result[27] = EQUATION NOT SUPPORTED;

--MD4_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD4_result[28] = EQUATION NOT SUPPORTED;

--MD4_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD4_result[29] = EQUATION NOT SUPPORTED;

--MD4_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD4_result[30] = EQUATION NOT SUPPORTED;


--MD5_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD5_result[15] = EQUATION NOT SUPPORTED;

--MD5_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD5_result[16] = EQUATION NOT SUPPORTED;

--MD5_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD5_result[17] = EQUATION NOT SUPPORTED;

--MD5_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD5_result[18] = EQUATION NOT SUPPORTED;

--MD5_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD5_result[19] = EQUATION NOT SUPPORTED;

--MD5_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD5_result[20] = EQUATION NOT SUPPORTED;

--MD5_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD5_result[21] = EQUATION NOT SUPPORTED;

--MD5_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD5_result[22] = EQUATION NOT SUPPORTED;

--MD5_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD5_result[23] = EQUATION NOT SUPPORTED;

--MD5_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD5_result[24] = EQUATION NOT SUPPORTED;

--MD5_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD5_result[25] = EQUATION NOT SUPPORTED;

--MD5_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD5_result[26] = EQUATION NOT SUPPORTED;

--MD5_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD5_result[27] = EQUATION NOT SUPPORTED;

--MD5_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD5_result[28] = EQUATION NOT SUPPORTED;

--MD5_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD5_result[29] = EQUATION NOT SUPPORTED;

--MD5_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD5_result[30] = EQUATION NOT SUPPORTED;


--ZB1L198 is nios_system:NiosII|filter:filter_0|Add5~5
ZB1L198_adder_eqn = ( !MD6_result[25] $ (!MD7_result[25] $ (MD8_result[25])) ) + ( ZB1L256 ) + ( ZB1L255 );
ZB1L198 = SUM(ZB1L198_adder_eqn);

--ZB1L199 is nios_system:NiosII|filter:filter_0|Add5~6
ZB1L199_adder_eqn = ( !MD6_result[25] $ (!MD7_result[25] $ (MD8_result[25])) ) + ( ZB1L256 ) + ( ZB1L255 );
ZB1L199 = CARRY(ZB1L199_adder_eqn);

--ZB1L200 is nios_system:NiosII|filter:filter_0|Add5~7
ZB1L200_share_eqn = (!MD6_result[25] & (MD7_result[25] & MD8_result[25])) # (MD6_result[25] & ((MD8_result[25]) # (MD7_result[25])));
ZB1L200 = SHARE(ZB1L200_share_eqn);


--ZB1L262 is nios_system:NiosII|filter:filter_0|Add9~5
ZB1L262_adder_eqn = ( !MD9_result[25] $ (!MD10_result[25] $ (MD11_result[25])) ) + ( ZB1L320 ) + ( ZB1L319 );
ZB1L262 = SUM(ZB1L262_adder_eqn);

--ZB1L263 is nios_system:NiosII|filter:filter_0|Add9~6
ZB1L263_adder_eqn = ( !MD9_result[25] $ (!MD10_result[25] $ (MD11_result[25])) ) + ( ZB1L320 ) + ( ZB1L319 );
ZB1L263 = CARRY(ZB1L263_adder_eqn);

--ZB1L264 is nios_system:NiosII|filter:filter_0|Add9~7
ZB1L264_share_eqn = (!MD9_result[25] & (MD10_result[25] & MD11_result[25])) # (MD9_result[25] & ((MD11_result[25]) # (MD10_result[25])));
ZB1L264 = SHARE(ZB1L264_share_eqn);


--ZB1L390 is nios_system:NiosII|filter:filter_0|Add11~69
ZB1L390_adder_eqn = ( !MD12_result[25] $ (!MD13_result[25] $ (MD14_result[25])) ) + ( ZB1L448 ) + ( ZB1L447 );
ZB1L390 = SUM(ZB1L390_adder_eqn);

--ZB1L391 is nios_system:NiosII|filter:filter_0|Add11~70
ZB1L391_adder_eqn = ( !MD12_result[25] $ (!MD13_result[25] $ (MD14_result[25])) ) + ( ZB1L448 ) + ( ZB1L447 );
ZB1L391 = CARRY(ZB1L391_adder_eqn);

--ZB1L392 is nios_system:NiosII|filter:filter_0|Add11~71
ZB1L392_share_eqn = (!MD12_result[25] & (MD13_result[25] & MD14_result[25])) # (MD12_result[25] & ((MD14_result[25]) # (MD13_result[25])));
ZB1L392 = SHARE(ZB1L392_share_eqn);


--ZB1L454 is nios_system:NiosII|filter:filter_0|Add15~5
ZB1L454_adder_eqn = ( !MD15_result[25] $ (!MD16_result[25] $ (MD17_result[25])) ) + ( ZB1L512 ) + ( ZB1L511 );
ZB1L454 = SUM(ZB1L454_adder_eqn);

--ZB1L455 is nios_system:NiosII|filter:filter_0|Add15~6
ZB1L455_adder_eqn = ( !MD15_result[25] $ (!MD16_result[25] $ (MD17_result[25])) ) + ( ZB1L512 ) + ( ZB1L511 );
ZB1L455 = CARRY(ZB1L455_adder_eqn);

--ZB1L456 is nios_system:NiosII|filter:filter_0|Add15~7
ZB1L456_share_eqn = (!MD15_result[25] & (MD16_result[25] & MD17_result[25])) # (MD15_result[25] & ((MD17_result[25]) # (MD16_result[25])));
ZB1L456 = SHARE(ZB1L456_share_eqn);


--ZB1L202 is nios_system:NiosII|filter:filter_0|Add5~9
ZB1L202_adder_eqn = ( !MD6_result[26] $ (!MD7_result[26] $ (MD8_result[26])) ) + ( ZB1L200 ) + ( ZB1L199 );
ZB1L202 = SUM(ZB1L202_adder_eqn);

--ZB1L203 is nios_system:NiosII|filter:filter_0|Add5~10
ZB1L203_adder_eqn = ( !MD6_result[26] $ (!MD7_result[26] $ (MD8_result[26])) ) + ( ZB1L200 ) + ( ZB1L199 );
ZB1L203 = CARRY(ZB1L203_adder_eqn);

--ZB1L204 is nios_system:NiosII|filter:filter_0|Add5~11
ZB1L204_share_eqn = (!MD6_result[26] & (MD7_result[26] & MD8_result[26])) # (MD6_result[26] & ((MD8_result[26]) # (MD7_result[26])));
ZB1L204 = SHARE(ZB1L204_share_eqn);


--ZB1L266 is nios_system:NiosII|filter:filter_0|Add9~9
ZB1L266_adder_eqn = ( !MD9_result[26] $ (!MD10_result[26] $ (MD11_result[26])) ) + ( ZB1L264 ) + ( ZB1L263 );
ZB1L266 = SUM(ZB1L266_adder_eqn);

--ZB1L267 is nios_system:NiosII|filter:filter_0|Add9~10
ZB1L267_adder_eqn = ( !MD9_result[26] $ (!MD10_result[26] $ (MD11_result[26])) ) + ( ZB1L264 ) + ( ZB1L263 );
ZB1L267 = CARRY(ZB1L267_adder_eqn);

--ZB1L268 is nios_system:NiosII|filter:filter_0|Add9~11
ZB1L268_share_eqn = (!MD9_result[26] & (MD10_result[26] & MD11_result[26])) # (MD9_result[26] & ((MD11_result[26]) # (MD10_result[26])));
ZB1L268 = SHARE(ZB1L268_share_eqn);


--ZB1L394 is nios_system:NiosII|filter:filter_0|Add11~73
ZB1L394_adder_eqn = ( !MD12_result[26] $ (!MD13_result[26] $ (MD14_result[26])) ) + ( ZB1L392 ) + ( ZB1L391 );
ZB1L394 = SUM(ZB1L394_adder_eqn);

--ZB1L395 is nios_system:NiosII|filter:filter_0|Add11~74
ZB1L395_adder_eqn = ( !MD12_result[26] $ (!MD13_result[26] $ (MD14_result[26])) ) + ( ZB1L392 ) + ( ZB1L391 );
ZB1L395 = CARRY(ZB1L395_adder_eqn);

--ZB1L396 is nios_system:NiosII|filter:filter_0|Add11~75
ZB1L396_share_eqn = (!MD12_result[26] & (MD13_result[26] & MD14_result[26])) # (MD12_result[26] & ((MD14_result[26]) # (MD13_result[26])));
ZB1L396 = SHARE(ZB1L396_share_eqn);


--ZB1L458 is nios_system:NiosII|filter:filter_0|Add15~9
ZB1L458_adder_eqn = ( !MD15_result[26] $ (!MD16_result[26] $ (MD17_result[26])) ) + ( ZB1L456 ) + ( ZB1L455 );
ZB1L458 = SUM(ZB1L458_adder_eqn);

--ZB1L459 is nios_system:NiosII|filter:filter_0|Add15~10
ZB1L459_adder_eqn = ( !MD15_result[26] $ (!MD16_result[26] $ (MD17_result[26])) ) + ( ZB1L456 ) + ( ZB1L455 );
ZB1L459 = CARRY(ZB1L459_adder_eqn);

--ZB1L460 is nios_system:NiosII|filter:filter_0|Add15~11
ZB1L460_share_eqn = (!MD15_result[26] & (MD16_result[26] & MD17_result[26])) # (MD15_result[26] & ((MD17_result[26]) # (MD16_result[26])));
ZB1L460 = SHARE(ZB1L460_share_eqn);


--ZB1L206 is nios_system:NiosII|filter:filter_0|Add5~13
ZB1L206_adder_eqn = ( !MD6_result[27] $ (!MD7_result[27] $ (MD8_result[27])) ) + ( ZB1L204 ) + ( ZB1L203 );
ZB1L206 = SUM(ZB1L206_adder_eqn);

--ZB1L207 is nios_system:NiosII|filter:filter_0|Add5~14
ZB1L207_adder_eqn = ( !MD6_result[27] $ (!MD7_result[27] $ (MD8_result[27])) ) + ( ZB1L204 ) + ( ZB1L203 );
ZB1L207 = CARRY(ZB1L207_adder_eqn);

--ZB1L208 is nios_system:NiosII|filter:filter_0|Add5~15
ZB1L208_share_eqn = (!MD6_result[27] & (MD7_result[27] & MD8_result[27])) # (MD6_result[27] & ((MD8_result[27]) # (MD7_result[27])));
ZB1L208 = SHARE(ZB1L208_share_eqn);


--ZB1L270 is nios_system:NiosII|filter:filter_0|Add9~13
ZB1L270_adder_eqn = ( !MD9_result[27] $ (!MD10_result[27] $ (MD11_result[27])) ) + ( ZB1L268 ) + ( ZB1L267 );
ZB1L270 = SUM(ZB1L270_adder_eqn);

--ZB1L271 is nios_system:NiosII|filter:filter_0|Add9~14
ZB1L271_adder_eqn = ( !MD9_result[27] $ (!MD10_result[27] $ (MD11_result[27])) ) + ( ZB1L268 ) + ( ZB1L267 );
ZB1L271 = CARRY(ZB1L271_adder_eqn);

--ZB1L272 is nios_system:NiosII|filter:filter_0|Add9~15
ZB1L272_share_eqn = (!MD9_result[27] & (MD10_result[27] & MD11_result[27])) # (MD9_result[27] & ((MD11_result[27]) # (MD10_result[27])));
ZB1L272 = SHARE(ZB1L272_share_eqn);


--ZB1L398 is nios_system:NiosII|filter:filter_0|Add11~77
ZB1L398_adder_eqn = ( !MD12_result[27] $ (!MD13_result[27] $ (MD14_result[27])) ) + ( ZB1L396 ) + ( ZB1L395 );
ZB1L398 = SUM(ZB1L398_adder_eqn);

--ZB1L399 is nios_system:NiosII|filter:filter_0|Add11~78
ZB1L399_adder_eqn = ( !MD12_result[27] $ (!MD13_result[27] $ (MD14_result[27])) ) + ( ZB1L396 ) + ( ZB1L395 );
ZB1L399 = CARRY(ZB1L399_adder_eqn);

--ZB1L400 is nios_system:NiosII|filter:filter_0|Add11~79
ZB1L400_share_eqn = (!MD12_result[27] & (MD13_result[27] & MD14_result[27])) # (MD12_result[27] & ((MD14_result[27]) # (MD13_result[27])));
ZB1L400 = SHARE(ZB1L400_share_eqn);


--ZB1L462 is nios_system:NiosII|filter:filter_0|Add15~13
ZB1L462_adder_eqn = ( !MD15_result[27] $ (!MD16_result[27] $ (MD17_result[27])) ) + ( ZB1L460 ) + ( ZB1L459 );
ZB1L462 = SUM(ZB1L462_adder_eqn);

--ZB1L463 is nios_system:NiosII|filter:filter_0|Add15~14
ZB1L463_adder_eqn = ( !MD15_result[27] $ (!MD16_result[27] $ (MD17_result[27])) ) + ( ZB1L460 ) + ( ZB1L459 );
ZB1L463 = CARRY(ZB1L463_adder_eqn);

--ZB1L464 is nios_system:NiosII|filter:filter_0|Add15~15
ZB1L464_share_eqn = (!MD15_result[27] & (MD16_result[27] & MD17_result[27])) # (MD15_result[27] & ((MD17_result[27]) # (MD16_result[27])));
ZB1L464 = SHARE(ZB1L464_share_eqn);


--ZB1L210 is nios_system:NiosII|filter:filter_0|Add5~17
ZB1L210_adder_eqn = ( !MD6_result[28] $ (!MD7_result[28] $ (MD8_result[28])) ) + ( ZB1L208 ) + ( ZB1L207 );
ZB1L210 = SUM(ZB1L210_adder_eqn);

--ZB1L211 is nios_system:NiosII|filter:filter_0|Add5~18
ZB1L211_adder_eqn = ( !MD6_result[28] $ (!MD7_result[28] $ (MD8_result[28])) ) + ( ZB1L208 ) + ( ZB1L207 );
ZB1L211 = CARRY(ZB1L211_adder_eqn);

--ZB1L212 is nios_system:NiosII|filter:filter_0|Add5~19
ZB1L212_share_eqn = (!MD6_result[28] & (MD7_result[28] & MD8_result[28])) # (MD6_result[28] & ((MD8_result[28]) # (MD7_result[28])));
ZB1L212 = SHARE(ZB1L212_share_eqn);


--ZB1L274 is nios_system:NiosII|filter:filter_0|Add9~17
ZB1L274_adder_eqn = ( !MD9_result[28] $ (!MD10_result[28] $ (MD11_result[28])) ) + ( ZB1L272 ) + ( ZB1L271 );
ZB1L274 = SUM(ZB1L274_adder_eqn);

--ZB1L275 is nios_system:NiosII|filter:filter_0|Add9~18
ZB1L275_adder_eqn = ( !MD9_result[28] $ (!MD10_result[28] $ (MD11_result[28])) ) + ( ZB1L272 ) + ( ZB1L271 );
ZB1L275 = CARRY(ZB1L275_adder_eqn);

--ZB1L276 is nios_system:NiosII|filter:filter_0|Add9~19
ZB1L276_share_eqn = (!MD9_result[28] & (MD10_result[28] & MD11_result[28])) # (MD9_result[28] & ((MD11_result[28]) # (MD10_result[28])));
ZB1L276 = SHARE(ZB1L276_share_eqn);


--ZB1L402 is nios_system:NiosII|filter:filter_0|Add11~81
ZB1L402_adder_eqn = ( !MD12_result[28] $ (!MD13_result[28] $ (MD14_result[28])) ) + ( ZB1L400 ) + ( ZB1L399 );
ZB1L402 = SUM(ZB1L402_adder_eqn);

--ZB1L403 is nios_system:NiosII|filter:filter_0|Add11~82
ZB1L403_adder_eqn = ( !MD12_result[28] $ (!MD13_result[28] $ (MD14_result[28])) ) + ( ZB1L400 ) + ( ZB1L399 );
ZB1L403 = CARRY(ZB1L403_adder_eqn);

--ZB1L404 is nios_system:NiosII|filter:filter_0|Add11~83
ZB1L404_share_eqn = (!MD12_result[28] & (MD13_result[28] & MD14_result[28])) # (MD12_result[28] & ((MD14_result[28]) # (MD13_result[28])));
ZB1L404 = SHARE(ZB1L404_share_eqn);


--ZB1L466 is nios_system:NiosII|filter:filter_0|Add15~17
ZB1L466_adder_eqn = ( !MD15_result[28] $ (!MD16_result[28] $ (MD17_result[28])) ) + ( ZB1L464 ) + ( ZB1L463 );
ZB1L466 = SUM(ZB1L466_adder_eqn);

--ZB1L467 is nios_system:NiosII|filter:filter_0|Add15~18
ZB1L467_adder_eqn = ( !MD15_result[28] $ (!MD16_result[28] $ (MD17_result[28])) ) + ( ZB1L464 ) + ( ZB1L463 );
ZB1L467 = CARRY(ZB1L467_adder_eqn);

--ZB1L468 is nios_system:NiosII|filter:filter_0|Add15~19
ZB1L468_share_eqn = (!MD15_result[28] & (MD16_result[28] & MD17_result[28])) # (MD15_result[28] & ((MD17_result[28]) # (MD16_result[28])));
ZB1L468 = SHARE(ZB1L468_share_eqn);


--ZB1L214 is nios_system:NiosII|filter:filter_0|Add5~21
ZB1L214_adder_eqn = ( !MD6_result[29] $ (!MD7_result[29] $ (MD8_result[29])) ) + ( ZB1L212 ) + ( ZB1L211 );
ZB1L214 = SUM(ZB1L214_adder_eqn);

--ZB1L215 is nios_system:NiosII|filter:filter_0|Add5~22
ZB1L215_adder_eqn = ( !MD6_result[29] $ (!MD7_result[29] $ (MD8_result[29])) ) + ( ZB1L212 ) + ( ZB1L211 );
ZB1L215 = CARRY(ZB1L215_adder_eqn);

--ZB1L216 is nios_system:NiosII|filter:filter_0|Add5~23
ZB1L216_share_eqn = (!MD6_result[29] & (MD7_result[29] & MD8_result[29])) # (MD6_result[29] & ((MD8_result[29]) # (MD7_result[29])));
ZB1L216 = SHARE(ZB1L216_share_eqn);


--ZB1L278 is nios_system:NiosII|filter:filter_0|Add9~21
ZB1L278_adder_eqn = ( !MD9_result[29] $ (!MD10_result[29] $ (MD11_result[29])) ) + ( ZB1L276 ) + ( ZB1L275 );
ZB1L278 = SUM(ZB1L278_adder_eqn);

--ZB1L279 is nios_system:NiosII|filter:filter_0|Add9~22
ZB1L279_adder_eqn = ( !MD9_result[29] $ (!MD10_result[29] $ (MD11_result[29])) ) + ( ZB1L276 ) + ( ZB1L275 );
ZB1L279 = CARRY(ZB1L279_adder_eqn);

--ZB1L280 is nios_system:NiosII|filter:filter_0|Add9~23
ZB1L280_share_eqn = (!MD9_result[29] & (MD10_result[29] & MD11_result[29])) # (MD9_result[29] & ((MD11_result[29]) # (MD10_result[29])));
ZB1L280 = SHARE(ZB1L280_share_eqn);


--ZB1L406 is nios_system:NiosII|filter:filter_0|Add11~85
ZB1L406_adder_eqn = ( !MD12_result[29] $ (!MD13_result[29] $ (MD14_result[29])) ) + ( ZB1L404 ) + ( ZB1L403 );
ZB1L406 = SUM(ZB1L406_adder_eqn);

--ZB1L407 is nios_system:NiosII|filter:filter_0|Add11~86
ZB1L407_adder_eqn = ( !MD12_result[29] $ (!MD13_result[29] $ (MD14_result[29])) ) + ( ZB1L404 ) + ( ZB1L403 );
ZB1L407 = CARRY(ZB1L407_adder_eqn);

--ZB1L408 is nios_system:NiosII|filter:filter_0|Add11~87
ZB1L408_share_eqn = (!MD12_result[29] & (MD13_result[29] & MD14_result[29])) # (MD12_result[29] & ((MD14_result[29]) # (MD13_result[29])));
ZB1L408 = SHARE(ZB1L408_share_eqn);


--ZB1L470 is nios_system:NiosII|filter:filter_0|Add15~21
ZB1L470_adder_eqn = ( !MD15_result[29] $ (!MD16_result[29] $ (MD17_result[29])) ) + ( ZB1L468 ) + ( ZB1L467 );
ZB1L470 = SUM(ZB1L470_adder_eqn);

--ZB1L471 is nios_system:NiosII|filter:filter_0|Add15~22
ZB1L471_adder_eqn = ( !MD15_result[29] $ (!MD16_result[29] $ (MD17_result[29])) ) + ( ZB1L468 ) + ( ZB1L467 );
ZB1L471 = CARRY(ZB1L471_adder_eqn);

--ZB1L472 is nios_system:NiosII|filter:filter_0|Add15~23
ZB1L472_share_eqn = (!MD15_result[29] & (MD16_result[29] & MD17_result[29])) # (MD15_result[29] & ((MD17_result[29]) # (MD16_result[29])));
ZB1L472 = SHARE(ZB1L472_share_eqn);


--ZB1L218 is nios_system:NiosII|filter:filter_0|Add5~25
ZB1L218_adder_eqn = ( !MD6_result[30] $ (!MD7_result[30] $ (MD8_result[30])) ) + ( ZB1L216 ) + ( ZB1L215 );
ZB1L218 = SUM(ZB1L218_adder_eqn);


--ZB1L282 is nios_system:NiosII|filter:filter_0|Add9~25
ZB1L282_adder_eqn = ( !MD9_result[30] $ (!MD10_result[30] $ (MD11_result[30])) ) + ( ZB1L280 ) + ( ZB1L279 );
ZB1L282 = SUM(ZB1L282_adder_eqn);


--ZB1L410 is nios_system:NiosII|filter:filter_0|Add11~89
ZB1L410_adder_eqn = ( !MD12_result[30] $ (!MD13_result[30] $ (MD14_result[30])) ) + ( ZB1L408 ) + ( ZB1L407 );
ZB1L410 = SUM(ZB1L410_adder_eqn);


--ZB1L474 is nios_system:NiosII|filter:filter_0|Add15~25
ZB1L474_adder_eqn = ( !MD15_result[30] $ (!MD16_result[30] $ (MD17_result[30])) ) + ( ZB1L472 ) + ( ZB1L471 );
ZB1L474 = SUM(ZB1L474_adder_eqn);


--ZB1L222 is nios_system:NiosII|filter:filter_0|Add5~29
ZB1L222_adder_eqn = ( !MD6_result[16] $ (!MD7_result[16] $ (MD8_result[16])) ) + ( ZB1L196 ) + ( ZB1L195 );
ZB1L222 = SUM(ZB1L222_adder_eqn);

--ZB1L223 is nios_system:NiosII|filter:filter_0|Add5~30
ZB1L223_adder_eqn = ( !MD6_result[16] $ (!MD7_result[16] $ (MD8_result[16])) ) + ( ZB1L196 ) + ( ZB1L195 );
ZB1L223 = CARRY(ZB1L223_adder_eqn);

--ZB1L224 is nios_system:NiosII|filter:filter_0|Add5~31
ZB1L224_share_eqn = (!MD6_result[16] & (MD7_result[16] & MD8_result[16])) # (MD6_result[16] & ((MD8_result[16]) # (MD7_result[16])));
ZB1L224 = SHARE(ZB1L224_share_eqn);


--ZB1L286 is nios_system:NiosII|filter:filter_0|Add9~29
ZB1L286_adder_eqn = ( !MD9_result[16] $ (!MD10_result[16] $ (MD11_result[16])) ) + ( ZB1L260 ) + ( ZB1L259 );
ZB1L286 = SUM(ZB1L286_adder_eqn);

--ZB1L287 is nios_system:NiosII|filter:filter_0|Add9~30
ZB1L287_adder_eqn = ( !MD9_result[16] $ (!MD10_result[16] $ (MD11_result[16])) ) + ( ZB1L260 ) + ( ZB1L259 );
ZB1L287 = CARRY(ZB1L287_adder_eqn);

--ZB1L288 is nios_system:NiosII|filter:filter_0|Add9~31
ZB1L288_share_eqn = (!MD9_result[16] & (MD10_result[16] & MD11_result[16])) # (MD9_result[16] & ((MD11_result[16]) # (MD10_result[16])));
ZB1L288 = SHARE(ZB1L288_share_eqn);


--ZB1L414 is nios_system:NiosII|filter:filter_0|Add11~93
ZB1L414_adder_eqn = ( !MD12_result[16] $ (!MD13_result[16] $ (MD14_result[16])) ) + ( ZB1L388 ) + ( ZB1L387 );
ZB1L414 = SUM(ZB1L414_adder_eqn);

--ZB1L415 is nios_system:NiosII|filter:filter_0|Add11~94
ZB1L415_adder_eqn = ( !MD12_result[16] $ (!MD13_result[16] $ (MD14_result[16])) ) + ( ZB1L388 ) + ( ZB1L387 );
ZB1L415 = CARRY(ZB1L415_adder_eqn);

--ZB1L416 is nios_system:NiosII|filter:filter_0|Add11~95
ZB1L416_share_eqn = (!MD12_result[16] & (MD13_result[16] & MD14_result[16])) # (MD12_result[16] & ((MD14_result[16]) # (MD13_result[16])));
ZB1L416 = SHARE(ZB1L416_share_eqn);


--ZB1L478 is nios_system:NiosII|filter:filter_0|Add15~29
ZB1L478_adder_eqn = ( !MD15_result[16] $ (!MD16_result[16] $ (MD17_result[16])) ) + ( ZB1L452 ) + ( ZB1L451 );
ZB1L478 = SUM(ZB1L478_adder_eqn);

--ZB1L479 is nios_system:NiosII|filter:filter_0|Add15~30
ZB1L479_adder_eqn = ( !MD15_result[16] $ (!MD16_result[16] $ (MD17_result[16])) ) + ( ZB1L452 ) + ( ZB1L451 );
ZB1L479 = CARRY(ZB1L479_adder_eqn);

--ZB1L480 is nios_system:NiosII|filter:filter_0|Add15~31
ZB1L480_share_eqn = (!MD15_result[16] & (MD16_result[16] & MD17_result[16])) # (MD15_result[16] & ((MD17_result[16]) # (MD16_result[16])));
ZB1L480 = SHARE(ZB1L480_share_eqn);


--ZB1L226 is nios_system:NiosII|filter:filter_0|Add5~33
ZB1L226_adder_eqn = ( !MD6_result[17] $ (!MD7_result[17] $ (MD8_result[17])) ) + ( ZB1L224 ) + ( ZB1L223 );
ZB1L226 = SUM(ZB1L226_adder_eqn);

--ZB1L227 is nios_system:NiosII|filter:filter_0|Add5~34
ZB1L227_adder_eqn = ( !MD6_result[17] $ (!MD7_result[17] $ (MD8_result[17])) ) + ( ZB1L224 ) + ( ZB1L223 );
ZB1L227 = CARRY(ZB1L227_adder_eqn);

--ZB1L228 is nios_system:NiosII|filter:filter_0|Add5~35
ZB1L228_share_eqn = (!MD6_result[17] & (MD7_result[17] & MD8_result[17])) # (MD6_result[17] & ((MD8_result[17]) # (MD7_result[17])));
ZB1L228 = SHARE(ZB1L228_share_eqn);


--ZB1L290 is nios_system:NiosII|filter:filter_0|Add9~33
ZB1L290_adder_eqn = ( !MD9_result[17] $ (!MD10_result[17] $ (MD11_result[17])) ) + ( ZB1L288 ) + ( ZB1L287 );
ZB1L290 = SUM(ZB1L290_adder_eqn);

--ZB1L291 is nios_system:NiosII|filter:filter_0|Add9~34
ZB1L291_adder_eqn = ( !MD9_result[17] $ (!MD10_result[17] $ (MD11_result[17])) ) + ( ZB1L288 ) + ( ZB1L287 );
ZB1L291 = CARRY(ZB1L291_adder_eqn);

--ZB1L292 is nios_system:NiosII|filter:filter_0|Add9~35
ZB1L292_share_eqn = (!MD9_result[17] & (MD10_result[17] & MD11_result[17])) # (MD9_result[17] & ((MD11_result[17]) # (MD10_result[17])));
ZB1L292 = SHARE(ZB1L292_share_eqn);


--ZB1L418 is nios_system:NiosII|filter:filter_0|Add11~97
ZB1L418_adder_eqn = ( !MD12_result[17] $ (!MD13_result[17] $ (MD14_result[17])) ) + ( ZB1L416 ) + ( ZB1L415 );
ZB1L418 = SUM(ZB1L418_adder_eqn);

--ZB1L419 is nios_system:NiosII|filter:filter_0|Add11~98
ZB1L419_adder_eqn = ( !MD12_result[17] $ (!MD13_result[17] $ (MD14_result[17])) ) + ( ZB1L416 ) + ( ZB1L415 );
ZB1L419 = CARRY(ZB1L419_adder_eqn);

--ZB1L420 is nios_system:NiosII|filter:filter_0|Add11~99
ZB1L420_share_eqn = (!MD12_result[17] & (MD13_result[17] & MD14_result[17])) # (MD12_result[17] & ((MD14_result[17]) # (MD13_result[17])));
ZB1L420 = SHARE(ZB1L420_share_eqn);


--ZB1L482 is nios_system:NiosII|filter:filter_0|Add15~33
ZB1L482_adder_eqn = ( !MD15_result[17] $ (!MD16_result[17] $ (MD17_result[17])) ) + ( ZB1L480 ) + ( ZB1L479 );
ZB1L482 = SUM(ZB1L482_adder_eqn);

--ZB1L483 is nios_system:NiosII|filter:filter_0|Add15~34
ZB1L483_adder_eqn = ( !MD15_result[17] $ (!MD16_result[17] $ (MD17_result[17])) ) + ( ZB1L480 ) + ( ZB1L479 );
ZB1L483 = CARRY(ZB1L483_adder_eqn);

--ZB1L484 is nios_system:NiosII|filter:filter_0|Add15~35
ZB1L484_share_eqn = (!MD15_result[17] & (MD16_result[17] & MD17_result[17])) # (MD15_result[17] & ((MD17_result[17]) # (MD16_result[17])));
ZB1L484 = SHARE(ZB1L484_share_eqn);


--ZB1L230 is nios_system:NiosII|filter:filter_0|Add5~37
ZB1L230_adder_eqn = ( !MD6_result[18] $ (!MD7_result[18] $ (MD8_result[18])) ) + ( ZB1L228 ) + ( ZB1L227 );
ZB1L230 = SUM(ZB1L230_adder_eqn);

--ZB1L231 is nios_system:NiosII|filter:filter_0|Add5~38
ZB1L231_adder_eqn = ( !MD6_result[18] $ (!MD7_result[18] $ (MD8_result[18])) ) + ( ZB1L228 ) + ( ZB1L227 );
ZB1L231 = CARRY(ZB1L231_adder_eqn);

--ZB1L232 is nios_system:NiosII|filter:filter_0|Add5~39
ZB1L232_share_eqn = (!MD6_result[18] & (MD7_result[18] & MD8_result[18])) # (MD6_result[18] & ((MD8_result[18]) # (MD7_result[18])));
ZB1L232 = SHARE(ZB1L232_share_eqn);


--ZB1L294 is nios_system:NiosII|filter:filter_0|Add9~37
ZB1L294_adder_eqn = ( !MD9_result[18] $ (!MD10_result[18] $ (MD11_result[18])) ) + ( ZB1L292 ) + ( ZB1L291 );
ZB1L294 = SUM(ZB1L294_adder_eqn);

--ZB1L295 is nios_system:NiosII|filter:filter_0|Add9~38
ZB1L295_adder_eqn = ( !MD9_result[18] $ (!MD10_result[18] $ (MD11_result[18])) ) + ( ZB1L292 ) + ( ZB1L291 );
ZB1L295 = CARRY(ZB1L295_adder_eqn);

--ZB1L296 is nios_system:NiosII|filter:filter_0|Add9~39
ZB1L296_share_eqn = (!MD9_result[18] & (MD10_result[18] & MD11_result[18])) # (MD9_result[18] & ((MD11_result[18]) # (MD10_result[18])));
ZB1L296 = SHARE(ZB1L296_share_eqn);


--ZB1L422 is nios_system:NiosII|filter:filter_0|Add11~101
ZB1L422_adder_eqn = ( !MD12_result[18] $ (!MD13_result[18] $ (MD14_result[18])) ) + ( ZB1L420 ) + ( ZB1L419 );
ZB1L422 = SUM(ZB1L422_adder_eqn);

--ZB1L423 is nios_system:NiosII|filter:filter_0|Add11~102
ZB1L423_adder_eqn = ( !MD12_result[18] $ (!MD13_result[18] $ (MD14_result[18])) ) + ( ZB1L420 ) + ( ZB1L419 );
ZB1L423 = CARRY(ZB1L423_adder_eqn);

--ZB1L424 is nios_system:NiosII|filter:filter_0|Add11~103
ZB1L424_share_eqn = (!MD12_result[18] & (MD13_result[18] & MD14_result[18])) # (MD12_result[18] & ((MD14_result[18]) # (MD13_result[18])));
ZB1L424 = SHARE(ZB1L424_share_eqn);


--ZB1L486 is nios_system:NiosII|filter:filter_0|Add15~37
ZB1L486_adder_eqn = ( !MD15_result[18] $ (!MD16_result[18] $ (MD17_result[18])) ) + ( ZB1L484 ) + ( ZB1L483 );
ZB1L486 = SUM(ZB1L486_adder_eqn);

--ZB1L487 is nios_system:NiosII|filter:filter_0|Add15~38
ZB1L487_adder_eqn = ( !MD15_result[18] $ (!MD16_result[18] $ (MD17_result[18])) ) + ( ZB1L484 ) + ( ZB1L483 );
ZB1L487 = CARRY(ZB1L487_adder_eqn);

--ZB1L488 is nios_system:NiosII|filter:filter_0|Add15~39
ZB1L488_share_eqn = (!MD15_result[18] & (MD16_result[18] & MD17_result[18])) # (MD15_result[18] & ((MD17_result[18]) # (MD16_result[18])));
ZB1L488 = SHARE(ZB1L488_share_eqn);


--ZB1L234 is nios_system:NiosII|filter:filter_0|Add5~41
ZB1L234_adder_eqn = ( !MD6_result[19] $ (!MD7_result[19] $ (MD8_result[19])) ) + ( ZB1L232 ) + ( ZB1L231 );
ZB1L234 = SUM(ZB1L234_adder_eqn);

--ZB1L235 is nios_system:NiosII|filter:filter_0|Add5~42
ZB1L235_adder_eqn = ( !MD6_result[19] $ (!MD7_result[19] $ (MD8_result[19])) ) + ( ZB1L232 ) + ( ZB1L231 );
ZB1L235 = CARRY(ZB1L235_adder_eqn);

--ZB1L236 is nios_system:NiosII|filter:filter_0|Add5~43
ZB1L236_share_eqn = (!MD6_result[19] & (MD7_result[19] & MD8_result[19])) # (MD6_result[19] & ((MD8_result[19]) # (MD7_result[19])));
ZB1L236 = SHARE(ZB1L236_share_eqn);


--ZB1L298 is nios_system:NiosII|filter:filter_0|Add9~41
ZB1L298_adder_eqn = ( !MD9_result[19] $ (!MD10_result[19] $ (MD11_result[19])) ) + ( ZB1L296 ) + ( ZB1L295 );
ZB1L298 = SUM(ZB1L298_adder_eqn);

--ZB1L299 is nios_system:NiosII|filter:filter_0|Add9~42
ZB1L299_adder_eqn = ( !MD9_result[19] $ (!MD10_result[19] $ (MD11_result[19])) ) + ( ZB1L296 ) + ( ZB1L295 );
ZB1L299 = CARRY(ZB1L299_adder_eqn);

--ZB1L300 is nios_system:NiosII|filter:filter_0|Add9~43
ZB1L300_share_eqn = (!MD9_result[19] & (MD10_result[19] & MD11_result[19])) # (MD9_result[19] & ((MD11_result[19]) # (MD10_result[19])));
ZB1L300 = SHARE(ZB1L300_share_eqn);


--ZB1L426 is nios_system:NiosII|filter:filter_0|Add11~105
ZB1L426_adder_eqn = ( !MD12_result[19] $ (!MD13_result[19] $ (MD14_result[19])) ) + ( ZB1L424 ) + ( ZB1L423 );
ZB1L426 = SUM(ZB1L426_adder_eqn);

--ZB1L427 is nios_system:NiosII|filter:filter_0|Add11~106
ZB1L427_adder_eqn = ( !MD12_result[19] $ (!MD13_result[19] $ (MD14_result[19])) ) + ( ZB1L424 ) + ( ZB1L423 );
ZB1L427 = CARRY(ZB1L427_adder_eqn);

--ZB1L428 is nios_system:NiosII|filter:filter_0|Add11~107
ZB1L428_share_eqn = (!MD12_result[19] & (MD13_result[19] & MD14_result[19])) # (MD12_result[19] & ((MD14_result[19]) # (MD13_result[19])));
ZB1L428 = SHARE(ZB1L428_share_eqn);


--ZB1L490 is nios_system:NiosII|filter:filter_0|Add15~41
ZB1L490_adder_eqn = ( !MD15_result[19] $ (!MD16_result[19] $ (MD17_result[19])) ) + ( ZB1L488 ) + ( ZB1L487 );
ZB1L490 = SUM(ZB1L490_adder_eqn);

--ZB1L491 is nios_system:NiosII|filter:filter_0|Add15~42
ZB1L491_adder_eqn = ( !MD15_result[19] $ (!MD16_result[19] $ (MD17_result[19])) ) + ( ZB1L488 ) + ( ZB1L487 );
ZB1L491 = CARRY(ZB1L491_adder_eqn);

--ZB1L492 is nios_system:NiosII|filter:filter_0|Add15~43
ZB1L492_share_eqn = (!MD15_result[19] & (MD16_result[19] & MD17_result[19])) # (MD15_result[19] & ((MD17_result[19]) # (MD16_result[19])));
ZB1L492 = SHARE(ZB1L492_share_eqn);


--ZB1L238 is nios_system:NiosII|filter:filter_0|Add5~45
ZB1L238_adder_eqn = ( !MD6_result[20] $ (!MD7_result[20] $ (MD8_result[20])) ) + ( ZB1L236 ) + ( ZB1L235 );
ZB1L238 = SUM(ZB1L238_adder_eqn);

--ZB1L239 is nios_system:NiosII|filter:filter_0|Add5~46
ZB1L239_adder_eqn = ( !MD6_result[20] $ (!MD7_result[20] $ (MD8_result[20])) ) + ( ZB1L236 ) + ( ZB1L235 );
ZB1L239 = CARRY(ZB1L239_adder_eqn);

--ZB1L240 is nios_system:NiosII|filter:filter_0|Add5~47
ZB1L240_share_eqn = (!MD6_result[20] & (MD7_result[20] & MD8_result[20])) # (MD6_result[20] & ((MD8_result[20]) # (MD7_result[20])));
ZB1L240 = SHARE(ZB1L240_share_eqn);


--ZB1L302 is nios_system:NiosII|filter:filter_0|Add9~45
ZB1L302_adder_eqn = ( !MD9_result[20] $ (!MD10_result[20] $ (MD11_result[20])) ) + ( ZB1L300 ) + ( ZB1L299 );
ZB1L302 = SUM(ZB1L302_adder_eqn);

--ZB1L303 is nios_system:NiosII|filter:filter_0|Add9~46
ZB1L303_adder_eqn = ( !MD9_result[20] $ (!MD10_result[20] $ (MD11_result[20])) ) + ( ZB1L300 ) + ( ZB1L299 );
ZB1L303 = CARRY(ZB1L303_adder_eqn);

--ZB1L304 is nios_system:NiosII|filter:filter_0|Add9~47
ZB1L304_share_eqn = (!MD9_result[20] & (MD10_result[20] & MD11_result[20])) # (MD9_result[20] & ((MD11_result[20]) # (MD10_result[20])));
ZB1L304 = SHARE(ZB1L304_share_eqn);


--ZB1L430 is nios_system:NiosII|filter:filter_0|Add11~109
ZB1L430_adder_eqn = ( !MD12_result[20] $ (!MD13_result[20] $ (MD14_result[20])) ) + ( ZB1L428 ) + ( ZB1L427 );
ZB1L430 = SUM(ZB1L430_adder_eqn);

--ZB1L431 is nios_system:NiosII|filter:filter_0|Add11~110
ZB1L431_adder_eqn = ( !MD12_result[20] $ (!MD13_result[20] $ (MD14_result[20])) ) + ( ZB1L428 ) + ( ZB1L427 );
ZB1L431 = CARRY(ZB1L431_adder_eqn);

--ZB1L432 is nios_system:NiosII|filter:filter_0|Add11~111
ZB1L432_share_eqn = (!MD12_result[20] & (MD13_result[20] & MD14_result[20])) # (MD12_result[20] & ((MD14_result[20]) # (MD13_result[20])));
ZB1L432 = SHARE(ZB1L432_share_eqn);


--ZB1L494 is nios_system:NiosII|filter:filter_0|Add15~45
ZB1L494_adder_eqn = ( !MD15_result[20] $ (!MD16_result[20] $ (MD17_result[20])) ) + ( ZB1L492 ) + ( ZB1L491 );
ZB1L494 = SUM(ZB1L494_adder_eqn);

--ZB1L495 is nios_system:NiosII|filter:filter_0|Add15~46
ZB1L495_adder_eqn = ( !MD15_result[20] $ (!MD16_result[20] $ (MD17_result[20])) ) + ( ZB1L492 ) + ( ZB1L491 );
ZB1L495 = CARRY(ZB1L495_adder_eqn);

--ZB1L496 is nios_system:NiosII|filter:filter_0|Add15~47
ZB1L496_share_eqn = (!MD15_result[20] & (MD16_result[20] & MD17_result[20])) # (MD15_result[20] & ((MD17_result[20]) # (MD16_result[20])));
ZB1L496 = SHARE(ZB1L496_share_eqn);


--ZB1L242 is nios_system:NiosII|filter:filter_0|Add5~49
ZB1L242_adder_eqn = ( !MD6_result[21] $ (!MD7_result[21] $ (MD8_result[21])) ) + ( ZB1L240 ) + ( ZB1L239 );
ZB1L242 = SUM(ZB1L242_adder_eqn);

--ZB1L243 is nios_system:NiosII|filter:filter_0|Add5~50
ZB1L243_adder_eqn = ( !MD6_result[21] $ (!MD7_result[21] $ (MD8_result[21])) ) + ( ZB1L240 ) + ( ZB1L239 );
ZB1L243 = CARRY(ZB1L243_adder_eqn);

--ZB1L244 is nios_system:NiosII|filter:filter_0|Add5~51
ZB1L244_share_eqn = (!MD6_result[21] & (MD7_result[21] & MD8_result[21])) # (MD6_result[21] & ((MD8_result[21]) # (MD7_result[21])));
ZB1L244 = SHARE(ZB1L244_share_eqn);


--ZB1L306 is nios_system:NiosII|filter:filter_0|Add9~49
ZB1L306_adder_eqn = ( !MD9_result[21] $ (!MD10_result[21] $ (MD11_result[21])) ) + ( ZB1L304 ) + ( ZB1L303 );
ZB1L306 = SUM(ZB1L306_adder_eqn);

--ZB1L307 is nios_system:NiosII|filter:filter_0|Add9~50
ZB1L307_adder_eqn = ( !MD9_result[21] $ (!MD10_result[21] $ (MD11_result[21])) ) + ( ZB1L304 ) + ( ZB1L303 );
ZB1L307 = CARRY(ZB1L307_adder_eqn);

--ZB1L308 is nios_system:NiosII|filter:filter_0|Add9~51
ZB1L308_share_eqn = (!MD9_result[21] & (MD10_result[21] & MD11_result[21])) # (MD9_result[21] & ((MD11_result[21]) # (MD10_result[21])));
ZB1L308 = SHARE(ZB1L308_share_eqn);


--ZB1L434 is nios_system:NiosII|filter:filter_0|Add11~113
ZB1L434_adder_eqn = ( !MD12_result[21] $ (!MD13_result[21] $ (MD14_result[21])) ) + ( ZB1L432 ) + ( ZB1L431 );
ZB1L434 = SUM(ZB1L434_adder_eqn);

--ZB1L435 is nios_system:NiosII|filter:filter_0|Add11~114
ZB1L435_adder_eqn = ( !MD12_result[21] $ (!MD13_result[21] $ (MD14_result[21])) ) + ( ZB1L432 ) + ( ZB1L431 );
ZB1L435 = CARRY(ZB1L435_adder_eqn);

--ZB1L436 is nios_system:NiosII|filter:filter_0|Add11~115
ZB1L436_share_eqn = (!MD12_result[21] & (MD13_result[21] & MD14_result[21])) # (MD12_result[21] & ((MD14_result[21]) # (MD13_result[21])));
ZB1L436 = SHARE(ZB1L436_share_eqn);


--ZB1L498 is nios_system:NiosII|filter:filter_0|Add15~49
ZB1L498_adder_eqn = ( !MD15_result[21] $ (!MD16_result[21] $ (MD17_result[21])) ) + ( ZB1L496 ) + ( ZB1L495 );
ZB1L498 = SUM(ZB1L498_adder_eqn);

--ZB1L499 is nios_system:NiosII|filter:filter_0|Add15~50
ZB1L499_adder_eqn = ( !MD15_result[21] $ (!MD16_result[21] $ (MD17_result[21])) ) + ( ZB1L496 ) + ( ZB1L495 );
ZB1L499 = CARRY(ZB1L499_adder_eqn);

--ZB1L500 is nios_system:NiosII|filter:filter_0|Add15~51
ZB1L500_share_eqn = (!MD15_result[21] & (MD16_result[21] & MD17_result[21])) # (MD15_result[21] & ((MD17_result[21]) # (MD16_result[21])));
ZB1L500 = SHARE(ZB1L500_share_eqn);


--ZB1L246 is nios_system:NiosII|filter:filter_0|Add5~53
ZB1L246_adder_eqn = ( !MD6_result[22] $ (!MD7_result[22] $ (MD8_result[22])) ) + ( ZB1L244 ) + ( ZB1L243 );
ZB1L246 = SUM(ZB1L246_adder_eqn);

--ZB1L247 is nios_system:NiosII|filter:filter_0|Add5~54
ZB1L247_adder_eqn = ( !MD6_result[22] $ (!MD7_result[22] $ (MD8_result[22])) ) + ( ZB1L244 ) + ( ZB1L243 );
ZB1L247 = CARRY(ZB1L247_adder_eqn);

--ZB1L248 is nios_system:NiosII|filter:filter_0|Add5~55
ZB1L248_share_eqn = (!MD6_result[22] & (MD7_result[22] & MD8_result[22])) # (MD6_result[22] & ((MD8_result[22]) # (MD7_result[22])));
ZB1L248 = SHARE(ZB1L248_share_eqn);


--ZB1L310 is nios_system:NiosII|filter:filter_0|Add9~53
ZB1L310_adder_eqn = ( !MD9_result[22] $ (!MD10_result[22] $ (MD11_result[22])) ) + ( ZB1L308 ) + ( ZB1L307 );
ZB1L310 = SUM(ZB1L310_adder_eqn);

--ZB1L311 is nios_system:NiosII|filter:filter_0|Add9~54
ZB1L311_adder_eqn = ( !MD9_result[22] $ (!MD10_result[22] $ (MD11_result[22])) ) + ( ZB1L308 ) + ( ZB1L307 );
ZB1L311 = CARRY(ZB1L311_adder_eqn);

--ZB1L312 is nios_system:NiosII|filter:filter_0|Add9~55
ZB1L312_share_eqn = (!MD9_result[22] & (MD10_result[22] & MD11_result[22])) # (MD9_result[22] & ((MD11_result[22]) # (MD10_result[22])));
ZB1L312 = SHARE(ZB1L312_share_eqn);


--ZB1L438 is nios_system:NiosII|filter:filter_0|Add11~117
ZB1L438_adder_eqn = ( !MD12_result[22] $ (!MD13_result[22] $ (MD14_result[22])) ) + ( ZB1L436 ) + ( ZB1L435 );
ZB1L438 = SUM(ZB1L438_adder_eqn);

--ZB1L439 is nios_system:NiosII|filter:filter_0|Add11~118
ZB1L439_adder_eqn = ( !MD12_result[22] $ (!MD13_result[22] $ (MD14_result[22])) ) + ( ZB1L436 ) + ( ZB1L435 );
ZB1L439 = CARRY(ZB1L439_adder_eqn);

--ZB1L440 is nios_system:NiosII|filter:filter_0|Add11~119
ZB1L440_share_eqn = (!MD12_result[22] & (MD13_result[22] & MD14_result[22])) # (MD12_result[22] & ((MD14_result[22]) # (MD13_result[22])));
ZB1L440 = SHARE(ZB1L440_share_eqn);


--ZB1L502 is nios_system:NiosII|filter:filter_0|Add15~53
ZB1L502_adder_eqn = ( !MD15_result[22] $ (!MD16_result[22] $ (MD17_result[22])) ) + ( ZB1L500 ) + ( ZB1L499 );
ZB1L502 = SUM(ZB1L502_adder_eqn);

--ZB1L503 is nios_system:NiosII|filter:filter_0|Add15~54
ZB1L503_adder_eqn = ( !MD15_result[22] $ (!MD16_result[22] $ (MD17_result[22])) ) + ( ZB1L500 ) + ( ZB1L499 );
ZB1L503 = CARRY(ZB1L503_adder_eqn);

--ZB1L504 is nios_system:NiosII|filter:filter_0|Add15~55
ZB1L504_share_eqn = (!MD15_result[22] & (MD16_result[22] & MD17_result[22])) # (MD15_result[22] & ((MD17_result[22]) # (MD16_result[22])));
ZB1L504 = SHARE(ZB1L504_share_eqn);


--ZB1L250 is nios_system:NiosII|filter:filter_0|Add5~57
ZB1L250_adder_eqn = ( !MD6_result[23] $ (!MD7_result[23] $ (MD8_result[23])) ) + ( ZB1L248 ) + ( ZB1L247 );
ZB1L250 = SUM(ZB1L250_adder_eqn);

--ZB1L251 is nios_system:NiosII|filter:filter_0|Add5~58
ZB1L251_adder_eqn = ( !MD6_result[23] $ (!MD7_result[23] $ (MD8_result[23])) ) + ( ZB1L248 ) + ( ZB1L247 );
ZB1L251 = CARRY(ZB1L251_adder_eqn);

--ZB1L252 is nios_system:NiosII|filter:filter_0|Add5~59
ZB1L252_share_eqn = (!MD6_result[23] & (MD7_result[23] & MD8_result[23])) # (MD6_result[23] & ((MD8_result[23]) # (MD7_result[23])));
ZB1L252 = SHARE(ZB1L252_share_eqn);


--ZB1L314 is nios_system:NiosII|filter:filter_0|Add9~57
ZB1L314_adder_eqn = ( !MD9_result[23] $ (!MD10_result[23] $ (MD11_result[23])) ) + ( ZB1L312 ) + ( ZB1L311 );
ZB1L314 = SUM(ZB1L314_adder_eqn);

--ZB1L315 is nios_system:NiosII|filter:filter_0|Add9~58
ZB1L315_adder_eqn = ( !MD9_result[23] $ (!MD10_result[23] $ (MD11_result[23])) ) + ( ZB1L312 ) + ( ZB1L311 );
ZB1L315 = CARRY(ZB1L315_adder_eqn);

--ZB1L316 is nios_system:NiosII|filter:filter_0|Add9~59
ZB1L316_share_eqn = (!MD9_result[23] & (MD10_result[23] & MD11_result[23])) # (MD9_result[23] & ((MD11_result[23]) # (MD10_result[23])));
ZB1L316 = SHARE(ZB1L316_share_eqn);


--ZB1L442 is nios_system:NiosII|filter:filter_0|Add11~121
ZB1L442_adder_eqn = ( !MD12_result[23] $ (!MD13_result[23] $ (MD14_result[23])) ) + ( ZB1L440 ) + ( ZB1L439 );
ZB1L442 = SUM(ZB1L442_adder_eqn);

--ZB1L443 is nios_system:NiosII|filter:filter_0|Add11~122
ZB1L443_adder_eqn = ( !MD12_result[23] $ (!MD13_result[23] $ (MD14_result[23])) ) + ( ZB1L440 ) + ( ZB1L439 );
ZB1L443 = CARRY(ZB1L443_adder_eqn);

--ZB1L444 is nios_system:NiosII|filter:filter_0|Add11~123
ZB1L444_share_eqn = (!MD12_result[23] & (MD13_result[23] & MD14_result[23])) # (MD12_result[23] & ((MD14_result[23]) # (MD13_result[23])));
ZB1L444 = SHARE(ZB1L444_share_eqn);


--ZB1L506 is nios_system:NiosII|filter:filter_0|Add15~57
ZB1L506_adder_eqn = ( !MD15_result[23] $ (!MD16_result[23] $ (MD17_result[23])) ) + ( ZB1L504 ) + ( ZB1L503 );
ZB1L506 = SUM(ZB1L506_adder_eqn);

--ZB1L507 is nios_system:NiosII|filter:filter_0|Add15~58
ZB1L507_adder_eqn = ( !MD15_result[23] $ (!MD16_result[23] $ (MD17_result[23])) ) + ( ZB1L504 ) + ( ZB1L503 );
ZB1L507 = CARRY(ZB1L507_adder_eqn);

--ZB1L508 is nios_system:NiosII|filter:filter_0|Add15~59
ZB1L508_share_eqn = (!MD15_result[23] & (MD16_result[23] & MD17_result[23])) # (MD15_result[23] & ((MD17_result[23]) # (MD16_result[23])));
ZB1L508 = SHARE(ZB1L508_share_eqn);


--ZB1L254 is nios_system:NiosII|filter:filter_0|Add5~61
ZB1L254_adder_eqn = ( !MD6_result[24] $ (!MD7_result[24] $ (MD8_result[24])) ) + ( ZB1L252 ) + ( ZB1L251 );
ZB1L254 = SUM(ZB1L254_adder_eqn);

--ZB1L255 is nios_system:NiosII|filter:filter_0|Add5~62
ZB1L255_adder_eqn = ( !MD6_result[24] $ (!MD7_result[24] $ (MD8_result[24])) ) + ( ZB1L252 ) + ( ZB1L251 );
ZB1L255 = CARRY(ZB1L255_adder_eqn);

--ZB1L256 is nios_system:NiosII|filter:filter_0|Add5~63
ZB1L256_share_eqn = (!MD6_result[24] & (MD7_result[24] & MD8_result[24])) # (MD6_result[24] & ((MD8_result[24]) # (MD7_result[24])));
ZB1L256 = SHARE(ZB1L256_share_eqn);


--ZB1L318 is nios_system:NiosII|filter:filter_0|Add9~61
ZB1L318_adder_eqn = ( !MD9_result[24] $ (!MD10_result[24] $ (MD11_result[24])) ) + ( ZB1L316 ) + ( ZB1L315 );
ZB1L318 = SUM(ZB1L318_adder_eqn);

--ZB1L319 is nios_system:NiosII|filter:filter_0|Add9~62
ZB1L319_adder_eqn = ( !MD9_result[24] $ (!MD10_result[24] $ (MD11_result[24])) ) + ( ZB1L316 ) + ( ZB1L315 );
ZB1L319 = CARRY(ZB1L319_adder_eqn);

--ZB1L320 is nios_system:NiosII|filter:filter_0|Add9~63
ZB1L320_share_eqn = (!MD9_result[24] & (MD10_result[24] & MD11_result[24])) # (MD9_result[24] & ((MD11_result[24]) # (MD10_result[24])));
ZB1L320 = SHARE(ZB1L320_share_eqn);


--ZB1L446 is nios_system:NiosII|filter:filter_0|Add11~125
ZB1L446_adder_eqn = ( !MD12_result[24] $ (!MD13_result[24] $ (MD14_result[24])) ) + ( ZB1L444 ) + ( ZB1L443 );
ZB1L446 = SUM(ZB1L446_adder_eqn);

--ZB1L447 is nios_system:NiosII|filter:filter_0|Add11~126
ZB1L447_adder_eqn = ( !MD12_result[24] $ (!MD13_result[24] $ (MD14_result[24])) ) + ( ZB1L444 ) + ( ZB1L443 );
ZB1L447 = CARRY(ZB1L447_adder_eqn);

--ZB1L448 is nios_system:NiosII|filter:filter_0|Add11~127
ZB1L448_share_eqn = (!MD12_result[24] & (MD13_result[24] & MD14_result[24])) # (MD12_result[24] & ((MD14_result[24]) # (MD13_result[24])));
ZB1L448 = SHARE(ZB1L448_share_eqn);


--ZB1L510 is nios_system:NiosII|filter:filter_0|Add15~61
ZB1L510_adder_eqn = ( !MD15_result[24] $ (!MD16_result[24] $ (MD17_result[24])) ) + ( ZB1L508 ) + ( ZB1L507 );
ZB1L510 = SUM(ZB1L510_adder_eqn);

--ZB1L511 is nios_system:NiosII|filter:filter_0|Add15~62
ZB1L511_adder_eqn = ( !MD15_result[24] $ (!MD16_result[24] $ (MD17_result[24])) ) + ( ZB1L508 ) + ( ZB1L507 );
ZB1L511 = CARRY(ZB1L511_adder_eqn);

--ZB1L512 is nios_system:NiosII|filter:filter_0|Add15~63
ZB1L512_share_eqn = (!MD15_result[24] & (MD16_result[24] & MD17_result[24])) # (MD15_result[24] & ((MD17_result[24]) # (MD16_result[24])));
ZB1L512 = SHARE(ZB1L512_share_eqn);


--YB1_s_serial_transfer.STATE_5_READ_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER
--register power-up is low

YB1_s_serial_transfer.STATE_5_READ_TRANSFER = DFFEAS(YB1L3, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HF1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
HF1L2_adder_eqn = ( HF1_F_pc[21] ) + ( GND ) + ( HF1L7 );
HF1L2 = SUM(HF1L2_adder_eqn);

--HF1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
HF1L3_adder_eqn = ( HF1_F_pc[21] ) + ( GND ) + ( HF1L7 );
HF1L3 = CARRY(HF1L3_adder_eqn);


--HF1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
HF1L6_adder_eqn = ( HF1_F_pc[20] ) + ( GND ) + ( HF1L55 );
HF1L6 = SUM(HF1L6_adder_eqn);

--HF1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
HF1L7_adder_eqn = ( HF1_F_pc[20] ) + ( GND ) + ( HF1L55 );
HF1L7 = CARRY(HF1L7_adder_eqn);


--HF1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
HF1L10_adder_eqn = ( HF1_F_pc[18] ) + ( GND ) + ( HF1L15 );
HF1L10 = SUM(HF1L10_adder_eqn);

--HF1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
HF1L11_adder_eqn = ( HF1_F_pc[18] ) + ( GND ) + ( HF1L15 );
HF1L11 = CARRY(HF1L11_adder_eqn);


--HF1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
HF1L14_adder_eqn = ( HF1_F_pc[17] ) + ( GND ) + ( HF1L51 );
HF1L14 = SUM(HF1L14_adder_eqn);

--HF1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
HF1L15_adder_eqn = ( HF1_F_pc[17] ) + ( GND ) + ( HF1L51 );
HF1L15 = CARRY(HF1L15_adder_eqn);


--HF1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
HF1L18_adder_eqn = ( !HF1_F_pc[24] ) + ( GND ) + ( HF1L59 );
HF1L18 = SUM(HF1L18_adder_eqn);


--HF1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
HF1L22_adder_eqn = ( !HF1_F_pc[14] ) + ( GND ) + ( HF1L27 );
HF1L22 = SUM(HF1L22_adder_eqn);

--HF1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
HF1L23_adder_eqn = ( !HF1_F_pc[14] ) + ( GND ) + ( HF1L27 );
HF1L23 = CARRY(HF1L23_adder_eqn);


--HF1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
HF1L26_adder_eqn = ( HF1_F_pc[13] ) + ( GND ) + ( HF1L35 );
HF1L26 = SUM(HF1L26_adder_eqn);

--HF1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
HF1L27_adder_eqn = ( HF1_F_pc[13] ) + ( GND ) + ( HF1L35 );
HF1L27 = CARRY(HF1L27_adder_eqn);


--HF1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
HF1L30_adder_eqn = ( HF1_F_pc[15] ) + ( GND ) + ( HF1L23 );
HF1L30 = SUM(HF1L30_adder_eqn);

--HF1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
HF1L31_adder_eqn = ( HF1_F_pc[15] ) + ( GND ) + ( HF1L23 );
HF1L31 = CARRY(HF1L31_adder_eqn);


--HF1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
HF1L34_adder_eqn = ( HF1_F_pc[12] ) + ( GND ) + ( HF1L39 );
HF1L34 = SUM(HF1L34_adder_eqn);

--HF1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
HF1L35_adder_eqn = ( HF1_F_pc[12] ) + ( GND ) + ( HF1L39 );
HF1L35 = CARRY(HF1L35_adder_eqn);


--HF1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
HF1L38_adder_eqn = ( HF1_F_pc[11] ) + ( GND ) + ( HF1L43 );
HF1L38 = SUM(HF1L38_adder_eqn);

--HF1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
HF1L39_adder_eqn = ( HF1_F_pc[11] ) + ( GND ) + ( HF1L43 );
HF1L39 = CARRY(HF1L39_adder_eqn);


--HF1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
HF1L42_adder_eqn = ( HF1_F_pc[10] ) + ( GND ) + ( HF1L47 );
HF1L42 = SUM(HF1L42_adder_eqn);

--HF1L43 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
HF1L43_adder_eqn = ( HF1_F_pc[10] ) + ( GND ) + ( HF1L47 );
HF1L43 = CARRY(HF1L43_adder_eqn);


--HF1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
HF1L46_adder_eqn = ( HF1_F_pc[9] ) + ( GND ) + ( HF1L83 );
HF1L46 = SUM(HF1L46_adder_eqn);

--HF1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
HF1L47_adder_eqn = ( HF1_F_pc[9] ) + ( GND ) + ( HF1L83 );
HF1L47 = CARRY(HF1L47_adder_eqn);


--HF1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
HF1L50_adder_eqn = ( HF1_F_pc[16] ) + ( GND ) + ( HF1L31 );
HF1L50 = SUM(HF1L50_adder_eqn);

--HF1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
HF1L51_adder_eqn = ( HF1_F_pc[16] ) + ( GND ) + ( HF1L31 );
HF1L51 = CARRY(HF1L51_adder_eqn);


--HF1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
HF1L54_adder_eqn = ( HF1_F_pc[19] ) + ( GND ) + ( HF1L11 );
HF1L54 = SUM(HF1L54_adder_eqn);

--HF1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
HF1L55_adder_eqn = ( HF1_F_pc[19] ) + ( GND ) + ( HF1L11 );
HF1L55 = CARRY(HF1L55_adder_eqn);


--HF1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
HF1L58_adder_eqn = ( HF1_F_pc[23] ) + ( GND ) + ( HF1L63 );
HF1L58 = SUM(HF1L58_adder_eqn);

--HF1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
HF1L59_adder_eqn = ( HF1_F_pc[23] ) + ( GND ) + ( HF1L63 );
HF1L59 = CARRY(HF1L59_adder_eqn);


--HF1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~61
HF1L62_adder_eqn = ( HF1_F_pc[22] ) + ( GND ) + ( HF1L3 );
HF1L62 = SUM(HF1L62_adder_eqn);

--HF1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~62
HF1L63_adder_eqn = ( HF1_F_pc[22] ) + ( GND ) + ( HF1L3 );
HF1L63 = CARRY(HF1L63_adder_eqn);


--UE4L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
UE4L2_adder_eqn = ( (!XD4L3 & (((UE4_burst_uncompress_address_offset[1])))) # (XD4L3 & ((!YD4_mem_used[0] & ((UE4_burst_uncompress_address_offset[1]))) # (YD4_mem_used[0] & (YD4_mem[0][19])))) ) + ( YD4_mem[0][52] ) + ( UE4L7 );
UE4L2 = SUM(UE4L2_adder_eqn);


--YD9_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]
--register power-up is low

YD9_mem[1][87] = DFFEAS(XD9L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L2, YD9_mem[2][87],  ,  , YD9_mem_used[2]);


--YD9_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]
--register power-up is low

YD9_mem[1][88] = DFFEAS(HE4L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L2, YD9_mem[2][88],  ,  , YD9_mem_used[2]);


--YD9_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]
--register power-up is low

YD9_mem[1][19] = DFFEAS(HE4L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L2, YD9_mem[2][19],  ,  , YD9_mem_used[2]);


--UE9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
UE9L2_adder_eqn = ( (!XD9L3 & (((UE9_burst_uncompress_address_offset[1])))) # (XD9L3 & ((!YD9_mem_used[0] & ((UE9_burst_uncompress_address_offset[1]))) # (YD9_mem_used[0] & (YD9_mem[0][19])))) ) + ( YD9_mem[0][52] ) + ( UE9L7 );
UE9L2 = SUM(UE9L2_adder_eqn);


--HF1L211 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
HF1L211_adder_eqn = ( HF1_E_alu_sub ) + ( VCC ) + ( !VCC );
HF1L211 = CARRY(HF1L211_adder_eqn);


--NG1_ram_block1a36 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a36
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a36_PORT_A_data_in = FE2L22;
NG1_ram_block1a36_PORT_A_data_in_reg = DFFE(NG1_ram_block1a36_PORT_A_data_in, NG1_ram_block1a36_clock_0, , , NG1_ram_block1a36_clock_enable_0);
NG1_ram_block1a36_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a36_PORT_A_address_reg = DFFE(NG1_ram_block1a36_PORT_A_address, NG1_ram_block1a36_clock_0, , , NG1_ram_block1a36_clock_enable_0);
NG1_ram_block1a36_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a36_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a36_PORT_A_write_enable, NG1_ram_block1a36_clock_0, , , NG1_ram_block1a36_clock_enable_0);
NG1_ram_block1a36_PORT_A_read_enable = FC1L2;
NG1_ram_block1a36_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a36_PORT_A_read_enable, NG1_ram_block1a36_clock_0, , , NG1_ram_block1a36_clock_enable_0);
NG1_ram_block1a36_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a36_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a36_PORT_A_byte_mask, NG1_ram_block1a36_clock_0, , , NG1_ram_block1a36_clock_enable_0);
NG1_ram_block1a36_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a36_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a36_PORT_A_data_out = MEMORY(NG1_ram_block1a36_PORT_A_data_in_reg, , NG1_ram_block1a36_PORT_A_address_reg, , NG1_ram_block1a36_PORT_A_write_enable_reg, NG1_ram_block1a36_PORT_A_read_enable_reg, , , NG1_ram_block1a36_PORT_A_byte_mask_reg, , NG1_ram_block1a36_clock_0, , NG1_ram_block1a36_clock_enable_0, , , , , );
NG1_ram_block1a36 = NG1_ram_block1a36_PORT_A_data_out[0];


--NG1_ram_block1a4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a4_PORT_A_data_in = FE2L22;
NG1_ram_block1a4_PORT_A_data_in_reg = DFFE(NG1_ram_block1a4_PORT_A_data_in, NG1_ram_block1a4_clock_0, , , NG1_ram_block1a4_clock_enable_0);
NG1_ram_block1a4_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a4_PORT_A_address_reg = DFFE(NG1_ram_block1a4_PORT_A_address, NG1_ram_block1a4_clock_0, , , NG1_ram_block1a4_clock_enable_0);
NG1_ram_block1a4_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a4_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a4_PORT_A_write_enable, NG1_ram_block1a4_clock_0, , , NG1_ram_block1a4_clock_enable_0);
NG1_ram_block1a4_PORT_A_read_enable = FC1L2;
NG1_ram_block1a4_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a4_PORT_A_read_enable, NG1_ram_block1a4_clock_0, , , NG1_ram_block1a4_clock_enable_0);
NG1_ram_block1a4_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a4_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a4_PORT_A_byte_mask, NG1_ram_block1a4_clock_0, , , NG1_ram_block1a4_clock_enable_0);
NG1_ram_block1a4_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a4_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a4_PORT_A_data_out = MEMORY(NG1_ram_block1a4_PORT_A_data_in_reg, , NG1_ram_block1a4_PORT_A_address_reg, , NG1_ram_block1a4_PORT_A_write_enable_reg, NG1_ram_block1a4_PORT_A_read_enable_reg, , , NG1_ram_block1a4_PORT_A_byte_mask_reg, , NG1_ram_block1a4_clock_0, , NG1_ram_block1a4_clock_enable_0, , , , , );
NG1_ram_block1a4 = NG1_ram_block1a4_PORT_A_data_out[0];


--NG1_ram_block1a32 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a32
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a32_PORT_A_data_in = FE2L23;
NG1_ram_block1a32_PORT_A_data_in_reg = DFFE(NG1_ram_block1a32_PORT_A_data_in, NG1_ram_block1a32_clock_0, , , NG1_ram_block1a32_clock_enable_0);
NG1_ram_block1a32_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a32_PORT_A_address_reg = DFFE(NG1_ram_block1a32_PORT_A_address, NG1_ram_block1a32_clock_0, , , NG1_ram_block1a32_clock_enable_0);
NG1_ram_block1a32_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a32_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a32_PORT_A_write_enable, NG1_ram_block1a32_clock_0, , , NG1_ram_block1a32_clock_enable_0);
NG1_ram_block1a32_PORT_A_read_enable = FC1L2;
NG1_ram_block1a32_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a32_PORT_A_read_enable, NG1_ram_block1a32_clock_0, , , NG1_ram_block1a32_clock_enable_0);
NG1_ram_block1a32_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a32_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a32_PORT_A_byte_mask, NG1_ram_block1a32_clock_0, , , NG1_ram_block1a32_clock_enable_0);
NG1_ram_block1a32_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a32_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a32_PORT_A_data_out = MEMORY(NG1_ram_block1a32_PORT_A_data_in_reg, , NG1_ram_block1a32_PORT_A_address_reg, , NG1_ram_block1a32_PORT_A_write_enable_reg, NG1_ram_block1a32_PORT_A_read_enable_reg, , , NG1_ram_block1a32_PORT_A_byte_mask_reg, , NG1_ram_block1a32_clock_0, , NG1_ram_block1a32_clock_enable_0, , , , , );
NG1_ram_block1a32 = NG1_ram_block1a32_PORT_A_data_out[0];


--NG1_ram_block1a0 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a0_PORT_A_data_in = FE2L23;
NG1_ram_block1a0_PORT_A_data_in_reg = DFFE(NG1_ram_block1a0_PORT_A_data_in, NG1_ram_block1a0_clock_0, , , NG1_ram_block1a0_clock_enable_0);
NG1_ram_block1a0_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a0_PORT_A_address_reg = DFFE(NG1_ram_block1a0_PORT_A_address, NG1_ram_block1a0_clock_0, , , NG1_ram_block1a0_clock_enable_0);
NG1_ram_block1a0_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a0_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a0_PORT_A_write_enable, NG1_ram_block1a0_clock_0, , , NG1_ram_block1a0_clock_enable_0);
NG1_ram_block1a0_PORT_A_read_enable = FC1L2;
NG1_ram_block1a0_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a0_PORT_A_read_enable, NG1_ram_block1a0_clock_0, , , NG1_ram_block1a0_clock_enable_0);
NG1_ram_block1a0_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a0_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a0_PORT_A_byte_mask, NG1_ram_block1a0_clock_0, , , NG1_ram_block1a0_clock_enable_0);
NG1_ram_block1a0_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a0_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a0_PORT_A_data_out = MEMORY(NG1_ram_block1a0_PORT_A_data_in_reg, , NG1_ram_block1a0_PORT_A_address_reg, , NG1_ram_block1a0_PORT_A_write_enable_reg, NG1_ram_block1a0_PORT_A_read_enable_reg, , , NG1_ram_block1a0_PORT_A_byte_mask_reg, , NG1_ram_block1a0_clock_0, , NG1_ram_block1a0_clock_enable_0, , , , , );
NG1_ram_block1a0 = NG1_ram_block1a0_PORT_A_data_out[0];


--NG1_ram_block1a33 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a33
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a33_PORT_A_data_in = FE2L24;
NG1_ram_block1a33_PORT_A_data_in_reg = DFFE(NG1_ram_block1a33_PORT_A_data_in, NG1_ram_block1a33_clock_0, , , NG1_ram_block1a33_clock_enable_0);
NG1_ram_block1a33_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a33_PORT_A_address_reg = DFFE(NG1_ram_block1a33_PORT_A_address, NG1_ram_block1a33_clock_0, , , NG1_ram_block1a33_clock_enable_0);
NG1_ram_block1a33_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a33_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a33_PORT_A_write_enable, NG1_ram_block1a33_clock_0, , , NG1_ram_block1a33_clock_enable_0);
NG1_ram_block1a33_PORT_A_read_enable = FC1L2;
NG1_ram_block1a33_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a33_PORT_A_read_enable, NG1_ram_block1a33_clock_0, , , NG1_ram_block1a33_clock_enable_0);
NG1_ram_block1a33_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a33_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a33_PORT_A_byte_mask, NG1_ram_block1a33_clock_0, , , NG1_ram_block1a33_clock_enable_0);
NG1_ram_block1a33_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a33_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a33_PORT_A_data_out = MEMORY(NG1_ram_block1a33_PORT_A_data_in_reg, , NG1_ram_block1a33_PORT_A_address_reg, , NG1_ram_block1a33_PORT_A_write_enable_reg, NG1_ram_block1a33_PORT_A_read_enable_reg, , , NG1_ram_block1a33_PORT_A_byte_mask_reg, , NG1_ram_block1a33_clock_0, , NG1_ram_block1a33_clock_enable_0, , , , , );
NG1_ram_block1a33 = NG1_ram_block1a33_PORT_A_data_out[0];


--NG1_ram_block1a1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a1_PORT_A_data_in = FE2L24;
NG1_ram_block1a1_PORT_A_data_in_reg = DFFE(NG1_ram_block1a1_PORT_A_data_in, NG1_ram_block1a1_clock_0, , , NG1_ram_block1a1_clock_enable_0);
NG1_ram_block1a1_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a1_PORT_A_address_reg = DFFE(NG1_ram_block1a1_PORT_A_address, NG1_ram_block1a1_clock_0, , , NG1_ram_block1a1_clock_enable_0);
NG1_ram_block1a1_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a1_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a1_PORT_A_write_enable, NG1_ram_block1a1_clock_0, , , NG1_ram_block1a1_clock_enable_0);
NG1_ram_block1a1_PORT_A_read_enable = FC1L2;
NG1_ram_block1a1_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a1_PORT_A_read_enable, NG1_ram_block1a1_clock_0, , , NG1_ram_block1a1_clock_enable_0);
NG1_ram_block1a1_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a1_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a1_PORT_A_byte_mask, NG1_ram_block1a1_clock_0, , , NG1_ram_block1a1_clock_enable_0);
NG1_ram_block1a1_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a1_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a1_PORT_A_data_out = MEMORY(NG1_ram_block1a1_PORT_A_data_in_reg, , NG1_ram_block1a1_PORT_A_address_reg, , NG1_ram_block1a1_PORT_A_write_enable_reg, NG1_ram_block1a1_PORT_A_read_enable_reg, , , NG1_ram_block1a1_PORT_A_byte_mask_reg, , NG1_ram_block1a1_clock_0, , NG1_ram_block1a1_clock_enable_0, , , , , );
NG1_ram_block1a1 = NG1_ram_block1a1_PORT_A_data_out[0];


--NG1_ram_block1a34 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a34
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a34_PORT_A_data_in = FE2L25;
NG1_ram_block1a34_PORT_A_data_in_reg = DFFE(NG1_ram_block1a34_PORT_A_data_in, NG1_ram_block1a34_clock_0, , , NG1_ram_block1a34_clock_enable_0);
NG1_ram_block1a34_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a34_PORT_A_address_reg = DFFE(NG1_ram_block1a34_PORT_A_address, NG1_ram_block1a34_clock_0, , , NG1_ram_block1a34_clock_enable_0);
NG1_ram_block1a34_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a34_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a34_PORT_A_write_enable, NG1_ram_block1a34_clock_0, , , NG1_ram_block1a34_clock_enable_0);
NG1_ram_block1a34_PORT_A_read_enable = FC1L2;
NG1_ram_block1a34_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a34_PORT_A_read_enable, NG1_ram_block1a34_clock_0, , , NG1_ram_block1a34_clock_enable_0);
NG1_ram_block1a34_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a34_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a34_PORT_A_byte_mask, NG1_ram_block1a34_clock_0, , , NG1_ram_block1a34_clock_enable_0);
NG1_ram_block1a34_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a34_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a34_PORT_A_data_out = MEMORY(NG1_ram_block1a34_PORT_A_data_in_reg, , NG1_ram_block1a34_PORT_A_address_reg, , NG1_ram_block1a34_PORT_A_write_enable_reg, NG1_ram_block1a34_PORT_A_read_enable_reg, , , NG1_ram_block1a34_PORT_A_byte_mask_reg, , NG1_ram_block1a34_clock_0, , NG1_ram_block1a34_clock_enable_0, , , , , );
NG1_ram_block1a34 = NG1_ram_block1a34_PORT_A_data_out[0];


--NG1_ram_block1a2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a2_PORT_A_data_in = FE2L25;
NG1_ram_block1a2_PORT_A_data_in_reg = DFFE(NG1_ram_block1a2_PORT_A_data_in, NG1_ram_block1a2_clock_0, , , NG1_ram_block1a2_clock_enable_0);
NG1_ram_block1a2_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a2_PORT_A_address_reg = DFFE(NG1_ram_block1a2_PORT_A_address, NG1_ram_block1a2_clock_0, , , NG1_ram_block1a2_clock_enable_0);
NG1_ram_block1a2_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a2_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a2_PORT_A_write_enable, NG1_ram_block1a2_clock_0, , , NG1_ram_block1a2_clock_enable_0);
NG1_ram_block1a2_PORT_A_read_enable = FC1L2;
NG1_ram_block1a2_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a2_PORT_A_read_enable, NG1_ram_block1a2_clock_0, , , NG1_ram_block1a2_clock_enable_0);
NG1_ram_block1a2_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a2_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a2_PORT_A_byte_mask, NG1_ram_block1a2_clock_0, , , NG1_ram_block1a2_clock_enable_0);
NG1_ram_block1a2_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a2_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a2_PORT_A_data_out = MEMORY(NG1_ram_block1a2_PORT_A_data_in_reg, , NG1_ram_block1a2_PORT_A_address_reg, , NG1_ram_block1a2_PORT_A_write_enable_reg, NG1_ram_block1a2_PORT_A_read_enable_reg, , , NG1_ram_block1a2_PORT_A_byte_mask_reg, , NG1_ram_block1a2_clock_0, , NG1_ram_block1a2_clock_enable_0, , , , , );
NG1_ram_block1a2 = NG1_ram_block1a2_PORT_A_data_out[0];


--NG1_ram_block1a35 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a35
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a35_PORT_A_data_in = FE2L26;
NG1_ram_block1a35_PORT_A_data_in_reg = DFFE(NG1_ram_block1a35_PORT_A_data_in, NG1_ram_block1a35_clock_0, , , NG1_ram_block1a35_clock_enable_0);
NG1_ram_block1a35_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a35_PORT_A_address_reg = DFFE(NG1_ram_block1a35_PORT_A_address, NG1_ram_block1a35_clock_0, , , NG1_ram_block1a35_clock_enable_0);
NG1_ram_block1a35_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a35_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a35_PORT_A_write_enable, NG1_ram_block1a35_clock_0, , , NG1_ram_block1a35_clock_enable_0);
NG1_ram_block1a35_PORT_A_read_enable = FC1L2;
NG1_ram_block1a35_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a35_PORT_A_read_enable, NG1_ram_block1a35_clock_0, , , NG1_ram_block1a35_clock_enable_0);
NG1_ram_block1a35_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a35_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a35_PORT_A_byte_mask, NG1_ram_block1a35_clock_0, , , NG1_ram_block1a35_clock_enable_0);
NG1_ram_block1a35_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a35_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a35_PORT_A_data_out = MEMORY(NG1_ram_block1a35_PORT_A_data_in_reg, , NG1_ram_block1a35_PORT_A_address_reg, , NG1_ram_block1a35_PORT_A_write_enable_reg, NG1_ram_block1a35_PORT_A_read_enable_reg, , , NG1_ram_block1a35_PORT_A_byte_mask_reg, , NG1_ram_block1a35_clock_0, , NG1_ram_block1a35_clock_enable_0, , , , , );
NG1_ram_block1a35 = NG1_ram_block1a35_PORT_A_data_out[0];


--NG1_ram_block1a3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a3_PORT_A_data_in = FE2L26;
NG1_ram_block1a3_PORT_A_data_in_reg = DFFE(NG1_ram_block1a3_PORT_A_data_in, NG1_ram_block1a3_clock_0, , , NG1_ram_block1a3_clock_enable_0);
NG1_ram_block1a3_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a3_PORT_A_address_reg = DFFE(NG1_ram_block1a3_PORT_A_address, NG1_ram_block1a3_clock_0, , , NG1_ram_block1a3_clock_enable_0);
NG1_ram_block1a3_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a3_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a3_PORT_A_write_enable, NG1_ram_block1a3_clock_0, , , NG1_ram_block1a3_clock_enable_0);
NG1_ram_block1a3_PORT_A_read_enable = FC1L2;
NG1_ram_block1a3_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a3_PORT_A_read_enable, NG1_ram_block1a3_clock_0, , , NG1_ram_block1a3_clock_enable_0);
NG1_ram_block1a3_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a3_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a3_PORT_A_byte_mask, NG1_ram_block1a3_clock_0, , , NG1_ram_block1a3_clock_enable_0);
NG1_ram_block1a3_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a3_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a3_PORT_A_data_out = MEMORY(NG1_ram_block1a3_PORT_A_data_in_reg, , NG1_ram_block1a3_PORT_A_address_reg, , NG1_ram_block1a3_PORT_A_write_enable_reg, NG1_ram_block1a3_PORT_A_read_enable_reg, , , NG1_ram_block1a3_PORT_A_byte_mask_reg, , NG1_ram_block1a3_clock_0, , NG1_ram_block1a3_clock_enable_0, , , , , );
NG1_ram_block1a3 = NG1_ram_block1a3_PORT_A_data_out[0];


--HF1_D_iw[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

HF1_D_iw[12] = DFFEAS(HF1L640, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--HF1_D_iw[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

HF1_D_iw[14] = DFFEAS(HF1L643, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--HF1_D_iw[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

HF1_D_iw[9] = DFFEAS(HF1L636, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--HF1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~65
HF1L66_adder_eqn = ( HF1_F_pc[3] ) + ( GND ) + ( HF1L99 );
HF1L66 = SUM(HF1L66_adder_eqn);

--HF1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~66
HF1L67_adder_eqn = ( HF1_F_pc[3] ) + ( GND ) + ( HF1L99 );
HF1L67 = CARRY(HF1L67_adder_eqn);


--NF1_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[5]_PORT_A_data_in = HF1L884;
NF1_q_b[5]_PORT_A_data_in_reg = DFFE(NF1_q_b[5]_PORT_A_data_in, NF1_q_b[5]_clock_0, , , );
NF1_q_b[5]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[5]_PORT_A_address_reg = DFFE(NF1_q_b[5]_PORT_A_address, NF1_q_b[5]_clock_0, , , );
NF1_q_b[5]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[5]_PORT_B_address_reg = DFFE(NF1_q_b[5]_PORT_B_address, NF1_q_b[5]_clock_1, , , );
NF1_q_b[5]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[5]_PORT_A_write_enable_reg = DFFE(NF1_q_b[5]_PORT_A_write_enable, NF1_q_b[5]_clock_0, , , );
NF1_q_b[5]_PORT_B_read_enable = VCC;
NF1_q_b[5]_PORT_B_read_enable_reg = DFFE(NF1_q_b[5]_PORT_B_read_enable, NF1_q_b[5]_clock_1, , , );
NF1_q_b[5]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[5]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[5]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[5]_PORT_B_data_out = MEMORY(NF1_q_b[5]_PORT_A_data_in_reg, , NF1_q_b[5]_PORT_A_address_reg, NF1_q_b[5]_PORT_B_address_reg, NF1_q_b[5]_PORT_A_write_enable_reg, , , NF1_q_b[5]_PORT_B_read_enable_reg, , , NF1_q_b[5]_clock_0, NF1_q_b[5]_clock_1, NF1_q_b[5]_clock_enable_0, , , , , );
NF1_q_b[5] = NF1_q_b[5]_PORT_B_data_out[0];


--HF1_D_iw[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

HF1_D_iw[26] = DFFEAS(HF1L657, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[22]_PORT_A_data_in = HF1L901;
NF1_q_b[22]_PORT_A_data_in_reg = DFFE(NF1_q_b[22]_PORT_A_data_in, NF1_q_b[22]_clock_0, , , );
NF1_q_b[22]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[22]_PORT_A_address_reg = DFFE(NF1_q_b[22]_PORT_A_address, NF1_q_b[22]_clock_0, , , );
NF1_q_b[22]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[22]_PORT_B_address_reg = DFFE(NF1_q_b[22]_PORT_B_address, NF1_q_b[22]_clock_1, , , );
NF1_q_b[22]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[22]_PORT_A_write_enable_reg = DFFE(NF1_q_b[22]_PORT_A_write_enable, NF1_q_b[22]_clock_0, , , );
NF1_q_b[22]_PORT_B_read_enable = VCC;
NF1_q_b[22]_PORT_B_read_enable_reg = DFFE(NF1_q_b[22]_PORT_B_read_enable, NF1_q_b[22]_clock_1, , , );
NF1_q_b[22]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[22]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[22]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[22]_PORT_B_data_out = MEMORY(NF1_q_b[22]_PORT_A_data_in_reg, , NF1_q_b[22]_PORT_A_address_reg, NF1_q_b[22]_PORT_B_address_reg, NF1_q_b[22]_PORT_A_write_enable_reg, , , NF1_q_b[22]_PORT_B_read_enable_reg, , , NF1_q_b[22]_clock_0, NF1_q_b[22]_clock_1, NF1_q_b[22]_clock_enable_0, , , , , );
NF1_q_b[22] = NF1_q_b[22]_PORT_B_data_out[0];


--NF2_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[22]_PORT_A_data_in = HF1L901;
NF2_q_b[22]_PORT_A_data_in_reg = DFFE(NF2_q_b[22]_PORT_A_data_in, NF2_q_b[22]_clock_0, , , );
NF2_q_b[22]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[22]_PORT_A_address_reg = DFFE(NF2_q_b[22]_PORT_A_address, NF2_q_b[22]_clock_0, , , );
NF2_q_b[22]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[22]_PORT_B_address_reg = DFFE(NF2_q_b[22]_PORT_B_address, NF2_q_b[22]_clock_1, , , );
NF2_q_b[22]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[22]_PORT_A_write_enable_reg = DFFE(NF2_q_b[22]_PORT_A_write_enable, NF2_q_b[22]_clock_0, , , );
NF2_q_b[22]_PORT_B_read_enable = VCC;
NF2_q_b[22]_PORT_B_read_enable_reg = DFFE(NF2_q_b[22]_PORT_B_read_enable, NF2_q_b[22]_clock_1, , , );
NF2_q_b[22]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[22]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[22]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[22]_PORT_B_data_out = MEMORY(NF2_q_b[22]_PORT_A_data_in_reg, , NF2_q_b[22]_PORT_A_address_reg, NF2_q_b[22]_PORT_B_address_reg, NF2_q_b[22]_PORT_A_write_enable_reg, , , NF2_q_b[22]_PORT_B_read_enable_reg, , , NF2_q_b[22]_clock_0, NF2_q_b[22]_clock_1, NF2_q_b[22]_clock_enable_0, , , , , );
NF2_q_b[22] = NF2_q_b[22]_PORT_B_data_out[0];


--HF1_D_iw[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

HF1_D_iw[27] = DFFEAS(HF1L658, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[23]_PORT_A_data_in = HF1L902;
NF1_q_b[23]_PORT_A_data_in_reg = DFFE(NF1_q_b[23]_PORT_A_data_in, NF1_q_b[23]_clock_0, , , );
NF1_q_b[23]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[23]_PORT_A_address_reg = DFFE(NF1_q_b[23]_PORT_A_address, NF1_q_b[23]_clock_0, , , );
NF1_q_b[23]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[23]_PORT_B_address_reg = DFFE(NF1_q_b[23]_PORT_B_address, NF1_q_b[23]_clock_1, , , );
NF1_q_b[23]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[23]_PORT_A_write_enable_reg = DFFE(NF1_q_b[23]_PORT_A_write_enable, NF1_q_b[23]_clock_0, , , );
NF1_q_b[23]_PORT_B_read_enable = VCC;
NF1_q_b[23]_PORT_B_read_enable_reg = DFFE(NF1_q_b[23]_PORT_B_read_enable, NF1_q_b[23]_clock_1, , , );
NF1_q_b[23]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[23]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[23]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[23]_PORT_B_data_out = MEMORY(NF1_q_b[23]_PORT_A_data_in_reg, , NF1_q_b[23]_PORT_A_address_reg, NF1_q_b[23]_PORT_B_address_reg, NF1_q_b[23]_PORT_A_write_enable_reg, , , NF1_q_b[23]_PORT_B_read_enable_reg, , , NF1_q_b[23]_clock_0, NF1_q_b[23]_clock_1, NF1_q_b[23]_clock_enable_0, , , , , );
NF1_q_b[23] = NF1_q_b[23]_PORT_B_data_out[0];


--NF2_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[23]_PORT_A_data_in = HF1L902;
NF2_q_b[23]_PORT_A_data_in_reg = DFFE(NF2_q_b[23]_PORT_A_data_in, NF2_q_b[23]_clock_0, , , );
NF2_q_b[23]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[23]_PORT_A_address_reg = DFFE(NF2_q_b[23]_PORT_A_address, NF2_q_b[23]_clock_0, , , );
NF2_q_b[23]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[23]_PORT_B_address_reg = DFFE(NF2_q_b[23]_PORT_B_address, NF2_q_b[23]_clock_1, , , );
NF2_q_b[23]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[23]_PORT_A_write_enable_reg = DFFE(NF2_q_b[23]_PORT_A_write_enable, NF2_q_b[23]_clock_0, , , );
NF2_q_b[23]_PORT_B_read_enable = VCC;
NF2_q_b[23]_PORT_B_read_enable_reg = DFFE(NF2_q_b[23]_PORT_B_read_enable, NF2_q_b[23]_clock_1, , , );
NF2_q_b[23]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[23]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[23]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[23]_PORT_B_data_out = MEMORY(NF2_q_b[23]_PORT_A_data_in_reg, , NF2_q_b[23]_PORT_A_address_reg, NF2_q_b[23]_PORT_B_address_reg, NF2_q_b[23]_PORT_A_write_enable_reg, , , NF2_q_b[23]_PORT_B_read_enable_reg, , , NF2_q_b[23]_clock_0, NF2_q_b[23]_clock_1, NF2_q_b[23]_clock_enable_0, , , , , );
NF2_q_b[23] = NF2_q_b[23]_PORT_B_data_out[0];


--HF1_D_iw[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

HF1_D_iw[28] = DFFEAS(HF1L659, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[24]_PORT_A_data_in = HF1L903;
NF1_q_b[24]_PORT_A_data_in_reg = DFFE(NF1_q_b[24]_PORT_A_data_in, NF1_q_b[24]_clock_0, , , );
NF1_q_b[24]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[24]_PORT_A_address_reg = DFFE(NF1_q_b[24]_PORT_A_address, NF1_q_b[24]_clock_0, , , );
NF1_q_b[24]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[24]_PORT_B_address_reg = DFFE(NF1_q_b[24]_PORT_B_address, NF1_q_b[24]_clock_1, , , );
NF1_q_b[24]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[24]_PORT_A_write_enable_reg = DFFE(NF1_q_b[24]_PORT_A_write_enable, NF1_q_b[24]_clock_0, , , );
NF1_q_b[24]_PORT_B_read_enable = VCC;
NF1_q_b[24]_PORT_B_read_enable_reg = DFFE(NF1_q_b[24]_PORT_B_read_enable, NF1_q_b[24]_clock_1, , , );
NF1_q_b[24]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[24]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[24]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[24]_PORT_B_data_out = MEMORY(NF1_q_b[24]_PORT_A_data_in_reg, , NF1_q_b[24]_PORT_A_address_reg, NF1_q_b[24]_PORT_B_address_reg, NF1_q_b[24]_PORT_A_write_enable_reg, , , NF1_q_b[24]_PORT_B_read_enable_reg, , , NF1_q_b[24]_clock_0, NF1_q_b[24]_clock_1, NF1_q_b[24]_clock_enable_0, , , , , );
NF1_q_b[24] = NF1_q_b[24]_PORT_B_data_out[0];


--NF2_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[24]_PORT_A_data_in = HF1L903;
NF2_q_b[24]_PORT_A_data_in_reg = DFFE(NF2_q_b[24]_PORT_A_data_in, NF2_q_b[24]_clock_0, , , );
NF2_q_b[24]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[24]_PORT_A_address_reg = DFFE(NF2_q_b[24]_PORT_A_address, NF2_q_b[24]_clock_0, , , );
NF2_q_b[24]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[24]_PORT_B_address_reg = DFFE(NF2_q_b[24]_PORT_B_address, NF2_q_b[24]_clock_1, , , );
NF2_q_b[24]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[24]_PORT_A_write_enable_reg = DFFE(NF2_q_b[24]_PORT_A_write_enable, NF2_q_b[24]_clock_0, , , );
NF2_q_b[24]_PORT_B_read_enable = VCC;
NF2_q_b[24]_PORT_B_read_enable_reg = DFFE(NF2_q_b[24]_PORT_B_read_enable, NF2_q_b[24]_clock_1, , , );
NF2_q_b[24]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[24]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[24]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[24]_PORT_B_data_out = MEMORY(NF2_q_b[24]_PORT_A_data_in_reg, , NF2_q_b[24]_PORT_A_address_reg, NF2_q_b[24]_PORT_B_address_reg, NF2_q_b[24]_PORT_A_write_enable_reg, , , NF2_q_b[24]_PORT_B_read_enable_reg, , , NF2_q_b[24]_clock_0, NF2_q_b[24]_clock_1, NF2_q_b[24]_clock_enable_0, , , , , );
NF2_q_b[24] = NF2_q_b[24]_PORT_B_data_out[0];


--HF1_D_iw[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

HF1_D_iw[29] = DFFEAS(HF1L660, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[25]_PORT_A_data_in = HF1L904;
NF1_q_b[25]_PORT_A_data_in_reg = DFFE(NF1_q_b[25]_PORT_A_data_in, NF1_q_b[25]_clock_0, , , );
NF1_q_b[25]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[25]_PORT_A_address_reg = DFFE(NF1_q_b[25]_PORT_A_address, NF1_q_b[25]_clock_0, , , );
NF1_q_b[25]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[25]_PORT_B_address_reg = DFFE(NF1_q_b[25]_PORT_B_address, NF1_q_b[25]_clock_1, , , );
NF1_q_b[25]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[25]_PORT_A_write_enable_reg = DFFE(NF1_q_b[25]_PORT_A_write_enable, NF1_q_b[25]_clock_0, , , );
NF1_q_b[25]_PORT_B_read_enable = VCC;
NF1_q_b[25]_PORT_B_read_enable_reg = DFFE(NF1_q_b[25]_PORT_B_read_enable, NF1_q_b[25]_clock_1, , , );
NF1_q_b[25]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[25]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[25]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[25]_PORT_B_data_out = MEMORY(NF1_q_b[25]_PORT_A_data_in_reg, , NF1_q_b[25]_PORT_A_address_reg, NF1_q_b[25]_PORT_B_address_reg, NF1_q_b[25]_PORT_A_write_enable_reg, , , NF1_q_b[25]_PORT_B_read_enable_reg, , , NF1_q_b[25]_clock_0, NF1_q_b[25]_clock_1, NF1_q_b[25]_clock_enable_0, , , , , );
NF1_q_b[25] = NF1_q_b[25]_PORT_B_data_out[0];


--NF2_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[25]_PORT_A_data_in = HF1L904;
NF2_q_b[25]_PORT_A_data_in_reg = DFFE(NF2_q_b[25]_PORT_A_data_in, NF2_q_b[25]_clock_0, , , );
NF2_q_b[25]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[25]_PORT_A_address_reg = DFFE(NF2_q_b[25]_PORT_A_address, NF2_q_b[25]_clock_0, , , );
NF2_q_b[25]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[25]_PORT_B_address_reg = DFFE(NF2_q_b[25]_PORT_B_address, NF2_q_b[25]_clock_1, , , );
NF2_q_b[25]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[25]_PORT_A_write_enable_reg = DFFE(NF2_q_b[25]_PORT_A_write_enable, NF2_q_b[25]_clock_0, , , );
NF2_q_b[25]_PORT_B_read_enable = VCC;
NF2_q_b[25]_PORT_B_read_enable_reg = DFFE(NF2_q_b[25]_PORT_B_read_enable, NF2_q_b[25]_clock_1, , , );
NF2_q_b[25]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[25]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[25]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[25]_PORT_B_data_out = MEMORY(NF2_q_b[25]_PORT_A_data_in_reg, , NF2_q_b[25]_PORT_A_address_reg, NF2_q_b[25]_PORT_B_address_reg, NF2_q_b[25]_PORT_A_write_enable_reg, , , NF2_q_b[25]_PORT_B_read_enable_reg, , , NF2_q_b[25]_clock_0, NF2_q_b[25]_clock_1, NF2_q_b[25]_clock_enable_0, , , , , );
NF2_q_b[25] = NF2_q_b[25]_PORT_B_data_out[0];


--HF1_E_shift_rot_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

HF1_E_shift_rot_result[27] = DFFEAS(HF1L501, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[27],  ,  , HF1_E_new_inst);


--HF1_D_iw[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

HF1_D_iw[30] = DFFEAS(HF1L661, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[26]_PORT_A_data_in = HF1L905;
NF1_q_b[26]_PORT_A_data_in_reg = DFFE(NF1_q_b[26]_PORT_A_data_in, NF1_q_b[26]_clock_0, , , );
NF1_q_b[26]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[26]_PORT_A_address_reg = DFFE(NF1_q_b[26]_PORT_A_address, NF1_q_b[26]_clock_0, , , );
NF1_q_b[26]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[26]_PORT_B_address_reg = DFFE(NF1_q_b[26]_PORT_B_address, NF1_q_b[26]_clock_1, , , );
NF1_q_b[26]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[26]_PORT_A_write_enable_reg = DFFE(NF1_q_b[26]_PORT_A_write_enable, NF1_q_b[26]_clock_0, , , );
NF1_q_b[26]_PORT_B_read_enable = VCC;
NF1_q_b[26]_PORT_B_read_enable_reg = DFFE(NF1_q_b[26]_PORT_B_read_enable, NF1_q_b[26]_clock_1, , , );
NF1_q_b[26]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[26]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[26]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[26]_PORT_B_data_out = MEMORY(NF1_q_b[26]_PORT_A_data_in_reg, , NF1_q_b[26]_PORT_A_address_reg, NF1_q_b[26]_PORT_B_address_reg, NF1_q_b[26]_PORT_A_write_enable_reg, , , NF1_q_b[26]_PORT_B_read_enable_reg, , , NF1_q_b[26]_clock_0, NF1_q_b[26]_clock_1, NF1_q_b[26]_clock_enable_0, , , , , );
NF1_q_b[26] = NF1_q_b[26]_PORT_B_data_out[0];


--NF2_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[26]_PORT_A_data_in = HF1L905;
NF2_q_b[26]_PORT_A_data_in_reg = DFFE(NF2_q_b[26]_PORT_A_data_in, NF2_q_b[26]_clock_0, , , );
NF2_q_b[26]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[26]_PORT_A_address_reg = DFFE(NF2_q_b[26]_PORT_A_address, NF2_q_b[26]_clock_0, , , );
NF2_q_b[26]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[26]_PORT_B_address_reg = DFFE(NF2_q_b[26]_PORT_B_address, NF2_q_b[26]_clock_1, , , );
NF2_q_b[26]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[26]_PORT_A_write_enable_reg = DFFE(NF2_q_b[26]_PORT_A_write_enable, NF2_q_b[26]_clock_0, , , );
NF2_q_b[26]_PORT_B_read_enable = VCC;
NF2_q_b[26]_PORT_B_read_enable_reg = DFFE(NF2_q_b[26]_PORT_B_read_enable, NF2_q_b[26]_clock_1, , , );
NF2_q_b[26]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[26]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[26]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[26]_PORT_B_data_out = MEMORY(NF2_q_b[26]_PORT_A_data_in_reg, , NF2_q_b[26]_PORT_A_address_reg, NF2_q_b[26]_PORT_B_address_reg, NF2_q_b[26]_PORT_A_write_enable_reg, , , NF2_q_b[26]_PORT_B_read_enable_reg, , , NF2_q_b[26]_clock_0, NF2_q_b[26]_clock_1, NF2_q_b[26]_clock_enable_0, , , , , );
NF2_q_b[26] = NF2_q_b[26]_PORT_B_data_out[0];


--HF1_D_iw[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

HF1_D_iw[8] = DFFEAS(HF1L635, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF2_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[18]_PORT_A_data_in = HF1L897;
NF2_q_b[18]_PORT_A_data_in_reg = DFFE(NF2_q_b[18]_PORT_A_data_in, NF2_q_b[18]_clock_0, , , );
NF2_q_b[18]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[18]_PORT_A_address_reg = DFFE(NF2_q_b[18]_PORT_A_address, NF2_q_b[18]_clock_0, , , );
NF2_q_b[18]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[18]_PORT_B_address_reg = DFFE(NF2_q_b[18]_PORT_B_address, NF2_q_b[18]_clock_1, , , );
NF2_q_b[18]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[18]_PORT_A_write_enable_reg = DFFE(NF2_q_b[18]_PORT_A_write_enable, NF2_q_b[18]_clock_0, , , );
NF2_q_b[18]_PORT_B_read_enable = VCC;
NF2_q_b[18]_PORT_B_read_enable_reg = DFFE(NF2_q_b[18]_PORT_B_read_enable, NF2_q_b[18]_clock_1, , , );
NF2_q_b[18]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[18]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[18]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[18]_PORT_B_data_out = MEMORY(NF2_q_b[18]_PORT_A_data_in_reg, , NF2_q_b[18]_PORT_A_address_reg, NF2_q_b[18]_PORT_B_address_reg, NF2_q_b[18]_PORT_A_write_enable_reg, , , NF2_q_b[18]_PORT_B_read_enable_reg, , , NF2_q_b[18]_clock_0, NF2_q_b[18]_clock_1, NF2_q_b[18]_clock_enable_0, , , , , );
NF2_q_b[18] = NF2_q_b[18]_PORT_B_data_out[0];


--HF1_D_iw[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

HF1_D_iw[22] = DFFEAS(HF1L653, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[18]_PORT_A_data_in = HF1L897;
NF1_q_b[18]_PORT_A_data_in_reg = DFFE(NF1_q_b[18]_PORT_A_data_in, NF1_q_b[18]_clock_0, , , );
NF1_q_b[18]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[18]_PORT_A_address_reg = DFFE(NF1_q_b[18]_PORT_A_address, NF1_q_b[18]_clock_0, , , );
NF1_q_b[18]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[18]_PORT_B_address_reg = DFFE(NF1_q_b[18]_PORT_B_address, NF1_q_b[18]_clock_1, , , );
NF1_q_b[18]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[18]_PORT_A_write_enable_reg = DFFE(NF1_q_b[18]_PORT_A_write_enable, NF1_q_b[18]_clock_0, , , );
NF1_q_b[18]_PORT_B_read_enable = VCC;
NF1_q_b[18]_PORT_B_read_enable_reg = DFFE(NF1_q_b[18]_PORT_B_read_enable, NF1_q_b[18]_clock_1, , , );
NF1_q_b[18]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[18]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[18]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[18]_PORT_B_data_out = MEMORY(NF1_q_b[18]_PORT_A_data_in_reg, , NF1_q_b[18]_PORT_A_address_reg, NF1_q_b[18]_PORT_B_address_reg, NF1_q_b[18]_PORT_A_write_enable_reg, , , NF1_q_b[18]_PORT_B_read_enable_reg, , , NF1_q_b[18]_clock_0, NF1_q_b[18]_clock_1, NF1_q_b[18]_clock_enable_0, , , , , );
NF1_q_b[18] = NF1_q_b[18]_PORT_B_data_out[0];


--NF2_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[19]_PORT_A_data_in = HF1L898;
NF2_q_b[19]_PORT_A_data_in_reg = DFFE(NF2_q_b[19]_PORT_A_data_in, NF2_q_b[19]_clock_0, , , );
NF2_q_b[19]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[19]_PORT_A_address_reg = DFFE(NF2_q_b[19]_PORT_A_address, NF2_q_b[19]_clock_0, , , );
NF2_q_b[19]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[19]_PORT_B_address_reg = DFFE(NF2_q_b[19]_PORT_B_address, NF2_q_b[19]_clock_1, , , );
NF2_q_b[19]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[19]_PORT_A_write_enable_reg = DFFE(NF2_q_b[19]_PORT_A_write_enable, NF2_q_b[19]_clock_0, , , );
NF2_q_b[19]_PORT_B_read_enable = VCC;
NF2_q_b[19]_PORT_B_read_enable_reg = DFFE(NF2_q_b[19]_PORT_B_read_enable, NF2_q_b[19]_clock_1, , , );
NF2_q_b[19]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[19]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[19]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[19]_PORT_B_data_out = MEMORY(NF2_q_b[19]_PORT_A_data_in_reg, , NF2_q_b[19]_PORT_A_address_reg, NF2_q_b[19]_PORT_B_address_reg, NF2_q_b[19]_PORT_A_write_enable_reg, , , NF2_q_b[19]_PORT_B_read_enable_reg, , , NF2_q_b[19]_clock_0, NF2_q_b[19]_clock_1, NF2_q_b[19]_clock_enable_0, , , , , );
NF2_q_b[19] = NF2_q_b[19]_PORT_B_data_out[0];


--HF1_D_iw[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

HF1_D_iw[23] = DFFEAS(HF1L654, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[19]_PORT_A_data_in = HF1L898;
NF1_q_b[19]_PORT_A_data_in_reg = DFFE(NF1_q_b[19]_PORT_A_data_in, NF1_q_b[19]_clock_0, , , );
NF1_q_b[19]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[19]_PORT_A_address_reg = DFFE(NF1_q_b[19]_PORT_A_address, NF1_q_b[19]_clock_0, , , );
NF1_q_b[19]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[19]_PORT_B_address_reg = DFFE(NF1_q_b[19]_PORT_B_address, NF1_q_b[19]_clock_1, , , );
NF1_q_b[19]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[19]_PORT_A_write_enable_reg = DFFE(NF1_q_b[19]_PORT_A_write_enable, NF1_q_b[19]_clock_0, , , );
NF1_q_b[19]_PORT_B_read_enable = VCC;
NF1_q_b[19]_PORT_B_read_enable_reg = DFFE(NF1_q_b[19]_PORT_B_read_enable, NF1_q_b[19]_clock_1, , , );
NF1_q_b[19]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[19]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[19]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[19]_PORT_B_data_out = MEMORY(NF1_q_b[19]_PORT_A_data_in_reg, , NF1_q_b[19]_PORT_A_address_reg, NF1_q_b[19]_PORT_B_address_reg, NF1_q_b[19]_PORT_A_write_enable_reg, , , NF1_q_b[19]_PORT_B_read_enable_reg, , , NF1_q_b[19]_clock_0, NF1_q_b[19]_clock_1, NF1_q_b[19]_clock_enable_0, , , , , );
NF1_q_b[19] = NF1_q_b[19]_PORT_B_data_out[0];


--HF1_D_iw[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

HF1_D_iw[10] = DFFEAS(HF1L637, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF2_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[20]_PORT_A_data_in = HF1L899;
NF2_q_b[20]_PORT_A_data_in_reg = DFFE(NF2_q_b[20]_PORT_A_data_in, NF2_q_b[20]_clock_0, , , );
NF2_q_b[20]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[20]_PORT_A_address_reg = DFFE(NF2_q_b[20]_PORT_A_address, NF2_q_b[20]_clock_0, , , );
NF2_q_b[20]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[20]_PORT_B_address_reg = DFFE(NF2_q_b[20]_PORT_B_address, NF2_q_b[20]_clock_1, , , );
NF2_q_b[20]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[20]_PORT_A_write_enable_reg = DFFE(NF2_q_b[20]_PORT_A_write_enable, NF2_q_b[20]_clock_0, , , );
NF2_q_b[20]_PORT_B_read_enable = VCC;
NF2_q_b[20]_PORT_B_read_enable_reg = DFFE(NF2_q_b[20]_PORT_B_read_enable, NF2_q_b[20]_clock_1, , , );
NF2_q_b[20]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[20]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[20]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[20]_PORT_B_data_out = MEMORY(NF2_q_b[20]_PORT_A_data_in_reg, , NF2_q_b[20]_PORT_A_address_reg, NF2_q_b[20]_PORT_B_address_reg, NF2_q_b[20]_PORT_A_write_enable_reg, , , NF2_q_b[20]_PORT_B_read_enable_reg, , , NF2_q_b[20]_clock_0, NF2_q_b[20]_clock_1, NF2_q_b[20]_clock_enable_0, , , , , );
NF2_q_b[20] = NF2_q_b[20]_PORT_B_data_out[0];


--HF1_D_iw[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

HF1_D_iw[24] = DFFEAS(HF1L655, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[20]_PORT_A_data_in = HF1L899;
NF1_q_b[20]_PORT_A_data_in_reg = DFFE(NF1_q_b[20]_PORT_A_data_in, NF1_q_b[20]_clock_0, , , );
NF1_q_b[20]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[20]_PORT_A_address_reg = DFFE(NF1_q_b[20]_PORT_A_address, NF1_q_b[20]_clock_0, , , );
NF1_q_b[20]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[20]_PORT_B_address_reg = DFFE(NF1_q_b[20]_PORT_B_address, NF1_q_b[20]_clock_1, , , );
NF1_q_b[20]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[20]_PORT_A_write_enable_reg = DFFE(NF1_q_b[20]_PORT_A_write_enable, NF1_q_b[20]_clock_0, , , );
NF1_q_b[20]_PORT_B_read_enable = VCC;
NF1_q_b[20]_PORT_B_read_enable_reg = DFFE(NF1_q_b[20]_PORT_B_read_enable, NF1_q_b[20]_clock_1, , , );
NF1_q_b[20]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[20]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[20]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[20]_PORT_B_data_out = MEMORY(NF1_q_b[20]_PORT_A_data_in_reg, , NF1_q_b[20]_PORT_A_address_reg, NF1_q_b[20]_PORT_B_address_reg, NF1_q_b[20]_PORT_A_write_enable_reg, , , NF1_q_b[20]_PORT_B_read_enable_reg, , , NF1_q_b[20]_clock_0, NF1_q_b[20]_clock_1, NF1_q_b[20]_clock_enable_0, , , , , );
NF1_q_b[20] = NF1_q_b[20]_PORT_B_data_out[0];


--NF2_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[21]_PORT_A_data_in = HF1L900;
NF2_q_b[21]_PORT_A_data_in_reg = DFFE(NF2_q_b[21]_PORT_A_data_in, NF2_q_b[21]_clock_0, , , );
NF2_q_b[21]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[21]_PORT_A_address_reg = DFFE(NF2_q_b[21]_PORT_A_address, NF2_q_b[21]_clock_0, , , );
NF2_q_b[21]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[21]_PORT_B_address_reg = DFFE(NF2_q_b[21]_PORT_B_address, NF2_q_b[21]_clock_1, , , );
NF2_q_b[21]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[21]_PORT_A_write_enable_reg = DFFE(NF2_q_b[21]_PORT_A_write_enable, NF2_q_b[21]_clock_0, , , );
NF2_q_b[21]_PORT_B_read_enable = VCC;
NF2_q_b[21]_PORT_B_read_enable_reg = DFFE(NF2_q_b[21]_PORT_B_read_enable, NF2_q_b[21]_clock_1, , , );
NF2_q_b[21]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[21]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[21]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[21]_PORT_B_data_out = MEMORY(NF2_q_b[21]_PORT_A_data_in_reg, , NF2_q_b[21]_PORT_A_address_reg, NF2_q_b[21]_PORT_B_address_reg, NF2_q_b[21]_PORT_A_write_enable_reg, , , NF2_q_b[21]_PORT_B_read_enable_reg, , , NF2_q_b[21]_clock_0, NF2_q_b[21]_clock_1, NF2_q_b[21]_clock_enable_0, , , , , );
NF2_q_b[21] = NF2_q_b[21]_PORT_B_data_out[0];


--HF1_D_iw[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

HF1_D_iw[25] = DFFEAS(HF1L656, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[21]_PORT_A_data_in = HF1L900;
NF1_q_b[21]_PORT_A_data_in_reg = DFFE(NF1_q_b[21]_PORT_A_data_in, NF1_q_b[21]_clock_0, , , );
NF1_q_b[21]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[21]_PORT_A_address_reg = DFFE(NF1_q_b[21]_PORT_A_address, NF1_q_b[21]_clock_0, , , );
NF1_q_b[21]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[21]_PORT_B_address_reg = DFFE(NF1_q_b[21]_PORT_B_address, NF1_q_b[21]_clock_1, , , );
NF1_q_b[21]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[21]_PORT_A_write_enable_reg = DFFE(NF1_q_b[21]_PORT_A_write_enable, NF1_q_b[21]_clock_0, , , );
NF1_q_b[21]_PORT_B_read_enable = VCC;
NF1_q_b[21]_PORT_B_read_enable_reg = DFFE(NF1_q_b[21]_PORT_B_read_enable, NF1_q_b[21]_clock_1, , , );
NF1_q_b[21]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[21]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[21]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[21]_PORT_B_data_out = MEMORY(NF1_q_b[21]_PORT_A_data_in_reg, , NF1_q_b[21]_PORT_A_address_reg, NF1_q_b[21]_PORT_B_address_reg, NF1_q_b[21]_PORT_A_write_enable_reg, , , NF1_q_b[21]_PORT_B_read_enable_reg, , , NF1_q_b[21]_clock_0, NF1_q_b[21]_clock_1, NF1_q_b[21]_clock_enable_0, , , , , );
NF1_q_b[21] = NF1_q_b[21]_PORT_B_data_out[0];


--HF1_D_iw[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

HF1_D_iw[17] = DFFEAS(HF1L647, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF1_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[13]_PORT_A_data_in = HF1L892;
NF1_q_b[13]_PORT_A_data_in_reg = DFFE(NF1_q_b[13]_PORT_A_data_in, NF1_q_b[13]_clock_0, , , );
NF1_q_b[13]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[13]_PORT_A_address_reg = DFFE(NF1_q_b[13]_PORT_A_address, NF1_q_b[13]_clock_0, , , );
NF1_q_b[13]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[13]_PORT_B_address_reg = DFFE(NF1_q_b[13]_PORT_B_address, NF1_q_b[13]_clock_1, , , );
NF1_q_b[13]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[13]_PORT_A_write_enable_reg = DFFE(NF1_q_b[13]_PORT_A_write_enable, NF1_q_b[13]_clock_0, , , );
NF1_q_b[13]_PORT_B_read_enable = VCC;
NF1_q_b[13]_PORT_B_read_enable_reg = DFFE(NF1_q_b[13]_PORT_B_read_enable, NF1_q_b[13]_clock_1, , , );
NF1_q_b[13]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[13]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[13]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[13]_PORT_B_data_out = MEMORY(NF1_q_b[13]_PORT_A_data_in_reg, , NF1_q_b[13]_PORT_A_address_reg, NF1_q_b[13]_PORT_B_address_reg, NF1_q_b[13]_PORT_A_write_enable_reg, , , NF1_q_b[13]_PORT_B_read_enable_reg, , , NF1_q_b[13]_clock_0, NF1_q_b[13]_clock_1, NF1_q_b[13]_clock_enable_0, , , , , );
NF1_q_b[13] = NF1_q_b[13]_PORT_B_data_out[0];


--NF1_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[14]_PORT_A_data_in = HF1L893;
NF1_q_b[14]_PORT_A_data_in_reg = DFFE(NF1_q_b[14]_PORT_A_data_in, NF1_q_b[14]_clock_0, , , );
NF1_q_b[14]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[14]_PORT_A_address_reg = DFFE(NF1_q_b[14]_PORT_A_address, NF1_q_b[14]_clock_0, , , );
NF1_q_b[14]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[14]_PORT_B_address_reg = DFFE(NF1_q_b[14]_PORT_B_address, NF1_q_b[14]_clock_1, , , );
NF1_q_b[14]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[14]_PORT_A_write_enable_reg = DFFE(NF1_q_b[14]_PORT_A_write_enable, NF1_q_b[14]_clock_0, , , );
NF1_q_b[14]_PORT_B_read_enable = VCC;
NF1_q_b[14]_PORT_B_read_enable_reg = DFFE(NF1_q_b[14]_PORT_B_read_enable, NF1_q_b[14]_clock_1, , , );
NF1_q_b[14]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[14]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[14]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[14]_PORT_B_data_out = MEMORY(NF1_q_b[14]_PORT_A_data_in_reg, , NF1_q_b[14]_PORT_A_address_reg, NF1_q_b[14]_PORT_B_address_reg, NF1_q_b[14]_PORT_A_write_enable_reg, , , NF1_q_b[14]_PORT_B_read_enable_reg, , , NF1_q_b[14]_clock_0, NF1_q_b[14]_clock_1, NF1_q_b[14]_clock_enable_0, , , , , );
NF1_q_b[14] = NF1_q_b[14]_PORT_B_data_out[0];


--NF1_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[15]_PORT_A_data_in = HF1L894;
NF1_q_b[15]_PORT_A_data_in_reg = DFFE(NF1_q_b[15]_PORT_A_data_in, NF1_q_b[15]_clock_0, , , );
NF1_q_b[15]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[15]_PORT_A_address_reg = DFFE(NF1_q_b[15]_PORT_A_address, NF1_q_b[15]_clock_0, , , );
NF1_q_b[15]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[15]_PORT_B_address_reg = DFFE(NF1_q_b[15]_PORT_B_address, NF1_q_b[15]_clock_1, , , );
NF1_q_b[15]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[15]_PORT_A_write_enable_reg = DFFE(NF1_q_b[15]_PORT_A_write_enable, NF1_q_b[15]_clock_0, , , );
NF1_q_b[15]_PORT_B_read_enable = VCC;
NF1_q_b[15]_PORT_B_read_enable_reg = DFFE(NF1_q_b[15]_PORT_B_read_enable, NF1_q_b[15]_clock_1, , , );
NF1_q_b[15]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[15]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[15]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[15]_PORT_B_data_out = MEMORY(NF1_q_b[15]_PORT_A_data_in_reg, , NF1_q_b[15]_PORT_A_address_reg, NF1_q_b[15]_PORT_B_address_reg, NF1_q_b[15]_PORT_A_write_enable_reg, , , NF1_q_b[15]_PORT_B_read_enable_reg, , , NF1_q_b[15]_clock_0, NF1_q_b[15]_clock_1, NF1_q_b[15]_clock_enable_0, , , , , );
NF1_q_b[15] = NF1_q_b[15]_PORT_B_data_out[0];


--NF1_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[16]_PORT_A_data_in = HF1L895;
NF1_q_b[16]_PORT_A_data_in_reg = DFFE(NF1_q_b[16]_PORT_A_data_in, NF1_q_b[16]_clock_0, , , );
NF1_q_b[16]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[16]_PORT_A_address_reg = DFFE(NF1_q_b[16]_PORT_A_address, NF1_q_b[16]_clock_0, , , );
NF1_q_b[16]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[16]_PORT_B_address_reg = DFFE(NF1_q_b[16]_PORT_B_address, NF1_q_b[16]_clock_1, , , );
NF1_q_b[16]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[16]_PORT_A_write_enable_reg = DFFE(NF1_q_b[16]_PORT_A_write_enable, NF1_q_b[16]_clock_0, , , );
NF1_q_b[16]_PORT_B_read_enable = VCC;
NF1_q_b[16]_PORT_B_read_enable_reg = DFFE(NF1_q_b[16]_PORT_B_read_enable, NF1_q_b[16]_clock_1, , , );
NF1_q_b[16]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[16]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[16]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[16]_PORT_B_data_out = MEMORY(NF1_q_b[16]_PORT_A_data_in_reg, , NF1_q_b[16]_PORT_A_address_reg, NF1_q_b[16]_PORT_B_address_reg, NF1_q_b[16]_PORT_A_write_enable_reg, , , NF1_q_b[16]_PORT_B_read_enable_reg, , , NF1_q_b[16]_clock_0, NF1_q_b[16]_clock_1, NF1_q_b[16]_clock_enable_0, , , , , );
NF1_q_b[16] = NF1_q_b[16]_PORT_B_data_out[0];


--HF1_D_iw[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

HF1_D_iw[6] = DFFEAS(HF1L633, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF2_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[16]_PORT_A_data_in = HF1L895;
NF2_q_b[16]_PORT_A_data_in_reg = DFFE(NF2_q_b[16]_PORT_A_data_in, NF2_q_b[16]_clock_0, , , );
NF2_q_b[16]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[16]_PORT_A_address_reg = DFFE(NF2_q_b[16]_PORT_A_address, NF2_q_b[16]_clock_0, , , );
NF2_q_b[16]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[16]_PORT_B_address_reg = DFFE(NF2_q_b[16]_PORT_B_address, NF2_q_b[16]_clock_1, , , );
NF2_q_b[16]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[16]_PORT_A_write_enable_reg = DFFE(NF2_q_b[16]_PORT_A_write_enable, NF2_q_b[16]_clock_0, , , );
NF2_q_b[16]_PORT_B_read_enable = VCC;
NF2_q_b[16]_PORT_B_read_enable_reg = DFFE(NF2_q_b[16]_PORT_B_read_enable, NF2_q_b[16]_clock_1, , , );
NF2_q_b[16]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[16]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[16]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[16]_PORT_B_data_out = MEMORY(NF2_q_b[16]_PORT_A_data_in_reg, , NF2_q_b[16]_PORT_A_address_reg, NF2_q_b[16]_PORT_B_address_reg, NF2_q_b[16]_PORT_A_write_enable_reg, , , NF2_q_b[16]_PORT_B_read_enable_reg, , , NF2_q_b[16]_clock_0, NF2_q_b[16]_clock_1, NF2_q_b[16]_clock_enable_0, , , , , );
NF2_q_b[16] = NF2_q_b[16]_PORT_B_data_out[0];


--NF1_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[17]_PORT_A_data_in = HF1L896;
NF1_q_b[17]_PORT_A_data_in_reg = DFFE(NF1_q_b[17]_PORT_A_data_in, NF1_q_b[17]_clock_0, , , );
NF1_q_b[17]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[17]_PORT_A_address_reg = DFFE(NF1_q_b[17]_PORT_A_address, NF1_q_b[17]_clock_0, , , );
NF1_q_b[17]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[17]_PORT_B_address_reg = DFFE(NF1_q_b[17]_PORT_B_address, NF1_q_b[17]_clock_1, , , );
NF1_q_b[17]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[17]_PORT_A_write_enable_reg = DFFE(NF1_q_b[17]_PORT_A_write_enable, NF1_q_b[17]_clock_0, , , );
NF1_q_b[17]_PORT_B_read_enable = VCC;
NF1_q_b[17]_PORT_B_read_enable_reg = DFFE(NF1_q_b[17]_PORT_B_read_enable, NF1_q_b[17]_clock_1, , , );
NF1_q_b[17]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[17]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[17]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[17]_PORT_B_data_out = MEMORY(NF1_q_b[17]_PORT_A_data_in_reg, , NF1_q_b[17]_PORT_A_address_reg, NF1_q_b[17]_PORT_B_address_reg, NF1_q_b[17]_PORT_A_write_enable_reg, , , NF1_q_b[17]_PORT_B_read_enable_reg, , , NF1_q_b[17]_clock_0, NF1_q_b[17]_clock_1, NF1_q_b[17]_clock_enable_0, , , , , );
NF1_q_b[17] = NF1_q_b[17]_PORT_B_data_out[0];


--HF1_D_iw[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

HF1_D_iw[7] = DFFEAS(HF1L634, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NF2_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[17]_PORT_A_data_in = HF1L896;
NF2_q_b[17]_PORT_A_data_in_reg = DFFE(NF2_q_b[17]_PORT_A_data_in, NF2_q_b[17]_clock_0, , , );
NF2_q_b[17]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[17]_PORT_A_address_reg = DFFE(NF2_q_b[17]_PORT_A_address, NF2_q_b[17]_clock_0, , , );
NF2_q_b[17]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[17]_PORT_B_address_reg = DFFE(NF2_q_b[17]_PORT_B_address, NF2_q_b[17]_clock_1, , , );
NF2_q_b[17]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[17]_PORT_A_write_enable_reg = DFFE(NF2_q_b[17]_PORT_A_write_enable, NF2_q_b[17]_clock_0, , , );
NF2_q_b[17]_PORT_B_read_enable = VCC;
NF2_q_b[17]_PORT_B_read_enable_reg = DFFE(NF2_q_b[17]_PORT_B_read_enable, NF2_q_b[17]_clock_1, , , );
NF2_q_b[17]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[17]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[17]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[17]_PORT_B_data_out = MEMORY(NF2_q_b[17]_PORT_A_data_in_reg, , NF2_q_b[17]_PORT_A_address_reg, NF2_q_b[17]_PORT_B_address_reg, NF2_q_b[17]_PORT_A_write_enable_reg, , , NF2_q_b[17]_PORT_B_read_enable_reg, , , NF2_q_b[17]_clock_0, NF2_q_b[17]_clock_1, NF2_q_b[17]_clock_enable_0, , , , , );
NF2_q_b[17] = NF2_q_b[17]_PORT_B_data_out[0];


--NF1_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[11]_PORT_A_data_in = HF1L890;
NF1_q_b[11]_PORT_A_data_in_reg = DFFE(NF1_q_b[11]_PORT_A_data_in, NF1_q_b[11]_clock_0, , , );
NF1_q_b[11]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[11]_PORT_A_address_reg = DFFE(NF1_q_b[11]_PORT_A_address, NF1_q_b[11]_clock_0, , , );
NF1_q_b[11]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[11]_PORT_B_address_reg = DFFE(NF1_q_b[11]_PORT_B_address, NF1_q_b[11]_clock_1, , , );
NF1_q_b[11]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[11]_PORT_A_write_enable_reg = DFFE(NF1_q_b[11]_PORT_A_write_enable, NF1_q_b[11]_clock_0, , , );
NF1_q_b[11]_PORT_B_read_enable = VCC;
NF1_q_b[11]_PORT_B_read_enable_reg = DFFE(NF1_q_b[11]_PORT_B_read_enable, NF1_q_b[11]_clock_1, , , );
NF1_q_b[11]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[11]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[11]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[11]_PORT_B_data_out = MEMORY(NF1_q_b[11]_PORT_A_data_in_reg, , NF1_q_b[11]_PORT_A_address_reg, NF1_q_b[11]_PORT_B_address_reg, NF1_q_b[11]_PORT_A_write_enable_reg, , , NF1_q_b[11]_PORT_B_read_enable_reg, , , NF1_q_b[11]_clock_0, NF1_q_b[11]_clock_1, NF1_q_b[11]_clock_enable_0, , , , , );
NF1_q_b[11] = NF1_q_b[11]_PORT_B_data_out[0];


--NF1_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[12]_PORT_A_data_in = HF1L891;
NF1_q_b[12]_PORT_A_data_in_reg = DFFE(NF1_q_b[12]_PORT_A_data_in, NF1_q_b[12]_clock_0, , , );
NF1_q_b[12]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[12]_PORT_A_address_reg = DFFE(NF1_q_b[12]_PORT_A_address, NF1_q_b[12]_clock_0, , , );
NF1_q_b[12]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[12]_PORT_B_address_reg = DFFE(NF1_q_b[12]_PORT_B_address, NF1_q_b[12]_clock_1, , , );
NF1_q_b[12]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[12]_PORT_A_write_enable_reg = DFFE(NF1_q_b[12]_PORT_A_write_enable, NF1_q_b[12]_clock_0, , , );
NF1_q_b[12]_PORT_B_read_enable = VCC;
NF1_q_b[12]_PORT_B_read_enable_reg = DFFE(NF1_q_b[12]_PORT_B_read_enable, NF1_q_b[12]_clock_1, , , );
NF1_q_b[12]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[12]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[12]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[12]_PORT_B_data_out = MEMORY(NF1_q_b[12]_PORT_A_data_in_reg, , NF1_q_b[12]_PORT_A_address_reg, NF1_q_b[12]_PORT_B_address_reg, NF1_q_b[12]_PORT_A_write_enable_reg, , , NF1_q_b[12]_PORT_B_read_enable_reg, , , NF1_q_b[12]_clock_0, NF1_q_b[12]_clock_1, NF1_q_b[12]_clock_enable_0, , , , , );
NF1_q_b[12] = NF1_q_b[12]_PORT_B_data_out[0];


--HF1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~69
HF1L70_adder_eqn = ( HF1_F_pc[5] ) + ( GND ) + ( HF1L91 );
HF1L70 = SUM(HF1L70_adder_eqn);

--HF1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~70
HF1L71_adder_eqn = ( HF1_F_pc[5] ) + ( GND ) + ( HF1L91 );
HF1L71 = CARRY(HF1L71_adder_eqn);


--NF1_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[7]_PORT_A_data_in = HF1L886;
NF1_q_b[7]_PORT_A_data_in_reg = DFFE(NF1_q_b[7]_PORT_A_data_in, NF1_q_b[7]_clock_0, , , );
NF1_q_b[7]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[7]_PORT_A_address_reg = DFFE(NF1_q_b[7]_PORT_A_address, NF1_q_b[7]_clock_0, , , );
NF1_q_b[7]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[7]_PORT_B_address_reg = DFFE(NF1_q_b[7]_PORT_B_address, NF1_q_b[7]_clock_1, , , );
NF1_q_b[7]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[7]_PORT_A_write_enable_reg = DFFE(NF1_q_b[7]_PORT_A_write_enable, NF1_q_b[7]_clock_0, , , );
NF1_q_b[7]_PORT_B_read_enable = VCC;
NF1_q_b[7]_PORT_B_read_enable_reg = DFFE(NF1_q_b[7]_PORT_B_read_enable, NF1_q_b[7]_clock_1, , , );
NF1_q_b[7]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[7]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[7]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[7]_PORT_B_data_out = MEMORY(NF1_q_b[7]_PORT_A_data_in_reg, , NF1_q_b[7]_PORT_A_address_reg, NF1_q_b[7]_PORT_B_address_reg, NF1_q_b[7]_PORT_A_write_enable_reg, , , NF1_q_b[7]_PORT_B_read_enable_reg, , , NF1_q_b[7]_clock_0, NF1_q_b[7]_clock_1, NF1_q_b[7]_clock_enable_0, , , , , );
NF1_q_b[7] = NF1_q_b[7]_PORT_B_data_out[0];


--HF1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~73
HF1L74_adder_eqn = ( HF1_F_pc[6] ) + ( GND ) + ( HF1L71 );
HF1L74 = SUM(HF1L74_adder_eqn);

--HF1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~74
HF1L75_adder_eqn = ( HF1_F_pc[6] ) + ( GND ) + ( HF1L71 );
HF1L75 = CARRY(HF1L75_adder_eqn);


--NF1_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[8]_PORT_A_data_in = HF1L887;
NF1_q_b[8]_PORT_A_data_in_reg = DFFE(NF1_q_b[8]_PORT_A_data_in, NF1_q_b[8]_clock_0, , , );
NF1_q_b[8]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[8]_PORT_A_address_reg = DFFE(NF1_q_b[8]_PORT_A_address, NF1_q_b[8]_clock_0, , , );
NF1_q_b[8]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[8]_PORT_B_address_reg = DFFE(NF1_q_b[8]_PORT_B_address, NF1_q_b[8]_clock_1, , , );
NF1_q_b[8]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[8]_PORT_A_write_enable_reg = DFFE(NF1_q_b[8]_PORT_A_write_enable, NF1_q_b[8]_clock_0, , , );
NF1_q_b[8]_PORT_B_read_enable = VCC;
NF1_q_b[8]_PORT_B_read_enable_reg = DFFE(NF1_q_b[8]_PORT_B_read_enable, NF1_q_b[8]_clock_1, , , );
NF1_q_b[8]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[8]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[8]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[8]_PORT_B_data_out = MEMORY(NF1_q_b[8]_PORT_A_data_in_reg, , NF1_q_b[8]_PORT_A_address_reg, NF1_q_b[8]_PORT_B_address_reg, NF1_q_b[8]_PORT_A_write_enable_reg, , , NF1_q_b[8]_PORT_B_read_enable_reg, , , NF1_q_b[8]_clock_0, NF1_q_b[8]_clock_1, NF1_q_b[8]_clock_enable_0, , , , , );
NF1_q_b[8] = NF1_q_b[8]_PORT_B_data_out[0];


--HF1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~77
HF1L78_adder_eqn = ( HF1_F_pc[7] ) + ( GND ) + ( HF1L75 );
HF1L78 = SUM(HF1L78_adder_eqn);

--HF1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~78
HF1L79_adder_eqn = ( HF1_F_pc[7] ) + ( GND ) + ( HF1L75 );
HF1L79 = CARRY(HF1L79_adder_eqn);


--NF1_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[9]_PORT_A_data_in = HF1L888;
NF1_q_b[9]_PORT_A_data_in_reg = DFFE(NF1_q_b[9]_PORT_A_data_in, NF1_q_b[9]_clock_0, , , );
NF1_q_b[9]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[9]_PORT_A_address_reg = DFFE(NF1_q_b[9]_PORT_A_address, NF1_q_b[9]_clock_0, , , );
NF1_q_b[9]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[9]_PORT_B_address_reg = DFFE(NF1_q_b[9]_PORT_B_address, NF1_q_b[9]_clock_1, , , );
NF1_q_b[9]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[9]_PORT_A_write_enable_reg = DFFE(NF1_q_b[9]_PORT_A_write_enable, NF1_q_b[9]_clock_0, , , );
NF1_q_b[9]_PORT_B_read_enable = VCC;
NF1_q_b[9]_PORT_B_read_enable_reg = DFFE(NF1_q_b[9]_PORT_B_read_enable, NF1_q_b[9]_clock_1, , , );
NF1_q_b[9]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[9]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[9]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[9]_PORT_B_data_out = MEMORY(NF1_q_b[9]_PORT_A_data_in_reg, , NF1_q_b[9]_PORT_A_address_reg, NF1_q_b[9]_PORT_B_address_reg, NF1_q_b[9]_PORT_A_write_enable_reg, , , NF1_q_b[9]_PORT_B_read_enable_reg, , , NF1_q_b[9]_clock_0, NF1_q_b[9]_clock_1, NF1_q_b[9]_clock_enable_0, , , , , );
NF1_q_b[9] = NF1_q_b[9]_PORT_B_data_out[0];


--HF1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~81
HF1L82_adder_eqn = ( HF1_F_pc[8] ) + ( GND ) + ( HF1L79 );
HF1L82 = SUM(HF1L82_adder_eqn);

--HF1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~82
HF1L83_adder_eqn = ( HF1_F_pc[8] ) + ( GND ) + ( HF1L79 );
HF1L83 = CARRY(HF1L83_adder_eqn);


--NF1_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[10]_PORT_A_data_in = HF1L889;
NF1_q_b[10]_PORT_A_data_in_reg = DFFE(NF1_q_b[10]_PORT_A_data_in, NF1_q_b[10]_clock_0, , , );
NF1_q_b[10]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[10]_PORT_A_address_reg = DFFE(NF1_q_b[10]_PORT_A_address, NF1_q_b[10]_clock_0, , , );
NF1_q_b[10]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[10]_PORT_B_address_reg = DFFE(NF1_q_b[10]_PORT_B_address, NF1_q_b[10]_clock_1, , , );
NF1_q_b[10]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[10]_PORT_A_write_enable_reg = DFFE(NF1_q_b[10]_PORT_A_write_enable, NF1_q_b[10]_clock_0, , , );
NF1_q_b[10]_PORT_B_read_enable = VCC;
NF1_q_b[10]_PORT_B_read_enable_reg = DFFE(NF1_q_b[10]_PORT_B_read_enable, NF1_q_b[10]_clock_1, , , );
NF1_q_b[10]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[10]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[10]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[10]_PORT_B_data_out = MEMORY(NF1_q_b[10]_PORT_A_data_in_reg, , NF1_q_b[10]_PORT_A_address_reg, NF1_q_b[10]_PORT_B_address_reg, NF1_q_b[10]_PORT_A_write_enable_reg, , , NF1_q_b[10]_PORT_B_read_enable_reg, , , NF1_q_b[10]_clock_0, NF1_q_b[10]_clock_1, NF1_q_b[10]_clock_enable_0, , , , , );
NF1_q_b[10] = NF1_q_b[10]_PORT_B_data_out[0];


--HF1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~85
HF1L86_adder_eqn = ( HF1_F_pc[1] ) + ( GND ) + ( HF1L95 );
HF1L86 = SUM(HF1L86_adder_eqn);

--HF1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~86
HF1L87_adder_eqn = ( HF1_F_pc[1] ) + ( GND ) + ( HF1L95 );
HF1L87 = CARRY(HF1L87_adder_eqn);


--NF1_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[3]_PORT_A_data_in = HF1L882;
NF1_q_b[3]_PORT_A_data_in_reg = DFFE(NF1_q_b[3]_PORT_A_data_in, NF1_q_b[3]_clock_0, , , );
NF1_q_b[3]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[3]_PORT_A_address_reg = DFFE(NF1_q_b[3]_PORT_A_address, NF1_q_b[3]_clock_0, , , );
NF1_q_b[3]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[3]_PORT_B_address_reg = DFFE(NF1_q_b[3]_PORT_B_address, NF1_q_b[3]_clock_1, , , );
NF1_q_b[3]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[3]_PORT_A_write_enable_reg = DFFE(NF1_q_b[3]_PORT_A_write_enable, NF1_q_b[3]_clock_0, , , );
NF1_q_b[3]_PORT_B_read_enable = VCC;
NF1_q_b[3]_PORT_B_read_enable_reg = DFFE(NF1_q_b[3]_PORT_B_read_enable, NF1_q_b[3]_clock_1, , , );
NF1_q_b[3]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[3]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[3]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[3]_PORT_B_data_out = MEMORY(NF1_q_b[3]_PORT_A_data_in_reg, , NF1_q_b[3]_PORT_A_address_reg, NF1_q_b[3]_PORT_B_address_reg, NF1_q_b[3]_PORT_A_write_enable_reg, , , NF1_q_b[3]_PORT_B_read_enable_reg, , , NF1_q_b[3]_clock_0, NF1_q_b[3]_clock_1, NF1_q_b[3]_clock_enable_0, , , , , );
NF1_q_b[3] = NF1_q_b[3]_PORT_B_data_out[0];


--HF1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~89
HF1L90_adder_eqn = ( HF1_F_pc[4] ) + ( GND ) + ( HF1L67 );
HF1L90 = SUM(HF1L90_adder_eqn);

--HF1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~90
HF1L91_adder_eqn = ( HF1_F_pc[4] ) + ( GND ) + ( HF1L67 );
HF1L91 = CARRY(HF1L91_adder_eqn);


--NF1_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[6]_PORT_A_data_in = HF1L885;
NF1_q_b[6]_PORT_A_data_in_reg = DFFE(NF1_q_b[6]_PORT_A_data_in, NF1_q_b[6]_clock_0, , , );
NF1_q_b[6]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[6]_PORT_A_address_reg = DFFE(NF1_q_b[6]_PORT_A_address, NF1_q_b[6]_clock_0, , , );
NF1_q_b[6]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[6]_PORT_B_address_reg = DFFE(NF1_q_b[6]_PORT_B_address, NF1_q_b[6]_clock_1, , , );
NF1_q_b[6]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[6]_PORT_A_write_enable_reg = DFFE(NF1_q_b[6]_PORT_A_write_enable, NF1_q_b[6]_clock_0, , , );
NF1_q_b[6]_PORT_B_read_enable = VCC;
NF1_q_b[6]_PORT_B_read_enable_reg = DFFE(NF1_q_b[6]_PORT_B_read_enable, NF1_q_b[6]_clock_1, , , );
NF1_q_b[6]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[6]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[6]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[6]_PORT_B_data_out = MEMORY(NF1_q_b[6]_PORT_A_data_in_reg, , NF1_q_b[6]_PORT_A_address_reg, NF1_q_b[6]_PORT_B_address_reg, NF1_q_b[6]_PORT_A_write_enable_reg, , , NF1_q_b[6]_PORT_B_read_enable_reg, , , NF1_q_b[6]_clock_0, NF1_q_b[6]_clock_1, NF1_q_b[6]_clock_enable_0, , , , , );
NF1_q_b[6] = NF1_q_b[6]_PORT_B_data_out[0];


--HF1_E_shift_rot_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

HF1_E_shift_rot_result[1] = DFFEAS(HF1L475, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[1],  ,  , HF1_E_new_inst);


--HF1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~93
HF1L94_adder_eqn = ( HF1_F_pc[0] ) + ( VCC ) + ( !VCC );
HF1L94 = SUM(HF1L94_adder_eqn);

--HF1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~94
HF1L95_adder_eqn = ( HF1_F_pc[0] ) + ( VCC ) + ( !VCC );
HF1L95 = CARRY(HF1L95_adder_eqn);


--NF1_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[2]_PORT_A_data_in = HF1L881;
NF1_q_b[2]_PORT_A_data_in_reg = DFFE(NF1_q_b[2]_PORT_A_data_in, NF1_q_b[2]_clock_0, , , );
NF1_q_b[2]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[2]_PORT_A_address_reg = DFFE(NF1_q_b[2]_PORT_A_address, NF1_q_b[2]_clock_0, , , );
NF1_q_b[2]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[2]_PORT_B_address_reg = DFFE(NF1_q_b[2]_PORT_B_address, NF1_q_b[2]_clock_1, , , );
NF1_q_b[2]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[2]_PORT_A_write_enable_reg = DFFE(NF1_q_b[2]_PORT_A_write_enable, NF1_q_b[2]_clock_0, , , );
NF1_q_b[2]_PORT_B_read_enable = VCC;
NF1_q_b[2]_PORT_B_read_enable_reg = DFFE(NF1_q_b[2]_PORT_B_read_enable, NF1_q_b[2]_clock_1, , , );
NF1_q_b[2]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[2]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[2]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[2]_PORT_B_data_out = MEMORY(NF1_q_b[2]_PORT_A_data_in_reg, , NF1_q_b[2]_PORT_A_address_reg, NF1_q_b[2]_PORT_B_address_reg, NF1_q_b[2]_PORT_A_write_enable_reg, , , NF1_q_b[2]_PORT_B_read_enable_reg, , , NF1_q_b[2]_clock_0, NF1_q_b[2]_clock_1, NF1_q_b[2]_clock_enable_0, , , , , );
NF1_q_b[2] = NF1_q_b[2]_PORT_B_data_out[0];


--HF1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~97
HF1L98_adder_eqn = ( HF1_F_pc[2] ) + ( GND ) + ( HF1L87 );
HF1L98 = SUM(HF1L98_adder_eqn);

--HF1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~98
HF1L99_adder_eqn = ( HF1_F_pc[2] ) + ( GND ) + ( HF1L87 );
HF1L99 = CARRY(HF1L99_adder_eqn);


--NF1_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[4]_PORT_A_data_in = HF1L883;
NF1_q_b[4]_PORT_A_data_in_reg = DFFE(NF1_q_b[4]_PORT_A_data_in, NF1_q_b[4]_clock_0, , , );
NF1_q_b[4]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[4]_PORT_A_address_reg = DFFE(NF1_q_b[4]_PORT_A_address, NF1_q_b[4]_clock_0, , , );
NF1_q_b[4]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[4]_PORT_B_address_reg = DFFE(NF1_q_b[4]_PORT_B_address, NF1_q_b[4]_clock_1, , , );
NF1_q_b[4]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[4]_PORT_A_write_enable_reg = DFFE(NF1_q_b[4]_PORT_A_write_enable, NF1_q_b[4]_clock_0, , , );
NF1_q_b[4]_PORT_B_read_enable = VCC;
NF1_q_b[4]_PORT_B_read_enable_reg = DFFE(NF1_q_b[4]_PORT_B_read_enable, NF1_q_b[4]_clock_1, , , );
NF1_q_b[4]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[4]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[4]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[4]_PORT_B_data_out = MEMORY(NF1_q_b[4]_PORT_A_data_in_reg, , NF1_q_b[4]_PORT_A_address_reg, NF1_q_b[4]_PORT_B_address_reg, NF1_q_b[4]_PORT_A_write_enable_reg, , , NF1_q_b[4]_PORT_B_read_enable_reg, , , NF1_q_b[4]_clock_0, NF1_q_b[4]_clock_1, NF1_q_b[4]_clock_enable_0, , , , , );
NF1_q_b[4] = NF1_q_b[4]_PORT_B_data_out[0];


--HF1_av_ld_byte0_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

HF1_av_ld_byte0_data[0] = DFFEAS(SE1L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[0],  ,  , HF1L1029);


--HF1_W_alu_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

HF1_W_alu_result[0] = DFFEAS(HF1L352, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_av_ld_byte0_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

HF1_av_ld_byte0_data[2] = DFFEAS(SE1L36, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[2],  ,  , HF1L1029);


--NF2_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[27]_PORT_A_data_in = HF1L906;
NF2_q_b[27]_PORT_A_data_in_reg = DFFE(NF2_q_b[27]_PORT_A_data_in, NF2_q_b[27]_clock_0, , , );
NF2_q_b[27]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[27]_PORT_A_address_reg = DFFE(NF2_q_b[27]_PORT_A_address, NF2_q_b[27]_clock_0, , , );
NF2_q_b[27]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[27]_PORT_B_address_reg = DFFE(NF2_q_b[27]_PORT_B_address, NF2_q_b[27]_clock_1, , , );
NF2_q_b[27]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[27]_PORT_A_write_enable_reg = DFFE(NF2_q_b[27]_PORT_A_write_enable, NF2_q_b[27]_clock_0, , , );
NF2_q_b[27]_PORT_B_read_enable = VCC;
NF2_q_b[27]_PORT_B_read_enable_reg = DFFE(NF2_q_b[27]_PORT_B_read_enable, NF2_q_b[27]_clock_1, , , );
NF2_q_b[27]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[27]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[27]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[27]_PORT_B_data_out = MEMORY(NF2_q_b[27]_PORT_A_data_in_reg, , NF2_q_b[27]_PORT_A_address_reg, NF2_q_b[27]_PORT_B_address_reg, NF2_q_b[27]_PORT_A_write_enable_reg, , , NF2_q_b[27]_PORT_B_read_enable_reg, , , NF2_q_b[27]_clock_0, NF2_q_b[27]_clock_1, NF2_q_b[27]_clock_enable_0, , , , , );
NF2_q_b[27] = NF2_q_b[27]_PORT_B_data_out[0];


--HF1_av_ld_byte0_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

HF1_av_ld_byte0_data[3] = DFFEAS(SE1L45, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[3],  ,  , HF1L1029);


--NF2_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[28]_PORT_A_data_in = HF1L907;
NF2_q_b[28]_PORT_A_data_in_reg = DFFE(NF2_q_b[28]_PORT_A_data_in, NF2_q_b[28]_clock_0, , , );
NF2_q_b[28]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[28]_PORT_A_address_reg = DFFE(NF2_q_b[28]_PORT_A_address, NF2_q_b[28]_clock_0, , , );
NF2_q_b[28]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[28]_PORT_B_address_reg = DFFE(NF2_q_b[28]_PORT_B_address, NF2_q_b[28]_clock_1, , , );
NF2_q_b[28]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[28]_PORT_A_write_enable_reg = DFFE(NF2_q_b[28]_PORT_A_write_enable, NF2_q_b[28]_clock_0, , , );
NF2_q_b[28]_PORT_B_read_enable = VCC;
NF2_q_b[28]_PORT_B_read_enable_reg = DFFE(NF2_q_b[28]_PORT_B_read_enable, NF2_q_b[28]_clock_1, , , );
NF2_q_b[28]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[28]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[28]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[28]_PORT_B_data_out = MEMORY(NF2_q_b[28]_PORT_A_data_in_reg, , NF2_q_b[28]_PORT_A_address_reg, NF2_q_b[28]_PORT_B_address_reg, NF2_q_b[28]_PORT_A_write_enable_reg, , , NF2_q_b[28]_PORT_B_read_enable_reg, , , NF2_q_b[28]_clock_0, NF2_q_b[28]_clock_1, NF2_q_b[28]_clock_enable_0, , , , , );
NF2_q_b[28] = NF2_q_b[28]_PORT_B_data_out[0];


--HF1_av_ld_byte0_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

HF1_av_ld_byte0_data[4] = DFFEAS(SE1L49, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[4],  ,  , HF1L1029);


--NF2_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[29]_PORT_A_data_in = HF1L908;
NF2_q_b[29]_PORT_A_data_in_reg = DFFE(NF2_q_b[29]_PORT_A_data_in, NF2_q_b[29]_clock_0, , , );
NF2_q_b[29]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[29]_PORT_A_address_reg = DFFE(NF2_q_b[29]_PORT_A_address, NF2_q_b[29]_clock_0, , , );
NF2_q_b[29]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[29]_PORT_B_address_reg = DFFE(NF2_q_b[29]_PORT_B_address, NF2_q_b[29]_clock_1, , , );
NF2_q_b[29]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[29]_PORT_A_write_enable_reg = DFFE(NF2_q_b[29]_PORT_A_write_enable, NF2_q_b[29]_clock_0, , , );
NF2_q_b[29]_PORT_B_read_enable = VCC;
NF2_q_b[29]_PORT_B_read_enable_reg = DFFE(NF2_q_b[29]_PORT_B_read_enable, NF2_q_b[29]_clock_1, , , );
NF2_q_b[29]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[29]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[29]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[29]_PORT_B_data_out = MEMORY(NF2_q_b[29]_PORT_A_data_in_reg, , NF2_q_b[29]_PORT_A_address_reg, NF2_q_b[29]_PORT_B_address_reg, NF2_q_b[29]_PORT_A_write_enable_reg, , , NF2_q_b[29]_PORT_B_read_enable_reg, , , NF2_q_b[29]_clock_0, NF2_q_b[29]_clock_1, NF2_q_b[29]_clock_enable_0, , , , , );
NF2_q_b[29] = NF2_q_b[29]_PORT_B_data_out[0];


--HF1_av_ld_byte0_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

HF1_av_ld_byte0_data[5] = DFFEAS(SE1L56, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[5],  ,  , HF1L1029);


--NF2_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[30]_PORT_A_data_in = HF1L909;
NF2_q_b[30]_PORT_A_data_in_reg = DFFE(NF2_q_b[30]_PORT_A_data_in, NF2_q_b[30]_clock_0, , , );
NF2_q_b[30]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[30]_PORT_A_address_reg = DFFE(NF2_q_b[30]_PORT_A_address, NF2_q_b[30]_clock_0, , , );
NF2_q_b[30]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[30]_PORT_B_address_reg = DFFE(NF2_q_b[30]_PORT_B_address, NF2_q_b[30]_clock_1, , , );
NF2_q_b[30]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[30]_PORT_A_write_enable_reg = DFFE(NF2_q_b[30]_PORT_A_write_enable, NF2_q_b[30]_clock_0, , , );
NF2_q_b[30]_PORT_B_read_enable = VCC;
NF2_q_b[30]_PORT_B_read_enable_reg = DFFE(NF2_q_b[30]_PORT_B_read_enable, NF2_q_b[30]_clock_1, , , );
NF2_q_b[30]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[30]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[30]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[30]_PORT_B_data_out = MEMORY(NF2_q_b[30]_PORT_A_data_in_reg, , NF2_q_b[30]_PORT_A_address_reg, NF2_q_b[30]_PORT_B_address_reg, NF2_q_b[30]_PORT_A_write_enable_reg, , , NF2_q_b[30]_PORT_B_read_enable_reg, , , NF2_q_b[30]_clock_0, NF2_q_b[30]_clock_1, NF2_q_b[30]_clock_enable_0, , , , , );
NF2_q_b[30] = NF2_q_b[30]_PORT_B_data_out[0];


--HF1_av_ld_byte0_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

HF1_av_ld_byte0_data[6] = DFFEAS(SE1L61, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[6],  ,  , HF1L1029);


--NF2_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF2_q_b[31]_PORT_A_data_in = HF1L910;
NF2_q_b[31]_PORT_A_data_in_reg = DFFE(NF2_q_b[31]_PORT_A_data_in, NF2_q_b[31]_clock_0, , , );
NF2_q_b[31]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF2_q_b[31]_PORT_A_address_reg = DFFE(NF2_q_b[31]_PORT_A_address, NF2_q_b[31]_clock_0, , , );
NF2_q_b[31]_PORT_B_address = BUS(HF1_D_iw[22], HF1_D_iw[23], HF1_D_iw[24], HF1_D_iw[25], HF1_D_iw[26]);
NF2_q_b[31]_PORT_B_address_reg = DFFE(NF2_q_b[31]_PORT_B_address, NF2_q_b[31]_clock_1, , , );
NF2_q_b[31]_PORT_A_write_enable = HF1_W_rf_wren;
NF2_q_b[31]_PORT_A_write_enable_reg = DFFE(NF2_q_b[31]_PORT_A_write_enable, NF2_q_b[31]_clock_0, , , );
NF2_q_b[31]_PORT_B_read_enable = VCC;
NF2_q_b[31]_PORT_B_read_enable_reg = DFFE(NF2_q_b[31]_PORT_B_read_enable, NF2_q_b[31]_clock_1, , , );
NF2_q_b[31]_clock_0 = UG1_outclk_wire[0];
NF2_q_b[31]_clock_1 = UG1_outclk_wire[0];
NF2_q_b[31]_clock_enable_0 = HF1_W_rf_wren;
NF2_q_b[31]_PORT_B_data_out = MEMORY(NF2_q_b[31]_PORT_A_data_in_reg, , NF2_q_b[31]_PORT_A_address_reg, NF2_q_b[31]_PORT_B_address_reg, NF2_q_b[31]_PORT_A_write_enable_reg, , , NF2_q_b[31]_PORT_B_read_enable_reg, , , NF2_q_b[31]_clock_0, NF2_q_b[31]_clock_1, NF2_q_b[31]_clock_enable_0, , , , , );
NF2_q_b[31] = NF2_q_b[31]_PORT_B_data_out[0];


--HF1_av_ld_byte0_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

HF1_av_ld_byte0_data[7] = DFFEAS(SE1L69, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[7],  ,  , HF1L1029);


--HF1_W_alu_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

HF1_W_alu_result[1] = DFFEAS(HF1L353, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HF1_av_ld_byte0_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

HF1_av_ld_byte0_data[1] = DFFEAS(SE1L74, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L932, HF1_av_ld_byte1_data[1],  ,  , HF1L1029);


--ND1_count[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

ND1_count[1] = AMPP_FUNCTION(A1L158, ND1_count[0], !A1L150, !A1L156, ND1L57);


--ND1_td_shift[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

ND1_td_shift[9] = AMPP_FUNCTION(A1L158, ND1L70, !A1L150, !A1L156, ND1L57);


--DG1_sr[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

DG1_sr[2] = DFFEAS(DG1L58, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--RF1_break_readreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

RF1_break_readreg[0] = DFFEAS(CG1_jdo[0], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DC1_oe is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe
--register power-up is low

DC1_oe = DFFEAS(DC1L222, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , !DC1_m_state.000010000,  );


--DD1_shiftreg_data[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[26]
--register power-up is low

DD1_shiftreg_data[26] = DFFEAS(DD1L68, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_s_serial_protocol.STATE_2_RESTART_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT
--register power-up is low

DD1_s_serial_protocol.STATE_2_RESTART_BIT = DFFEAS(DD1L3, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26]
--register power-up is low

DD1_shiftreg_mask[26] = DFFEAS(DD1L127, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DC1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~1
DC1L2_adder_eqn = ( !DC1_refresh_counter[7] ) + ( VCC ) + ( DC1L35 );
DC1L2 = SUM(DC1L2_adder_eqn);

--DC1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~2
DC1L3_adder_eqn = ( !DC1_refresh_counter[7] ) + ( VCC ) + ( DC1L35 );
DC1L3 = CARRY(DC1L3_adder_eqn);


--DC1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~5
DC1L6_adder_eqn = ( DC1_refresh_counter[1] ) + ( VCC ) + ( DC1L11 );
DC1L6 = SUM(DC1L6_adder_eqn);

--DC1L7 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~6
DC1L7_adder_eqn = ( DC1_refresh_counter[1] ) + ( VCC ) + ( DC1L11 );
DC1L7 = CARRY(DC1L7_adder_eqn);


--DC1L10 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~9
DC1L10_adder_eqn = ( DC1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
DC1L10 = SUM(DC1L10_adder_eqn);

--DC1L11 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~10
DC1L11_adder_eqn = ( DC1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
DC1L11 = CARRY(DC1L11_adder_eqn);


--DC1L14 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~13
DC1L14_adder_eqn = ( !DC1_refresh_counter[12] ) + ( VCC ) + ( DC1L19 );
DC1L14 = SUM(DC1L14_adder_eqn);


--DC1L18 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~17
DC1L18_adder_eqn = ( DC1_refresh_counter[11] ) + ( VCC ) + ( DC1L23 );
DC1L18 = SUM(DC1L18_adder_eqn);

--DC1L19 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~18
DC1L19_adder_eqn = ( DC1_refresh_counter[11] ) + ( VCC ) + ( DC1L23 );
DC1L19 = CARRY(DC1L19_adder_eqn);


--DC1L22 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~21
DC1L22_adder_eqn = ( DC1_refresh_counter[10] ) + ( VCC ) + ( DC1L27 );
DC1L22 = SUM(DC1L22_adder_eqn);

--DC1L23 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~22
DC1L23_adder_eqn = ( DC1_refresh_counter[10] ) + ( VCC ) + ( DC1L27 );
DC1L23 = CARRY(DC1L23_adder_eqn);


--DC1L26 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~25
DC1L26_adder_eqn = ( !DC1_refresh_counter[9] ) + ( VCC ) + ( DC1L31 );
DC1L26 = SUM(DC1L26_adder_eqn);

--DC1L27 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~26
DC1L27_adder_eqn = ( !DC1_refresh_counter[9] ) + ( VCC ) + ( DC1L31 );
DC1L27 = CARRY(DC1L27_adder_eqn);


--DC1L30 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~29
DC1L30_adder_eqn = ( !DC1_refresh_counter[8] ) + ( VCC ) + ( DC1L3 );
DC1L30 = SUM(DC1L30_adder_eqn);

--DC1L31 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~30
DC1L31_adder_eqn = ( !DC1_refresh_counter[8] ) + ( VCC ) + ( DC1L3 );
DC1L31 = CARRY(DC1L31_adder_eqn);


--DC1L34 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~33
DC1L34_adder_eqn = ( DC1_refresh_counter[6] ) + ( VCC ) + ( DC1L39 );
DC1L34 = SUM(DC1L34_adder_eqn);

--DC1L35 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~34
DC1L35_adder_eqn = ( DC1_refresh_counter[6] ) + ( VCC ) + ( DC1L39 );
DC1L35 = CARRY(DC1L35_adder_eqn);


--DC1L38 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~37
DC1L38_adder_eqn = ( DC1_refresh_counter[5] ) + ( VCC ) + ( DC1L43 );
DC1L38 = SUM(DC1L38_adder_eqn);

--DC1L39 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~38
DC1L39_adder_eqn = ( DC1_refresh_counter[5] ) + ( VCC ) + ( DC1L43 );
DC1L39 = CARRY(DC1L39_adder_eqn);


--DC1L42 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~41
DC1L42_adder_eqn = ( DC1_refresh_counter[4] ) + ( VCC ) + ( DC1L47 );
DC1L42 = SUM(DC1L42_adder_eqn);

--DC1L43 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~42
DC1L43_adder_eqn = ( DC1_refresh_counter[4] ) + ( VCC ) + ( DC1L47 );
DC1L43 = CARRY(DC1L43_adder_eqn);


--DC1L46 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~45
DC1L46_adder_eqn = ( !DC1_refresh_counter[3] ) + ( VCC ) + ( DC1L51 );
DC1L46 = SUM(DC1L46_adder_eqn);

--DC1L47 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~46
DC1L47_adder_eqn = ( !DC1_refresh_counter[3] ) + ( VCC ) + ( DC1L51 );
DC1L47 = CARRY(DC1L47_adder_eqn);


--DC1L50 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~49
DC1L50_adder_eqn = ( DC1_refresh_counter[2] ) + ( VCC ) + ( DC1L7 );
DC1L50 = SUM(DC1L50_adder_eqn);

--DC1L51 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~50
DC1L51_adder_eqn = ( DC1_refresh_counter[2] ) + ( VCC ) + ( DC1L7 );
DC1L51 = CARRY(DC1L51_adder_eqn);


--AD3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

AD3_counter_reg_bit[0] = DFFEAS(AD3_counter_comb_bita0, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--AD3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

AD3_counter_reg_bit[1] = DFFEAS(AD3_counter_comb_bita1, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--AD3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

AD3_counter_reg_bit[2] = DFFEAS(AD3_counter_comb_bita2, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--AD3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

AD3_counter_reg_bit[3] = DFFEAS(AD3_counter_comb_bita3, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--AD3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

AD3_counter_reg_bit[4] = DFFEAS(AD3_counter_comb_bita4, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--AD3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

AD3_counter_reg_bit[5] = DFFEAS(AD3_counter_comb_bita5, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--AD3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

AD3_counter_reg_bit[6] = DFFEAS(AD3_counter_comb_bita6, UG1_outclk_wire[0],  ,  , AD3L1,  ,  , !XB1L8,  );


--YC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

YC3_counter_reg_bit[0] = DFFEAS(YC3_counter_comb_bita0, UG1_outclk_wire[0],  ,  , YC3L1,  ,  , !XB1L8,  );


--YC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

YC3_counter_reg_bit[1] = DFFEAS(YC3_counter_comb_bita1, UG1_outclk_wire[0],  ,  , YC3L1,  ,  , !XB1L8,  );


--YC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

YC3_counter_reg_bit[2] = DFFEAS(YC3_counter_comb_bita2, UG1_outclk_wire[0],  ,  , YC3L1,  ,  , !XB1L8,  );


--YC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

YC3_counter_reg_bit[3] = DFFEAS(YC3_counter_comb_bita3, UG1_outclk_wire[0],  ,  , YC3L1,  ,  , !XB1L8,  );


--YC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

YC3_counter_reg_bit[4] = DFFEAS(YC3_counter_comb_bita4, UG1_outclk_wire[0],  ,  , YC3L1,  ,  , !XB1L8,  );


--YC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

YC3_counter_reg_bit[5] = DFFEAS(YC3_counter_comb_bita5, UG1_outclk_wire[0],  ,  , YC3L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

AD4_counter_reg_bit[0] = DFFEAS(AD4_counter_comb_bita0, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

AD4_counter_reg_bit[1] = DFFEAS(AD4_counter_comb_bita1, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

AD4_counter_reg_bit[2] = DFFEAS(AD4_counter_comb_bita2, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

AD4_counter_reg_bit[3] = DFFEAS(AD4_counter_comb_bita3, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

AD4_counter_reg_bit[4] = DFFEAS(AD4_counter_comb_bita4, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

AD4_counter_reg_bit[5] = DFFEAS(AD4_counter_comb_bita5, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--AD4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

AD4_counter_reg_bit[6] = DFFEAS(AD4_counter_comb_bita6, UG1_outclk_wire[0],  ,  , AD4L1,  ,  , !XB1L8,  );


--YC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

YC4_counter_reg_bit[0] = DFFEAS(YC4_counter_comb_bita0, UG1_outclk_wire[0],  ,  , YC4L1,  ,  , !XB1L8,  );


--YC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

YC4_counter_reg_bit[1] = DFFEAS(YC4_counter_comb_bita1, UG1_outclk_wire[0],  ,  , YC4L1,  ,  , !XB1L8,  );


--YC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

YC4_counter_reg_bit[2] = DFFEAS(YC4_counter_comb_bita2, UG1_outclk_wire[0],  ,  , YC4L1,  ,  , !XB1L8,  );


--YC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

YC4_counter_reg_bit[3] = DFFEAS(YC4_counter_comb_bita3, UG1_outclk_wire[0],  ,  , YC4L1,  ,  , !XB1L8,  );


--YC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

YC4_counter_reg_bit[4] = DFFEAS(YC4_counter_comb_bita4, UG1_outclk_wire[0],  ,  , YC4L1,  ,  , !XB1L8,  );


--YC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

YC4_counter_reg_bit[5] = DFFEAS(YC4_counter_comb_bita5, UG1_outclk_wire[0],  ,  , YC4L1,  ,  , !XB1L8,  );


--XC3_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[14]_PORT_A_data_in = HF1_d_writedata[14];
XC3_q_b[14]_PORT_A_data_in_reg = DFFE(XC3_q_b[14]_PORT_A_data_in, XC3_q_b[14]_clock_0, , , );
XC3_q_b[14]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[14]_PORT_A_address_reg = DFFE(XC3_q_b[14]_PORT_A_address, XC3_q_b[14]_clock_0, , , );
XC3_q_b[14]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[14]_PORT_B_address_reg = DFFE(XC3_q_b[14]_PORT_B_address, XC3_q_b[14]_clock_1, , , );
XC3_q_b[14]_PORT_A_write_enable = QC1L67;
XC3_q_b[14]_PORT_A_write_enable_reg = DFFE(XC3_q_b[14]_PORT_A_write_enable, XC3_q_b[14]_clock_0, , , );
XC3_q_b[14]_PORT_B_read_enable = VCC;
XC3_q_b[14]_PORT_B_read_enable_reg = DFFE(XC3_q_b[14]_PORT_B_read_enable, XC3_q_b[14]_clock_1, , , );
XC3_q_b[14]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[14]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[14]_clock_enable_0 = QC1L67;
XC3_q_b[14]_PORT_B_data_out = MEMORY(XC3_q_b[14]_PORT_A_data_in_reg, , XC3_q_b[14]_PORT_A_address_reg, XC3_q_b[14]_PORT_B_address_reg, XC3_q_b[14]_PORT_A_write_enable_reg, , , XC3_q_b[14]_PORT_B_read_enable_reg, , , XC3_q_b[14]_clock_0, XC3_q_b[14]_clock_1, XC3_q_b[14]_clock_enable_0, , , , , );
XC3_q_b[14] = XC3_q_b[14]_PORT_B_data_out[0];


--XC4_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[14]_PORT_A_data_in = HF1_d_writedata[14];
XC4_q_b[14]_PORT_A_data_in_reg = DFFE(XC4_q_b[14]_PORT_A_data_in, XC4_q_b[14]_clock_0, , , );
XC4_q_b[14]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[14]_PORT_A_address_reg = DFFE(XC4_q_b[14]_PORT_A_address, XC4_q_b[14]_clock_0, , , );
XC4_q_b[14]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[14]_PORT_B_address_reg = DFFE(XC4_q_b[14]_PORT_B_address, XC4_q_b[14]_clock_1, , , );
XC4_q_b[14]_PORT_A_write_enable = QC1L69;
XC4_q_b[14]_PORT_A_write_enable_reg = DFFE(XC4_q_b[14]_PORT_A_write_enable, XC4_q_b[14]_clock_0, , , );
XC4_q_b[14]_PORT_B_read_enable = VCC;
XC4_q_b[14]_PORT_B_read_enable_reg = DFFE(XC4_q_b[14]_PORT_B_read_enable, XC4_q_b[14]_clock_1, , , );
XC4_q_b[14]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[14]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[14]_clock_enable_0 = QC1L69;
XC4_q_b[14]_PORT_B_data_out = MEMORY(XC4_q_b[14]_PORT_A_data_in_reg, , XC4_q_b[14]_PORT_A_address_reg, XC4_q_b[14]_PORT_B_address_reg, XC4_q_b[14]_PORT_A_write_enable_reg, , , XC4_q_b[14]_PORT_B_read_enable_reg, , , XC4_q_b[14]_clock_0, XC4_q_b[14]_clock_1, XC4_q_b[14]_clock_enable_0, , , , , );
XC4_q_b[14] = XC4_q_b[14]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13]
--register power-up is low

QC1_data_out_shift_reg[13] = DFFEAS(QC1L92, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--GD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~5
GD1L6_adder_eqn = ( GD1_clk_counter[10] ) + ( GND ) + ( GD1L19 );
GD1L6 = SUM(GD1L6_adder_eqn);

--GD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~6
GD1L7_adder_eqn = ( GD1_clk_counter[10] ) + ( GND ) + ( GD1L19 );
GD1L7 = CARRY(GD1L7_adder_eqn);


--GD1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~9
GD1L10_adder_eqn = ( GD1_clk_counter[5] ) + ( GND ) + ( GD1L15 );
GD1L10 = SUM(GD1L10_adder_eqn);

--GD1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~10
GD1L11_adder_eqn = ( GD1_clk_counter[5] ) + ( GND ) + ( GD1L15 );
GD1L11 = CARRY(GD1L11_adder_eqn);


--GD1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~13
GD1L14_adder_eqn = ( GD1_clk_counter[4] ) + ( GND ) + ( GD1L35 );
GD1L14 = SUM(GD1L14_adder_eqn);

--GD1L15 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~14
GD1L15_adder_eqn = ( GD1_clk_counter[4] ) + ( GND ) + ( GD1L35 );
GD1L15 = CARRY(GD1L15_adder_eqn);


--GD1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~17
GD1L18_adder_eqn = ( GD1_clk_counter[9] ) + ( GND ) + ( GD1L23 );
GD1L18 = SUM(GD1L18_adder_eqn);

--GD1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~18
GD1L19_adder_eqn = ( GD1_clk_counter[9] ) + ( GND ) + ( GD1L23 );
GD1L19 = CARRY(GD1L19_adder_eqn);


--GD1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~21
GD1L22_adder_eqn = ( GD1_clk_counter[8] ) + ( GND ) + ( GD1L27 );
GD1L22 = SUM(GD1L22_adder_eqn);

--GD1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~22
GD1L23_adder_eqn = ( GD1_clk_counter[8] ) + ( GND ) + ( GD1L27 );
GD1L23 = CARRY(GD1L23_adder_eqn);


--GD1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~25
GD1L26_adder_eqn = ( GD1_clk_counter[7] ) + ( GND ) + ( GD1L31 );
GD1L26 = SUM(GD1L26_adder_eqn);

--GD1L27 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~26
GD1L27_adder_eqn = ( GD1_clk_counter[7] ) + ( GND ) + ( GD1L31 );
GD1L27 = CARRY(GD1L27_adder_eqn);


--GD1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~29
GD1L30_adder_eqn = ( GD1_clk_counter[6] ) + ( GND ) + ( GD1L11 );
GD1L30 = SUM(GD1L30_adder_eqn);

--GD1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~30
GD1L31_adder_eqn = ( GD1_clk_counter[6] ) + ( GND ) + ( GD1L11 );
GD1L31 = CARRY(GD1L31_adder_eqn);


--GD1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~33
GD1L34_adder_eqn = ( GD1_clk_counter[3] ) + ( GND ) + ( GD1L39 );
GD1L34 = SUM(GD1L34_adder_eqn);

--GD1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~34
GD1L35_adder_eqn = ( GD1_clk_counter[3] ) + ( GND ) + ( GD1L39 );
GD1L35 = CARRY(GD1L35_adder_eqn);


--GD1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~37
GD1L38_adder_eqn = ( GD1_clk_counter[2] ) + ( GND ) + ( GD1L43 );
GD1L38 = SUM(GD1L38_adder_eqn);

--GD1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~38
GD1L39_adder_eqn = ( GD1_clk_counter[2] ) + ( GND ) + ( GD1L43 );
GD1L39 = CARRY(GD1L39_adder_eqn);


--GD1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~41
GD1L42_adder_eqn = ( GD1_clk_counter[1] ) + ( VCC ) + ( !VCC );
GD1L42 = SUM(GD1L42_adder_eqn);

--GD1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~42
GD1L43_adder_eqn = ( GD1_clk_counter[1] ) + ( VCC ) + ( !VCC );
GD1L43 = CARRY(GD1L43_adder_eqn);


--DD1_s_serial_protocol.STATE_3_START_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT
--register power-up is low

DD1_s_serial_protocol.STATE_3_START_BIT = DFFEAS(DD1L4, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--MD6_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD6_result[15] = EQUATION NOT SUPPORTED;

--MD6_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD6_result[16] = EQUATION NOT SUPPORTED;

--MD6_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD6_result[17] = EQUATION NOT SUPPORTED;

--MD6_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD6_result[18] = EQUATION NOT SUPPORTED;

--MD6_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD6_result[19] = EQUATION NOT SUPPORTED;

--MD6_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD6_result[20] = EQUATION NOT SUPPORTED;

--MD6_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD6_result[21] = EQUATION NOT SUPPORTED;

--MD6_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD6_result[22] = EQUATION NOT SUPPORTED;

--MD6_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD6_result[23] = EQUATION NOT SUPPORTED;

--MD6_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD6_result[24] = EQUATION NOT SUPPORTED;

--MD6_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD6_result[25] = EQUATION NOT SUPPORTED;

--MD6_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD6_result[26] = EQUATION NOT SUPPORTED;

--MD6_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD6_result[27] = EQUATION NOT SUPPORTED;

--MD6_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD6_result[28] = EQUATION NOT SUPPORTED;

--MD6_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD6_result[29] = EQUATION NOT SUPPORTED;

--MD6_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD6_result[30] = EQUATION NOT SUPPORTED;


--MD7_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD7_result[15] = EQUATION NOT SUPPORTED;

--MD7_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD7_result[16] = EQUATION NOT SUPPORTED;

--MD7_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD7_result[17] = EQUATION NOT SUPPORTED;

--MD7_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD7_result[18] = EQUATION NOT SUPPORTED;

--MD7_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD7_result[19] = EQUATION NOT SUPPORTED;

--MD7_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD7_result[20] = EQUATION NOT SUPPORTED;

--MD7_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD7_result[21] = EQUATION NOT SUPPORTED;

--MD7_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD7_result[22] = EQUATION NOT SUPPORTED;

--MD7_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD7_result[23] = EQUATION NOT SUPPORTED;

--MD7_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD7_result[24] = EQUATION NOT SUPPORTED;

--MD7_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD7_result[25] = EQUATION NOT SUPPORTED;

--MD7_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD7_result[26] = EQUATION NOT SUPPORTED;

--MD7_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD7_result[27] = EQUATION NOT SUPPORTED;

--MD7_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD7_result[28] = EQUATION NOT SUPPORTED;

--MD7_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD7_result[29] = EQUATION NOT SUPPORTED;

--MD7_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD7_result[30] = EQUATION NOT SUPPORTED;


--MD8_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD8_result[15] = EQUATION NOT SUPPORTED;

--MD8_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD8_result[16] = EQUATION NOT SUPPORTED;

--MD8_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD8_result[17] = EQUATION NOT SUPPORTED;

--MD8_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD8_result[18] = EQUATION NOT SUPPORTED;

--MD8_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD8_result[19] = EQUATION NOT SUPPORTED;

--MD8_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD8_result[20] = EQUATION NOT SUPPORTED;

--MD8_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD8_result[21] = EQUATION NOT SUPPORTED;

--MD8_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD8_result[22] = EQUATION NOT SUPPORTED;

--MD8_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD8_result[23] = EQUATION NOT SUPPORTED;

--MD8_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD8_result[24] = EQUATION NOT SUPPORTED;

--MD8_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD8_result[25] = EQUATION NOT SUPPORTED;

--MD8_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD8_result[26] = EQUATION NOT SUPPORTED;

--MD8_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD8_result[27] = EQUATION NOT SUPPORTED;

--MD8_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD8_result[28] = EQUATION NOT SUPPORTED;

--MD8_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD8_result[29] = EQUATION NOT SUPPORTED;

--MD8_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD8_result[30] = EQUATION NOT SUPPORTED;


--MD9_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD9_result[15] = EQUATION NOT SUPPORTED;

--MD9_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD9_result[16] = EQUATION NOT SUPPORTED;

--MD9_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD9_result[17] = EQUATION NOT SUPPORTED;

--MD9_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD9_result[18] = EQUATION NOT SUPPORTED;

--MD9_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD9_result[19] = EQUATION NOT SUPPORTED;

--MD9_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD9_result[20] = EQUATION NOT SUPPORTED;

--MD9_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD9_result[21] = EQUATION NOT SUPPORTED;

--MD9_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD9_result[22] = EQUATION NOT SUPPORTED;

--MD9_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD9_result[23] = EQUATION NOT SUPPORTED;

--MD9_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD9_result[24] = EQUATION NOT SUPPORTED;

--MD9_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD9_result[25] = EQUATION NOT SUPPORTED;

--MD9_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD9_result[26] = EQUATION NOT SUPPORTED;

--MD9_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD9_result[27] = EQUATION NOT SUPPORTED;

--MD9_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD9_result[28] = EQUATION NOT SUPPORTED;

--MD9_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD9_result[29] = EQUATION NOT SUPPORTED;

--MD9_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD9_result[30] = EQUATION NOT SUPPORTED;


--MD10_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD10_result[15] = EQUATION NOT SUPPORTED;

--MD10_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD10_result[16] = EQUATION NOT SUPPORTED;

--MD10_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD10_result[17] = EQUATION NOT SUPPORTED;

--MD10_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD10_result[18] = EQUATION NOT SUPPORTED;

--MD10_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD10_result[19] = EQUATION NOT SUPPORTED;

--MD10_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD10_result[20] = EQUATION NOT SUPPORTED;

--MD10_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD10_result[21] = EQUATION NOT SUPPORTED;

--MD10_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD10_result[22] = EQUATION NOT SUPPORTED;

--MD10_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD10_result[23] = EQUATION NOT SUPPORTED;

--MD10_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD10_result[24] = EQUATION NOT SUPPORTED;

--MD10_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD10_result[25] = EQUATION NOT SUPPORTED;

--MD10_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD10_result[26] = EQUATION NOT SUPPORTED;

--MD10_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD10_result[27] = EQUATION NOT SUPPORTED;

--MD10_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD10_result[28] = EQUATION NOT SUPPORTED;

--MD10_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD10_result[29] = EQUATION NOT SUPPORTED;

--MD10_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD10_result[30] = EQUATION NOT SUPPORTED;


--MD11_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD11_result[15] = EQUATION NOT SUPPORTED;

--MD11_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD11_result[16] = EQUATION NOT SUPPORTED;

--MD11_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD11_result[17] = EQUATION NOT SUPPORTED;

--MD11_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD11_result[18] = EQUATION NOT SUPPORTED;

--MD11_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD11_result[19] = EQUATION NOT SUPPORTED;

--MD11_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD11_result[20] = EQUATION NOT SUPPORTED;

--MD11_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD11_result[21] = EQUATION NOT SUPPORTED;

--MD11_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD11_result[22] = EQUATION NOT SUPPORTED;

--MD11_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD11_result[23] = EQUATION NOT SUPPORTED;

--MD11_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD11_result[24] = EQUATION NOT SUPPORTED;

--MD11_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD11_result[25] = EQUATION NOT SUPPORTED;

--MD11_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD11_result[26] = EQUATION NOT SUPPORTED;

--MD11_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD11_result[27] = EQUATION NOT SUPPORTED;

--MD11_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD11_result[28] = EQUATION NOT SUPPORTED;

--MD11_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD11_result[29] = EQUATION NOT SUPPORTED;

--MD11_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD11_result[30] = EQUATION NOT SUPPORTED;


--MD12_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD12_result[15] = EQUATION NOT SUPPORTED;

--MD12_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD12_result[16] = EQUATION NOT SUPPORTED;

--MD12_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD12_result[17] = EQUATION NOT SUPPORTED;

--MD12_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD12_result[18] = EQUATION NOT SUPPORTED;

--MD12_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD12_result[19] = EQUATION NOT SUPPORTED;

--MD12_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD12_result[20] = EQUATION NOT SUPPORTED;

--MD12_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD12_result[21] = EQUATION NOT SUPPORTED;

--MD12_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD12_result[22] = EQUATION NOT SUPPORTED;

--MD12_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD12_result[23] = EQUATION NOT SUPPORTED;

--MD12_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD12_result[24] = EQUATION NOT SUPPORTED;

--MD12_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD12_result[25] = EQUATION NOT SUPPORTED;

--MD12_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD12_result[26] = EQUATION NOT SUPPORTED;

--MD12_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD12_result[27] = EQUATION NOT SUPPORTED;

--MD12_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD12_result[28] = EQUATION NOT SUPPORTED;

--MD12_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD12_result[29] = EQUATION NOT SUPPORTED;

--MD12_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD12_result[30] = EQUATION NOT SUPPORTED;


--MD13_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD13_result[15] = EQUATION NOT SUPPORTED;

--MD13_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD13_result[16] = EQUATION NOT SUPPORTED;

--MD13_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD13_result[17] = EQUATION NOT SUPPORTED;

--MD13_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD13_result[18] = EQUATION NOT SUPPORTED;

--MD13_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD13_result[19] = EQUATION NOT SUPPORTED;

--MD13_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD13_result[20] = EQUATION NOT SUPPORTED;

--MD13_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD13_result[21] = EQUATION NOT SUPPORTED;

--MD13_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD13_result[22] = EQUATION NOT SUPPORTED;

--MD13_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD13_result[23] = EQUATION NOT SUPPORTED;

--MD13_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD13_result[24] = EQUATION NOT SUPPORTED;

--MD13_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD13_result[25] = EQUATION NOT SUPPORTED;

--MD13_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD13_result[26] = EQUATION NOT SUPPORTED;

--MD13_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD13_result[27] = EQUATION NOT SUPPORTED;

--MD13_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD13_result[28] = EQUATION NOT SUPPORTED;

--MD13_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD13_result[29] = EQUATION NOT SUPPORTED;

--MD13_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD13_result[30] = EQUATION NOT SUPPORTED;


--MD14_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD14_result[15] = EQUATION NOT SUPPORTED;

--MD14_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD14_result[16] = EQUATION NOT SUPPORTED;

--MD14_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD14_result[17] = EQUATION NOT SUPPORTED;

--MD14_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD14_result[18] = EQUATION NOT SUPPORTED;

--MD14_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD14_result[19] = EQUATION NOT SUPPORTED;

--MD14_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD14_result[20] = EQUATION NOT SUPPORTED;

--MD14_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD14_result[21] = EQUATION NOT SUPPORTED;

--MD14_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD14_result[22] = EQUATION NOT SUPPORTED;

--MD14_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD14_result[23] = EQUATION NOT SUPPORTED;

--MD14_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD14_result[24] = EQUATION NOT SUPPORTED;

--MD14_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD14_result[25] = EQUATION NOT SUPPORTED;

--MD14_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD14_result[26] = EQUATION NOT SUPPORTED;

--MD14_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD14_result[27] = EQUATION NOT SUPPORTED;

--MD14_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD14_result[28] = EQUATION NOT SUPPORTED;

--MD14_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD14_result[29] = EQUATION NOT SUPPORTED;

--MD14_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD14_result[30] = EQUATION NOT SUPPORTED;


--MD15_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD15_result[15] = EQUATION NOT SUPPORTED;

--MD15_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD15_result[16] = EQUATION NOT SUPPORTED;

--MD15_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD15_result[17] = EQUATION NOT SUPPORTED;

--MD15_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD15_result[18] = EQUATION NOT SUPPORTED;

--MD15_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD15_result[19] = EQUATION NOT SUPPORTED;

--MD15_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD15_result[20] = EQUATION NOT SUPPORTED;

--MD15_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD15_result[21] = EQUATION NOT SUPPORTED;

--MD15_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD15_result[22] = EQUATION NOT SUPPORTED;

--MD15_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD15_result[23] = EQUATION NOT SUPPORTED;

--MD15_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD15_result[24] = EQUATION NOT SUPPORTED;

--MD15_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD15_result[25] = EQUATION NOT SUPPORTED;

--MD15_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD15_result[26] = EQUATION NOT SUPPORTED;

--MD15_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD15_result[27] = EQUATION NOT SUPPORTED;

--MD15_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD15_result[28] = EQUATION NOT SUPPORTED;

--MD15_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD15_result[29] = EQUATION NOT SUPPORTED;

--MD15_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD15_result[30] = EQUATION NOT SUPPORTED;


--MD16_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD16_result[15] = EQUATION NOT SUPPORTED;

--MD16_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD16_result[16] = EQUATION NOT SUPPORTED;

--MD16_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD16_result[17] = EQUATION NOT SUPPORTED;

--MD16_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD16_result[18] = EQUATION NOT SUPPORTED;

--MD16_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD16_result[19] = EQUATION NOT SUPPORTED;

--MD16_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD16_result[20] = EQUATION NOT SUPPORTED;

--MD16_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD16_result[21] = EQUATION NOT SUPPORTED;

--MD16_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD16_result[22] = EQUATION NOT SUPPORTED;

--MD16_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD16_result[23] = EQUATION NOT SUPPORTED;

--MD16_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD16_result[24] = EQUATION NOT SUPPORTED;

--MD16_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD16_result[25] = EQUATION NOT SUPPORTED;

--MD16_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD16_result[26] = EQUATION NOT SUPPORTED;

--MD16_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD16_result[27] = EQUATION NOT SUPPORTED;

--MD16_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD16_result[28] = EQUATION NOT SUPPORTED;

--MD16_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD16_result[29] = EQUATION NOT SUPPORTED;

--MD16_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD16_result[30] = EQUATION NOT SUPPORTED;


--MD17_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15]
MD17_result[15] = EQUATION NOT SUPPORTED;

--MD17_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16]
MD17_result[16] = EQUATION NOT SUPPORTED;

--MD17_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17]
MD17_result[17] = EQUATION NOT SUPPORTED;

--MD17_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18]
MD17_result[18] = EQUATION NOT SUPPORTED;

--MD17_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19]
MD17_result[19] = EQUATION NOT SUPPORTED;

--MD17_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20]
MD17_result[20] = EQUATION NOT SUPPORTED;

--MD17_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21]
MD17_result[21] = EQUATION NOT SUPPORTED;

--MD17_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22]
MD17_result[22] = EQUATION NOT SUPPORTED;

--MD17_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23]
MD17_result[23] = EQUATION NOT SUPPORTED;

--MD17_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24]
MD17_result[24] = EQUATION NOT SUPPORTED;

--MD17_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25]
MD17_result[25] = EQUATION NOT SUPPORTED;

--MD17_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26]
MD17_result[26] = EQUATION NOT SUPPORTED;

--MD17_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27]
MD17_result[27] = EQUATION NOT SUPPORTED;

--MD17_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28]
MD17_result[28] = EQUATION NOT SUPPORTED;

--MD17_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29]
MD17_result[29] = EQUATION NOT SUPPORTED;

--MD17_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30]
MD17_result[30] = EQUATION NOT SUPPORTED;


--HF1_E_shift_rot_cnt[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

HF1_E_shift_rot_cnt[4] = DFFEAS(HF1L237, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src2[4],  ,  , HF1_E_new_inst);


--HF1_E_shift_rot_cnt[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

HF1_E_shift_rot_cnt[3] = DFFEAS(HF1L238, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src2[3],  ,  , HF1_E_new_inst);


--HF1_E_shift_rot_cnt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

HF1_E_shift_rot_cnt[2] = DFFEAS(HF1L239, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src2[2],  ,  , HF1_E_new_inst);


--HF1_E_shift_rot_cnt[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

HF1_E_shift_rot_cnt[1] = DFFEAS(HF1L240, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src2[1],  ,  , HF1_E_new_inst);


--HF1_E_shift_rot_cnt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

HF1_E_shift_rot_cnt[0] = DFFEAS(HF1_E_src2[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1L435,  ,  , !HF1_E_new_inst);


--HF1L214 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
HF1L214_adder_eqn = ( HF1_E_alu_sub ) + ( GND ) + ( HF1L219 );
HF1L214 = SUM(HF1L214_adder_eqn);


--HF1_E_src2[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

HF1_E_src2[29] = DFFEAS(HF1L802, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1_E_src2[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

HF1_E_src2[27] = DFFEAS(HF1L800, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1_E_src2[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

HF1_E_src2[28] = DFFEAS(HF1L801, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1_E_src2[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

HF1_E_src2[30] = DFFEAS(HF1L803, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L805,  );


--HF1_F_pc[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

HF1_F_pc[8] = DFFEAS(HF1L696, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--AG1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
AG1L2_adder_eqn = ( AG1_MonAReg[10] ) + ( VCC ) + ( AG1L8 );
AG1L2 = SUM(AG1L2_adder_eqn);


--UE4L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
UE4L6_adder_eqn = ( (UE4_burst_uncompress_address_offset[0] & ((!XD4L3) # (!YD4_mem_used[0]))) ) + ( !YD4_mem[0][52] ) + ( !VCC );
UE4L6 = SUM(UE4L6_adder_eqn);

--UE4L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
UE4L7_adder_eqn = ( (UE4_burst_uncompress_address_offset[0] & ((!XD4L3) # (!YD4_mem_used[0]))) ) + ( !YD4_mem[0][52] ) + ( !VCC );
UE4L7 = CARRY(UE4L7_adder_eqn);


--YD9_mem[2][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]
--register power-up is low

YD9_mem[2][87] = DFFEAS(XD9L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L3, YD9_mem[3][87],  ,  , YD9_mem_used[3]);


--YD9_mem[2][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]
--register power-up is low

YD9_mem[2][88] = DFFEAS(HE4L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L3, YD9_mem[3][88],  ,  , YD9_mem_used[3]);


--YD9_mem[2][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]
--register power-up is low

YD9_mem[2][19] = DFFEAS(HE4L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L3, YD9_mem[3][19],  ,  , YD9_mem_used[3]);


--UE9L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
UE9L6_adder_eqn = ( (UE9_burst_uncompress_address_offset[0] & ((!XD9L3) # (!YD9_mem_used[0]))) ) + ( !YD9_mem[0][52] ) + ( !VCC );
UE9L6 = SUM(UE9L6_adder_eqn);

--UE9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
UE9L7_adder_eqn = ( (UE9_burst_uncompress_address_offset[0] & ((!XD9L3) # (!YD9_mem_used[0]))) ) + ( !YD9_mem[0][52] ) + ( !VCC );
UE9L7 = CARRY(UE9L7_adder_eqn);


--NG1_ram_block1a37 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a37
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a37_PORT_A_data_in = FE2L27;
NG1_ram_block1a37_PORT_A_data_in_reg = DFFE(NG1_ram_block1a37_PORT_A_data_in, NG1_ram_block1a37_clock_0, , , NG1_ram_block1a37_clock_enable_0);
NG1_ram_block1a37_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a37_PORT_A_address_reg = DFFE(NG1_ram_block1a37_PORT_A_address, NG1_ram_block1a37_clock_0, , , NG1_ram_block1a37_clock_enable_0);
NG1_ram_block1a37_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a37_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a37_PORT_A_write_enable, NG1_ram_block1a37_clock_0, , , NG1_ram_block1a37_clock_enable_0);
NG1_ram_block1a37_PORT_A_read_enable = FC1L2;
NG1_ram_block1a37_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a37_PORT_A_read_enable, NG1_ram_block1a37_clock_0, , , NG1_ram_block1a37_clock_enable_0);
NG1_ram_block1a37_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a37_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a37_PORT_A_byte_mask, NG1_ram_block1a37_clock_0, , , NG1_ram_block1a37_clock_enable_0);
NG1_ram_block1a37_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a37_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a37_PORT_A_data_out = MEMORY(NG1_ram_block1a37_PORT_A_data_in_reg, , NG1_ram_block1a37_PORT_A_address_reg, , NG1_ram_block1a37_PORT_A_write_enable_reg, NG1_ram_block1a37_PORT_A_read_enable_reg, , , NG1_ram_block1a37_PORT_A_byte_mask_reg, , NG1_ram_block1a37_clock_0, , NG1_ram_block1a37_clock_enable_0, , , , , );
NG1_ram_block1a37 = NG1_ram_block1a37_PORT_A_data_out[0];


--NG1_ram_block1a5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a5_PORT_A_data_in = FE2L27;
NG1_ram_block1a5_PORT_A_data_in_reg = DFFE(NG1_ram_block1a5_PORT_A_data_in, NG1_ram_block1a5_clock_0, , , NG1_ram_block1a5_clock_enable_0);
NG1_ram_block1a5_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a5_PORT_A_address_reg = DFFE(NG1_ram_block1a5_PORT_A_address, NG1_ram_block1a5_clock_0, , , NG1_ram_block1a5_clock_enable_0);
NG1_ram_block1a5_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a5_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a5_PORT_A_write_enable, NG1_ram_block1a5_clock_0, , , NG1_ram_block1a5_clock_enable_0);
NG1_ram_block1a5_PORT_A_read_enable = FC1L2;
NG1_ram_block1a5_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a5_PORT_A_read_enable, NG1_ram_block1a5_clock_0, , , NG1_ram_block1a5_clock_enable_0);
NG1_ram_block1a5_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a5_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a5_PORT_A_byte_mask, NG1_ram_block1a5_clock_0, , , NG1_ram_block1a5_clock_enable_0);
NG1_ram_block1a5_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a5_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a5_PORT_A_data_out = MEMORY(NG1_ram_block1a5_PORT_A_data_in_reg, , NG1_ram_block1a5_PORT_A_address_reg, , NG1_ram_block1a5_PORT_A_write_enable_reg, NG1_ram_block1a5_PORT_A_read_enable_reg, , , NG1_ram_block1a5_PORT_A_byte_mask_reg, , NG1_ram_block1a5_clock_0, , NG1_ram_block1a5_clock_enable_0, , , , , );
NG1_ram_block1a5 = NG1_ram_block1a5_PORT_A_data_out[0];


--NF1_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[0]_PORT_A_data_in = HF1L876;
NF1_q_b[0]_PORT_A_data_in_reg = DFFE(NF1_q_b[0]_PORT_A_data_in, NF1_q_b[0]_clock_0, , , );
NF1_q_b[0]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[0]_PORT_A_address_reg = DFFE(NF1_q_b[0]_PORT_A_address, NF1_q_b[0]_clock_0, , , );
NF1_q_b[0]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[0]_PORT_B_address_reg = DFFE(NF1_q_b[0]_PORT_B_address, NF1_q_b[0]_clock_1, , , );
NF1_q_b[0]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[0]_PORT_A_write_enable_reg = DFFE(NF1_q_b[0]_PORT_A_write_enable, NF1_q_b[0]_clock_0, , , );
NF1_q_b[0]_PORT_B_read_enable = VCC;
NF1_q_b[0]_PORT_B_read_enable_reg = DFFE(NF1_q_b[0]_PORT_B_read_enable, NF1_q_b[0]_clock_1, , , );
NF1_q_b[0]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[0]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[0]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[0]_PORT_B_data_out = MEMORY(NF1_q_b[0]_PORT_A_data_in_reg, , NF1_q_b[0]_PORT_A_address_reg, NF1_q_b[0]_PORT_B_address_reg, NF1_q_b[0]_PORT_A_write_enable_reg, , , NF1_q_b[0]_PORT_B_read_enable_reg, , , NF1_q_b[0]_clock_0, NF1_q_b[0]_clock_1, NF1_q_b[0]_clock_enable_0, , , , , );
NF1_q_b[0] = NF1_q_b[0]_PORT_B_data_out[0];


--LF1_readdata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

LF1_readdata[4] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[4],  ,  , !LF1_address[8]);


--HF1_W_estatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

HF1_W_estatus_reg = DFFEAS(HF1L862, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_E_valid_from_R, HF1_W_status_reg_pie,  ,  , HF1_R_ctrl_exception);


--HF1_F_pc[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

HF1_F_pc[0] = DFFEAS(HF1L689, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

HF1_F_pc[1] = DFFEAS(HF1L690, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

HF1_F_pc[2] = DFFEAS(HF1L691, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

HF1_F_pc[3] = DFFEAS(HF1L713, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid, VCC,  ,  , HF1_R_ctrl_exception);


--HF1_F_pc[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

HF1_F_pc[4] = DFFEAS(HF1L692, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

HF1_F_pc[5] = DFFEAS(HF1L693, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

HF1_F_pc[6] = DFFEAS(HF1L694, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--HF1_F_pc[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

HF1_F_pc[7] = DFFEAS(HF1L695, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  , HF1_R_ctrl_exception,  );


--LF1_readdata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

LF1_readdata[3] = DFFEAS(QF1L12, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[3],  ,  , !LF1_address[8]);


--NF1_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[1]_PORT_A_data_in = HF1L880;
NF1_q_b[1]_PORT_A_data_in_reg = DFFE(NF1_q_b[1]_PORT_A_data_in, NF1_q_b[1]_clock_0, , , );
NF1_q_b[1]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[1]_PORT_A_address_reg = DFFE(NF1_q_b[1]_PORT_A_address, NF1_q_b[1]_clock_0, , , );
NF1_q_b[1]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[1]_PORT_B_address_reg = DFFE(NF1_q_b[1]_PORT_B_address, NF1_q_b[1]_clock_1, , , );
NF1_q_b[1]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[1]_PORT_A_write_enable_reg = DFFE(NF1_q_b[1]_PORT_A_write_enable, NF1_q_b[1]_clock_0, , , );
NF1_q_b[1]_PORT_B_read_enable = VCC;
NF1_q_b[1]_PORT_B_read_enable_reg = DFFE(NF1_q_b[1]_PORT_B_read_enable, NF1_q_b[1]_clock_1, , , );
NF1_q_b[1]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[1]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[1]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[1]_PORT_B_data_out = MEMORY(NF1_q_b[1]_PORT_A_data_in_reg, , NF1_q_b[1]_PORT_A_address_reg, NF1_q_b[1]_PORT_B_address_reg, NF1_q_b[1]_PORT_A_write_enable_reg, , , NF1_q_b[1]_PORT_B_read_enable_reg, , , NF1_q_b[1]_clock_0, NF1_q_b[1]_clock_1, NF1_q_b[1]_clock_enable_0, , , , , );
NF1_q_b[1] = NF1_q_b[1]_PORT_B_data_out[0];


--NG1_ram_block1a43 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a43
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a43_PORT_A_data_in = FE2L28;
NG1_ram_block1a43_PORT_A_data_in_reg = DFFE(NG1_ram_block1a43_PORT_A_data_in, NG1_ram_block1a43_clock_0, , , NG1_ram_block1a43_clock_enable_0);
NG1_ram_block1a43_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a43_PORT_A_address_reg = DFFE(NG1_ram_block1a43_PORT_A_address, NG1_ram_block1a43_clock_0, , , NG1_ram_block1a43_clock_enable_0);
NG1_ram_block1a43_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a43_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a43_PORT_A_write_enable, NG1_ram_block1a43_clock_0, , , NG1_ram_block1a43_clock_enable_0);
NG1_ram_block1a43_PORT_A_read_enable = FC1L2;
NG1_ram_block1a43_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a43_PORT_A_read_enable, NG1_ram_block1a43_clock_0, , , NG1_ram_block1a43_clock_enable_0);
NG1_ram_block1a43_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a43_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a43_PORT_A_byte_mask, NG1_ram_block1a43_clock_0, , , NG1_ram_block1a43_clock_enable_0);
NG1_ram_block1a43_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a43_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a43_PORT_A_data_out = MEMORY(NG1_ram_block1a43_PORT_A_data_in_reg, , NG1_ram_block1a43_PORT_A_address_reg, , NG1_ram_block1a43_PORT_A_write_enable_reg, NG1_ram_block1a43_PORT_A_read_enable_reg, , , NG1_ram_block1a43_PORT_A_byte_mask_reg, , NG1_ram_block1a43_clock_0, , NG1_ram_block1a43_clock_enable_0, , , , , );
NG1_ram_block1a43 = NG1_ram_block1a43_PORT_A_data_out[0];


--NG1_ram_block1a11 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a11_PORT_A_data_in = FE2L28;
NG1_ram_block1a11_PORT_A_data_in_reg = DFFE(NG1_ram_block1a11_PORT_A_data_in, NG1_ram_block1a11_clock_0, , , NG1_ram_block1a11_clock_enable_0);
NG1_ram_block1a11_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a11_PORT_A_address_reg = DFFE(NG1_ram_block1a11_PORT_A_address, NG1_ram_block1a11_clock_0, , , NG1_ram_block1a11_clock_enable_0);
NG1_ram_block1a11_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a11_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a11_PORT_A_write_enable, NG1_ram_block1a11_clock_0, , , NG1_ram_block1a11_clock_enable_0);
NG1_ram_block1a11_PORT_A_read_enable = FC1L2;
NG1_ram_block1a11_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a11_PORT_A_read_enable, NG1_ram_block1a11_clock_0, , , NG1_ram_block1a11_clock_enable_0);
NG1_ram_block1a11_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a11_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a11_PORT_A_byte_mask, NG1_ram_block1a11_clock_0, , , NG1_ram_block1a11_clock_enable_0);
NG1_ram_block1a11_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a11_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a11_PORT_A_data_out = MEMORY(NG1_ram_block1a11_PORT_A_data_in_reg, , NG1_ram_block1a11_PORT_A_address_reg, , NG1_ram_block1a11_PORT_A_write_enable_reg, NG1_ram_block1a11_PORT_A_read_enable_reg, , , NG1_ram_block1a11_PORT_A_byte_mask_reg, , NG1_ram_block1a11_clock_0, , NG1_ram_block1a11_clock_enable_0, , , , , );
NG1_ram_block1a11 = NG1_ram_block1a11_PORT_A_data_out[0];


--NG1_ram_block1a44 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a44
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a44_PORT_A_data_in = FE2L29;
NG1_ram_block1a44_PORT_A_data_in_reg = DFFE(NG1_ram_block1a44_PORT_A_data_in, NG1_ram_block1a44_clock_0, , , NG1_ram_block1a44_clock_enable_0);
NG1_ram_block1a44_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a44_PORT_A_address_reg = DFFE(NG1_ram_block1a44_PORT_A_address, NG1_ram_block1a44_clock_0, , , NG1_ram_block1a44_clock_enable_0);
NG1_ram_block1a44_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a44_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a44_PORT_A_write_enable, NG1_ram_block1a44_clock_0, , , NG1_ram_block1a44_clock_enable_0);
NG1_ram_block1a44_PORT_A_read_enable = FC1L2;
NG1_ram_block1a44_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a44_PORT_A_read_enable, NG1_ram_block1a44_clock_0, , , NG1_ram_block1a44_clock_enable_0);
NG1_ram_block1a44_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a44_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a44_PORT_A_byte_mask, NG1_ram_block1a44_clock_0, , , NG1_ram_block1a44_clock_enable_0);
NG1_ram_block1a44_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a44_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a44_PORT_A_data_out = MEMORY(NG1_ram_block1a44_PORT_A_data_in_reg, , NG1_ram_block1a44_PORT_A_address_reg, , NG1_ram_block1a44_PORT_A_write_enable_reg, NG1_ram_block1a44_PORT_A_read_enable_reg, , , NG1_ram_block1a44_PORT_A_byte_mask_reg, , NG1_ram_block1a44_clock_0, , NG1_ram_block1a44_clock_enable_0, , , , , );
NG1_ram_block1a44 = NG1_ram_block1a44_PORT_A_data_out[0];


--NG1_ram_block1a12 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a12_PORT_A_data_in = FE2L29;
NG1_ram_block1a12_PORT_A_data_in_reg = DFFE(NG1_ram_block1a12_PORT_A_data_in, NG1_ram_block1a12_clock_0, , , NG1_ram_block1a12_clock_enable_0);
NG1_ram_block1a12_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a12_PORT_A_address_reg = DFFE(NG1_ram_block1a12_PORT_A_address, NG1_ram_block1a12_clock_0, , , NG1_ram_block1a12_clock_enable_0);
NG1_ram_block1a12_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a12_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a12_PORT_A_write_enable, NG1_ram_block1a12_clock_0, , , NG1_ram_block1a12_clock_enable_0);
NG1_ram_block1a12_PORT_A_read_enable = FC1L2;
NG1_ram_block1a12_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a12_PORT_A_read_enable, NG1_ram_block1a12_clock_0, , , NG1_ram_block1a12_clock_enable_0);
NG1_ram_block1a12_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a12_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a12_PORT_A_byte_mask, NG1_ram_block1a12_clock_0, , , NG1_ram_block1a12_clock_enable_0);
NG1_ram_block1a12_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a12_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a12_PORT_A_data_out = MEMORY(NG1_ram_block1a12_PORT_A_data_in_reg, , NG1_ram_block1a12_PORT_A_address_reg, , NG1_ram_block1a12_PORT_A_write_enable_reg, NG1_ram_block1a12_PORT_A_read_enable_reg, , , NG1_ram_block1a12_PORT_A_byte_mask_reg, , NG1_ram_block1a12_clock_0, , NG1_ram_block1a12_clock_enable_0, , , , , );
NG1_ram_block1a12 = NG1_ram_block1a12_PORT_A_data_out[0];


--NG1_ram_block1a45 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a45
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a45_PORT_A_data_in = FE2L30;
NG1_ram_block1a45_PORT_A_data_in_reg = DFFE(NG1_ram_block1a45_PORT_A_data_in, NG1_ram_block1a45_clock_0, , , NG1_ram_block1a45_clock_enable_0);
NG1_ram_block1a45_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a45_PORT_A_address_reg = DFFE(NG1_ram_block1a45_PORT_A_address, NG1_ram_block1a45_clock_0, , , NG1_ram_block1a45_clock_enable_0);
NG1_ram_block1a45_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a45_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a45_PORT_A_write_enable, NG1_ram_block1a45_clock_0, , , NG1_ram_block1a45_clock_enable_0);
NG1_ram_block1a45_PORT_A_read_enable = FC1L2;
NG1_ram_block1a45_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a45_PORT_A_read_enable, NG1_ram_block1a45_clock_0, , , NG1_ram_block1a45_clock_enable_0);
NG1_ram_block1a45_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a45_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a45_PORT_A_byte_mask, NG1_ram_block1a45_clock_0, , , NG1_ram_block1a45_clock_enable_0);
NG1_ram_block1a45_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a45_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a45_PORT_A_data_out = MEMORY(NG1_ram_block1a45_PORT_A_data_in_reg, , NG1_ram_block1a45_PORT_A_address_reg, , NG1_ram_block1a45_PORT_A_write_enable_reg, NG1_ram_block1a45_PORT_A_read_enable_reg, , , NG1_ram_block1a45_PORT_A_byte_mask_reg, , NG1_ram_block1a45_clock_0, , NG1_ram_block1a45_clock_enable_0, , , , , );
NG1_ram_block1a45 = NG1_ram_block1a45_PORT_A_data_out[0];


--NG1_ram_block1a13 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a13_PORT_A_data_in = FE2L30;
NG1_ram_block1a13_PORT_A_data_in_reg = DFFE(NG1_ram_block1a13_PORT_A_data_in, NG1_ram_block1a13_clock_0, , , NG1_ram_block1a13_clock_enable_0);
NG1_ram_block1a13_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a13_PORT_A_address_reg = DFFE(NG1_ram_block1a13_PORT_A_address, NG1_ram_block1a13_clock_0, , , NG1_ram_block1a13_clock_enable_0);
NG1_ram_block1a13_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a13_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a13_PORT_A_write_enable, NG1_ram_block1a13_clock_0, , , NG1_ram_block1a13_clock_enable_0);
NG1_ram_block1a13_PORT_A_read_enable = FC1L2;
NG1_ram_block1a13_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a13_PORT_A_read_enable, NG1_ram_block1a13_clock_0, , , NG1_ram_block1a13_clock_enable_0);
NG1_ram_block1a13_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a13_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a13_PORT_A_byte_mask, NG1_ram_block1a13_clock_0, , , NG1_ram_block1a13_clock_enable_0);
NG1_ram_block1a13_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a13_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a13_PORT_A_data_out = MEMORY(NG1_ram_block1a13_PORT_A_data_in_reg, , NG1_ram_block1a13_PORT_A_address_reg, , NG1_ram_block1a13_PORT_A_write_enable_reg, NG1_ram_block1a13_PORT_A_read_enable_reg, , , NG1_ram_block1a13_PORT_A_byte_mask_reg, , NG1_ram_block1a13_clock_0, , NG1_ram_block1a13_clock_enable_0, , , , , );
NG1_ram_block1a13 = NG1_ram_block1a13_PORT_A_data_out[0];


--NG1_ram_block1a46 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a46
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a46_PORT_A_data_in = FE2L31;
NG1_ram_block1a46_PORT_A_data_in_reg = DFFE(NG1_ram_block1a46_PORT_A_data_in, NG1_ram_block1a46_clock_0, , , NG1_ram_block1a46_clock_enable_0);
NG1_ram_block1a46_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a46_PORT_A_address_reg = DFFE(NG1_ram_block1a46_PORT_A_address, NG1_ram_block1a46_clock_0, , , NG1_ram_block1a46_clock_enable_0);
NG1_ram_block1a46_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a46_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a46_PORT_A_write_enable, NG1_ram_block1a46_clock_0, , , NG1_ram_block1a46_clock_enable_0);
NG1_ram_block1a46_PORT_A_read_enable = FC1L2;
NG1_ram_block1a46_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a46_PORT_A_read_enable, NG1_ram_block1a46_clock_0, , , NG1_ram_block1a46_clock_enable_0);
NG1_ram_block1a46_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a46_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a46_PORT_A_byte_mask, NG1_ram_block1a46_clock_0, , , NG1_ram_block1a46_clock_enable_0);
NG1_ram_block1a46_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a46_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a46_PORT_A_data_out = MEMORY(NG1_ram_block1a46_PORT_A_data_in_reg, , NG1_ram_block1a46_PORT_A_address_reg, , NG1_ram_block1a46_PORT_A_write_enable_reg, NG1_ram_block1a46_PORT_A_read_enable_reg, , , NG1_ram_block1a46_PORT_A_byte_mask_reg, , NG1_ram_block1a46_clock_0, , NG1_ram_block1a46_clock_enable_0, , , , , );
NG1_ram_block1a46 = NG1_ram_block1a46_PORT_A_data_out[0];


--NG1_ram_block1a14 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a14_PORT_A_data_in = FE2L31;
NG1_ram_block1a14_PORT_A_data_in_reg = DFFE(NG1_ram_block1a14_PORT_A_data_in, NG1_ram_block1a14_clock_0, , , NG1_ram_block1a14_clock_enable_0);
NG1_ram_block1a14_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a14_PORT_A_address_reg = DFFE(NG1_ram_block1a14_PORT_A_address, NG1_ram_block1a14_clock_0, , , NG1_ram_block1a14_clock_enable_0);
NG1_ram_block1a14_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a14_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a14_PORT_A_write_enable, NG1_ram_block1a14_clock_0, , , NG1_ram_block1a14_clock_enable_0);
NG1_ram_block1a14_PORT_A_read_enable = FC1L2;
NG1_ram_block1a14_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a14_PORT_A_read_enable, NG1_ram_block1a14_clock_0, , , NG1_ram_block1a14_clock_enable_0);
NG1_ram_block1a14_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a14_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a14_PORT_A_byte_mask, NG1_ram_block1a14_clock_0, , , NG1_ram_block1a14_clock_enable_0);
NG1_ram_block1a14_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a14_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a14_PORT_A_data_out = MEMORY(NG1_ram_block1a14_PORT_A_data_in_reg, , NG1_ram_block1a14_PORT_A_address_reg, , NG1_ram_block1a14_PORT_A_write_enable_reg, NG1_ram_block1a14_PORT_A_read_enable_reg, , , NG1_ram_block1a14_PORT_A_byte_mask_reg, , NG1_ram_block1a14_clock_0, , NG1_ram_block1a14_clock_enable_0, , , , , );
NG1_ram_block1a14 = NG1_ram_block1a14_PORT_A_data_out[0];


--NG1_ram_block1a47 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a47
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a47_PORT_A_data_in = FE2L32;
NG1_ram_block1a47_PORT_A_data_in_reg = DFFE(NG1_ram_block1a47_PORT_A_data_in, NG1_ram_block1a47_clock_0, , , NG1_ram_block1a47_clock_enable_0);
NG1_ram_block1a47_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a47_PORT_A_address_reg = DFFE(NG1_ram_block1a47_PORT_A_address, NG1_ram_block1a47_clock_0, , , NG1_ram_block1a47_clock_enable_0);
NG1_ram_block1a47_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a47_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a47_PORT_A_write_enable, NG1_ram_block1a47_clock_0, , , NG1_ram_block1a47_clock_enable_0);
NG1_ram_block1a47_PORT_A_read_enable = FC1L2;
NG1_ram_block1a47_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a47_PORT_A_read_enable, NG1_ram_block1a47_clock_0, , , NG1_ram_block1a47_clock_enable_0);
NG1_ram_block1a47_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a47_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a47_PORT_A_byte_mask, NG1_ram_block1a47_clock_0, , , NG1_ram_block1a47_clock_enable_0);
NG1_ram_block1a47_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a47_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a47_PORT_A_data_out = MEMORY(NG1_ram_block1a47_PORT_A_data_in_reg, , NG1_ram_block1a47_PORT_A_address_reg, , NG1_ram_block1a47_PORT_A_write_enable_reg, NG1_ram_block1a47_PORT_A_read_enable_reg, , , NG1_ram_block1a47_PORT_A_byte_mask_reg, , NG1_ram_block1a47_clock_0, , NG1_ram_block1a47_clock_enable_0, , , , , );
NG1_ram_block1a47 = NG1_ram_block1a47_PORT_A_data_out[0];


--NG1_ram_block1a15 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a15_PORT_A_data_in = FE2L32;
NG1_ram_block1a15_PORT_A_data_in_reg = DFFE(NG1_ram_block1a15_PORT_A_data_in, NG1_ram_block1a15_clock_0, , , NG1_ram_block1a15_clock_enable_0);
NG1_ram_block1a15_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a15_PORT_A_address_reg = DFFE(NG1_ram_block1a15_PORT_A_address, NG1_ram_block1a15_clock_0, , , NG1_ram_block1a15_clock_enable_0);
NG1_ram_block1a15_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a15_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a15_PORT_A_write_enable, NG1_ram_block1a15_clock_0, , , NG1_ram_block1a15_clock_enable_0);
NG1_ram_block1a15_PORT_A_read_enable = FC1L2;
NG1_ram_block1a15_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a15_PORT_A_read_enable, NG1_ram_block1a15_clock_0, , , NG1_ram_block1a15_clock_enable_0);
NG1_ram_block1a15_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a15_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a15_PORT_A_byte_mask, NG1_ram_block1a15_clock_0, , , NG1_ram_block1a15_clock_enable_0);
NG1_ram_block1a15_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a15_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a15_PORT_A_data_out = MEMORY(NG1_ram_block1a15_PORT_A_data_in_reg, , NG1_ram_block1a15_PORT_A_address_reg, , NG1_ram_block1a15_PORT_A_write_enable_reg, NG1_ram_block1a15_PORT_A_read_enable_reg, , , NG1_ram_block1a15_PORT_A_byte_mask_reg, , NG1_ram_block1a15_clock_0, , NG1_ram_block1a15_clock_enable_0, , , , , );
NG1_ram_block1a15 = NG1_ram_block1a15_PORT_A_data_out[0];


--NG1_ram_block1a48 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a48
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a48_PORT_A_data_in = FE2L33;
NG1_ram_block1a48_PORT_A_data_in_reg = DFFE(NG1_ram_block1a48_PORT_A_data_in, NG1_ram_block1a48_clock_0, , , NG1_ram_block1a48_clock_enable_0);
NG1_ram_block1a48_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a48_PORT_A_address_reg = DFFE(NG1_ram_block1a48_PORT_A_address, NG1_ram_block1a48_clock_0, , , NG1_ram_block1a48_clock_enable_0);
NG1_ram_block1a48_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a48_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a48_PORT_A_write_enable, NG1_ram_block1a48_clock_0, , , NG1_ram_block1a48_clock_enable_0);
NG1_ram_block1a48_PORT_A_read_enable = FC1L2;
NG1_ram_block1a48_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a48_PORT_A_read_enable, NG1_ram_block1a48_clock_0, , , NG1_ram_block1a48_clock_enable_0);
NG1_ram_block1a48_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a48_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a48_PORT_A_byte_mask, NG1_ram_block1a48_clock_0, , , NG1_ram_block1a48_clock_enable_0);
NG1_ram_block1a48_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a48_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a48_PORT_A_data_out = MEMORY(NG1_ram_block1a48_PORT_A_data_in_reg, , NG1_ram_block1a48_PORT_A_address_reg, , NG1_ram_block1a48_PORT_A_write_enable_reg, NG1_ram_block1a48_PORT_A_read_enable_reg, , , NG1_ram_block1a48_PORT_A_byte_mask_reg, , NG1_ram_block1a48_clock_0, , NG1_ram_block1a48_clock_enable_0, , , , , );
NG1_ram_block1a48 = NG1_ram_block1a48_PORT_A_data_out[0];


--NG1_ram_block1a16 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a16
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a16_PORT_A_data_in = FE2L33;
NG1_ram_block1a16_PORT_A_data_in_reg = DFFE(NG1_ram_block1a16_PORT_A_data_in, NG1_ram_block1a16_clock_0, , , NG1_ram_block1a16_clock_enable_0);
NG1_ram_block1a16_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a16_PORT_A_address_reg = DFFE(NG1_ram_block1a16_PORT_A_address, NG1_ram_block1a16_clock_0, , , NG1_ram_block1a16_clock_enable_0);
NG1_ram_block1a16_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a16_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a16_PORT_A_write_enable, NG1_ram_block1a16_clock_0, , , NG1_ram_block1a16_clock_enable_0);
NG1_ram_block1a16_PORT_A_read_enable = FC1L2;
NG1_ram_block1a16_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a16_PORT_A_read_enable, NG1_ram_block1a16_clock_0, , , NG1_ram_block1a16_clock_enable_0);
NG1_ram_block1a16_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a16_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a16_PORT_A_byte_mask, NG1_ram_block1a16_clock_0, , , NG1_ram_block1a16_clock_enable_0);
NG1_ram_block1a16_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a16_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a16_PORT_A_data_out = MEMORY(NG1_ram_block1a16_PORT_A_data_in_reg, , NG1_ram_block1a16_PORT_A_address_reg, , NG1_ram_block1a16_PORT_A_write_enable_reg, NG1_ram_block1a16_PORT_A_read_enable_reg, , , NG1_ram_block1a16_PORT_A_byte_mask_reg, , NG1_ram_block1a16_clock_0, , NG1_ram_block1a16_clock_enable_0, , , , , );
NG1_ram_block1a16 = NG1_ram_block1a16_PORT_A_data_out[0];


--NG1_ram_block1a41 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a41
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a41_PORT_A_data_in = FE2L34;
NG1_ram_block1a41_PORT_A_data_in_reg = DFFE(NG1_ram_block1a41_PORT_A_data_in, NG1_ram_block1a41_clock_0, , , NG1_ram_block1a41_clock_enable_0);
NG1_ram_block1a41_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a41_PORT_A_address_reg = DFFE(NG1_ram_block1a41_PORT_A_address, NG1_ram_block1a41_clock_0, , , NG1_ram_block1a41_clock_enable_0);
NG1_ram_block1a41_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a41_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a41_PORT_A_write_enable, NG1_ram_block1a41_clock_0, , , NG1_ram_block1a41_clock_enable_0);
NG1_ram_block1a41_PORT_A_read_enable = FC1L2;
NG1_ram_block1a41_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a41_PORT_A_read_enable, NG1_ram_block1a41_clock_0, , , NG1_ram_block1a41_clock_enable_0);
NG1_ram_block1a41_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a41_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a41_PORT_A_byte_mask, NG1_ram_block1a41_clock_0, , , NG1_ram_block1a41_clock_enable_0);
NG1_ram_block1a41_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a41_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a41_PORT_A_data_out = MEMORY(NG1_ram_block1a41_PORT_A_data_in_reg, , NG1_ram_block1a41_PORT_A_address_reg, , NG1_ram_block1a41_PORT_A_write_enable_reg, NG1_ram_block1a41_PORT_A_read_enable_reg, , , NG1_ram_block1a41_PORT_A_byte_mask_reg, , NG1_ram_block1a41_clock_0, , NG1_ram_block1a41_clock_enable_0, , , , , );
NG1_ram_block1a41 = NG1_ram_block1a41_PORT_A_data_out[0];


--NG1_ram_block1a9 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a9_PORT_A_data_in = FE2L34;
NG1_ram_block1a9_PORT_A_data_in_reg = DFFE(NG1_ram_block1a9_PORT_A_data_in, NG1_ram_block1a9_clock_0, , , NG1_ram_block1a9_clock_enable_0);
NG1_ram_block1a9_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a9_PORT_A_address_reg = DFFE(NG1_ram_block1a9_PORT_A_address, NG1_ram_block1a9_clock_0, , , NG1_ram_block1a9_clock_enable_0);
NG1_ram_block1a9_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a9_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a9_PORT_A_write_enable, NG1_ram_block1a9_clock_0, , , NG1_ram_block1a9_clock_enable_0);
NG1_ram_block1a9_PORT_A_read_enable = FC1L2;
NG1_ram_block1a9_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a9_PORT_A_read_enable, NG1_ram_block1a9_clock_0, , , NG1_ram_block1a9_clock_enable_0);
NG1_ram_block1a9_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a9_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a9_PORT_A_byte_mask, NG1_ram_block1a9_clock_0, , , NG1_ram_block1a9_clock_enable_0);
NG1_ram_block1a9_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a9_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a9_PORT_A_data_out = MEMORY(NG1_ram_block1a9_PORT_A_data_in_reg, , NG1_ram_block1a9_PORT_A_address_reg, , NG1_ram_block1a9_PORT_A_write_enable_reg, NG1_ram_block1a9_PORT_A_read_enable_reg, , , NG1_ram_block1a9_PORT_A_byte_mask_reg, , NG1_ram_block1a9_clock_0, , NG1_ram_block1a9_clock_enable_0, , , , , );
NG1_ram_block1a9 = NG1_ram_block1a9_PORT_A_data_out[0];


--HF1_D_iw[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

HF1_D_iw[31] = DFFEAS(HF1L662, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  , HF1L1081,  );


--NG1_ram_block1a58 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a58
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a58_PORT_A_data_in = FE2L35;
NG1_ram_block1a58_PORT_A_data_in_reg = DFFE(NG1_ram_block1a58_PORT_A_data_in, NG1_ram_block1a58_clock_0, , , NG1_ram_block1a58_clock_enable_0);
NG1_ram_block1a58_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a58_PORT_A_address_reg = DFFE(NG1_ram_block1a58_PORT_A_address, NG1_ram_block1a58_clock_0, , , NG1_ram_block1a58_clock_enable_0);
NG1_ram_block1a58_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a58_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a58_PORT_A_write_enable, NG1_ram_block1a58_clock_0, , , NG1_ram_block1a58_clock_enable_0);
NG1_ram_block1a58_PORT_A_read_enable = FC1L2;
NG1_ram_block1a58_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a58_PORT_A_read_enable, NG1_ram_block1a58_clock_0, , , NG1_ram_block1a58_clock_enable_0);
NG1_ram_block1a58_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a58_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a58_PORT_A_byte_mask, NG1_ram_block1a58_clock_0, , , NG1_ram_block1a58_clock_enable_0);
NG1_ram_block1a58_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a58_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a58_PORT_A_data_out = MEMORY(NG1_ram_block1a58_PORT_A_data_in_reg, , NG1_ram_block1a58_PORT_A_address_reg, , NG1_ram_block1a58_PORT_A_write_enable_reg, NG1_ram_block1a58_PORT_A_read_enable_reg, , , NG1_ram_block1a58_PORT_A_byte_mask_reg, , NG1_ram_block1a58_clock_0, , NG1_ram_block1a58_clock_enable_0, , , , , );
NG1_ram_block1a58 = NG1_ram_block1a58_PORT_A_data_out[0];


--NG1_ram_block1a26 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a26
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a26_PORT_A_data_in = FE2L35;
NG1_ram_block1a26_PORT_A_data_in_reg = DFFE(NG1_ram_block1a26_PORT_A_data_in, NG1_ram_block1a26_clock_0, , , NG1_ram_block1a26_clock_enable_0);
NG1_ram_block1a26_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a26_PORT_A_address_reg = DFFE(NG1_ram_block1a26_PORT_A_address, NG1_ram_block1a26_clock_0, , , NG1_ram_block1a26_clock_enable_0);
NG1_ram_block1a26_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a26_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a26_PORT_A_write_enable, NG1_ram_block1a26_clock_0, , , NG1_ram_block1a26_clock_enable_0);
NG1_ram_block1a26_PORT_A_read_enable = FC1L2;
NG1_ram_block1a26_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a26_PORT_A_read_enable, NG1_ram_block1a26_clock_0, , , NG1_ram_block1a26_clock_enable_0);
NG1_ram_block1a26_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a26_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a26_PORT_A_byte_mask, NG1_ram_block1a26_clock_0, , , NG1_ram_block1a26_clock_enable_0);
NG1_ram_block1a26_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a26_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a26_PORT_A_data_out = MEMORY(NG1_ram_block1a26_PORT_A_data_in_reg, , NG1_ram_block1a26_PORT_A_address_reg, , NG1_ram_block1a26_PORT_A_write_enable_reg, NG1_ram_block1a26_PORT_A_read_enable_reg, , , NG1_ram_block1a26_PORT_A_byte_mask_reg, , NG1_ram_block1a26_clock_0, , NG1_ram_block1a26_clock_enable_0, , , , , );
NG1_ram_block1a26 = NG1_ram_block1a26_PORT_A_data_out[0];


--NG1_ram_block1a53 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a53
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a53_PORT_A_data_in = FE2L36;
NG1_ram_block1a53_PORT_A_data_in_reg = DFFE(NG1_ram_block1a53_PORT_A_data_in, NG1_ram_block1a53_clock_0, , , NG1_ram_block1a53_clock_enable_0);
NG1_ram_block1a53_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a53_PORT_A_address_reg = DFFE(NG1_ram_block1a53_PORT_A_address, NG1_ram_block1a53_clock_0, , , NG1_ram_block1a53_clock_enable_0);
NG1_ram_block1a53_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a53_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a53_PORT_A_write_enable, NG1_ram_block1a53_clock_0, , , NG1_ram_block1a53_clock_enable_0);
NG1_ram_block1a53_PORT_A_read_enable = FC1L2;
NG1_ram_block1a53_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a53_PORT_A_read_enable, NG1_ram_block1a53_clock_0, , , NG1_ram_block1a53_clock_enable_0);
NG1_ram_block1a53_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a53_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a53_PORT_A_byte_mask, NG1_ram_block1a53_clock_0, , , NG1_ram_block1a53_clock_enable_0);
NG1_ram_block1a53_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a53_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a53_PORT_A_data_out = MEMORY(NG1_ram_block1a53_PORT_A_data_in_reg, , NG1_ram_block1a53_PORT_A_address_reg, , NG1_ram_block1a53_PORT_A_write_enable_reg, NG1_ram_block1a53_PORT_A_read_enable_reg, , , NG1_ram_block1a53_PORT_A_byte_mask_reg, , NG1_ram_block1a53_clock_0, , NG1_ram_block1a53_clock_enable_0, , , , , );
NG1_ram_block1a53 = NG1_ram_block1a53_PORT_A_data_out[0];


--NG1_ram_block1a21 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a21
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a21_PORT_A_data_in = FE2L36;
NG1_ram_block1a21_PORT_A_data_in_reg = DFFE(NG1_ram_block1a21_PORT_A_data_in, NG1_ram_block1a21_clock_0, , , NG1_ram_block1a21_clock_enable_0);
NG1_ram_block1a21_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a21_PORT_A_address_reg = DFFE(NG1_ram_block1a21_PORT_A_address, NG1_ram_block1a21_clock_0, , , NG1_ram_block1a21_clock_enable_0);
NG1_ram_block1a21_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a21_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a21_PORT_A_write_enable, NG1_ram_block1a21_clock_0, , , NG1_ram_block1a21_clock_enable_0);
NG1_ram_block1a21_PORT_A_read_enable = FC1L2;
NG1_ram_block1a21_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a21_PORT_A_read_enable, NG1_ram_block1a21_clock_0, , , NG1_ram_block1a21_clock_enable_0);
NG1_ram_block1a21_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a21_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a21_PORT_A_byte_mask, NG1_ram_block1a21_clock_0, , , NG1_ram_block1a21_clock_enable_0);
NG1_ram_block1a21_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a21_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a21_PORT_A_data_out = MEMORY(NG1_ram_block1a21_PORT_A_data_in_reg, , NG1_ram_block1a21_PORT_A_address_reg, , NG1_ram_block1a21_PORT_A_write_enable_reg, NG1_ram_block1a21_PORT_A_read_enable_reg, , , NG1_ram_block1a21_PORT_A_byte_mask_reg, , NG1_ram_block1a21_clock_0, , NG1_ram_block1a21_clock_enable_0, , , , , );
NG1_ram_block1a21 = NG1_ram_block1a21_PORT_A_data_out[0];


--NG1_ram_block1a59 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a59
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a59_PORT_A_data_in = FE2L37;
NG1_ram_block1a59_PORT_A_data_in_reg = DFFE(NG1_ram_block1a59_PORT_A_data_in, NG1_ram_block1a59_clock_0, , , NG1_ram_block1a59_clock_enable_0);
NG1_ram_block1a59_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a59_PORT_A_address_reg = DFFE(NG1_ram_block1a59_PORT_A_address, NG1_ram_block1a59_clock_0, , , NG1_ram_block1a59_clock_enable_0);
NG1_ram_block1a59_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a59_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a59_PORT_A_write_enable, NG1_ram_block1a59_clock_0, , , NG1_ram_block1a59_clock_enable_0);
NG1_ram_block1a59_PORT_A_read_enable = FC1L2;
NG1_ram_block1a59_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a59_PORT_A_read_enable, NG1_ram_block1a59_clock_0, , , NG1_ram_block1a59_clock_enable_0);
NG1_ram_block1a59_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a59_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a59_PORT_A_byte_mask, NG1_ram_block1a59_clock_0, , , NG1_ram_block1a59_clock_enable_0);
NG1_ram_block1a59_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a59_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a59_PORT_A_data_out = MEMORY(NG1_ram_block1a59_PORT_A_data_in_reg, , NG1_ram_block1a59_PORT_A_address_reg, , NG1_ram_block1a59_PORT_A_write_enable_reg, NG1_ram_block1a59_PORT_A_read_enable_reg, , , NG1_ram_block1a59_PORT_A_byte_mask_reg, , NG1_ram_block1a59_clock_0, , NG1_ram_block1a59_clock_enable_0, , , , , );
NG1_ram_block1a59 = NG1_ram_block1a59_PORT_A_data_out[0];


--NG1_ram_block1a27 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a27
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a27_PORT_A_data_in = FE2L37;
NG1_ram_block1a27_PORT_A_data_in_reg = DFFE(NG1_ram_block1a27_PORT_A_data_in, NG1_ram_block1a27_clock_0, , , NG1_ram_block1a27_clock_enable_0);
NG1_ram_block1a27_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a27_PORT_A_address_reg = DFFE(NG1_ram_block1a27_PORT_A_address, NG1_ram_block1a27_clock_0, , , NG1_ram_block1a27_clock_enable_0);
NG1_ram_block1a27_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a27_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a27_PORT_A_write_enable, NG1_ram_block1a27_clock_0, , , NG1_ram_block1a27_clock_enable_0);
NG1_ram_block1a27_PORT_A_read_enable = FC1L2;
NG1_ram_block1a27_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a27_PORT_A_read_enable, NG1_ram_block1a27_clock_0, , , NG1_ram_block1a27_clock_enable_0);
NG1_ram_block1a27_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a27_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a27_PORT_A_byte_mask, NG1_ram_block1a27_clock_0, , , NG1_ram_block1a27_clock_enable_0);
NG1_ram_block1a27_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a27_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a27_PORT_A_data_out = MEMORY(NG1_ram_block1a27_PORT_A_data_in_reg, , NG1_ram_block1a27_PORT_A_address_reg, , NG1_ram_block1a27_PORT_A_write_enable_reg, NG1_ram_block1a27_PORT_A_read_enable_reg, , , NG1_ram_block1a27_PORT_A_byte_mask_reg, , NG1_ram_block1a27_clock_0, , NG1_ram_block1a27_clock_enable_0, , , , , );
NG1_ram_block1a27 = NG1_ram_block1a27_PORT_A_data_out[0];


--NG1_ram_block1a60 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a60
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a60_PORT_A_data_in = FE2L38;
NG1_ram_block1a60_PORT_A_data_in_reg = DFFE(NG1_ram_block1a60_PORT_A_data_in, NG1_ram_block1a60_clock_0, , , NG1_ram_block1a60_clock_enable_0);
NG1_ram_block1a60_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a60_PORT_A_address_reg = DFFE(NG1_ram_block1a60_PORT_A_address, NG1_ram_block1a60_clock_0, , , NG1_ram_block1a60_clock_enable_0);
NG1_ram_block1a60_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a60_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a60_PORT_A_write_enable, NG1_ram_block1a60_clock_0, , , NG1_ram_block1a60_clock_enable_0);
NG1_ram_block1a60_PORT_A_read_enable = FC1L2;
NG1_ram_block1a60_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a60_PORT_A_read_enable, NG1_ram_block1a60_clock_0, , , NG1_ram_block1a60_clock_enable_0);
NG1_ram_block1a60_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a60_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a60_PORT_A_byte_mask, NG1_ram_block1a60_clock_0, , , NG1_ram_block1a60_clock_enable_0);
NG1_ram_block1a60_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a60_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a60_PORT_A_data_out = MEMORY(NG1_ram_block1a60_PORT_A_data_in_reg, , NG1_ram_block1a60_PORT_A_address_reg, , NG1_ram_block1a60_PORT_A_write_enable_reg, NG1_ram_block1a60_PORT_A_read_enable_reg, , , NG1_ram_block1a60_PORT_A_byte_mask_reg, , NG1_ram_block1a60_clock_0, , NG1_ram_block1a60_clock_enable_0, , , , , );
NG1_ram_block1a60 = NG1_ram_block1a60_PORT_A_data_out[0];


--NG1_ram_block1a28 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a28
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a28_PORT_A_data_in = FE2L38;
NG1_ram_block1a28_PORT_A_data_in_reg = DFFE(NG1_ram_block1a28_PORT_A_data_in, NG1_ram_block1a28_clock_0, , , NG1_ram_block1a28_clock_enable_0);
NG1_ram_block1a28_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a28_PORT_A_address_reg = DFFE(NG1_ram_block1a28_PORT_A_address, NG1_ram_block1a28_clock_0, , , NG1_ram_block1a28_clock_enable_0);
NG1_ram_block1a28_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a28_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a28_PORT_A_write_enable, NG1_ram_block1a28_clock_0, , , NG1_ram_block1a28_clock_enable_0);
NG1_ram_block1a28_PORT_A_read_enable = FC1L2;
NG1_ram_block1a28_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a28_PORT_A_read_enable, NG1_ram_block1a28_clock_0, , , NG1_ram_block1a28_clock_enable_0);
NG1_ram_block1a28_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a28_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a28_PORT_A_byte_mask, NG1_ram_block1a28_clock_0, , , NG1_ram_block1a28_clock_enable_0);
NG1_ram_block1a28_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a28_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a28_PORT_A_data_out = MEMORY(NG1_ram_block1a28_PORT_A_data_in_reg, , NG1_ram_block1a28_PORT_A_address_reg, , NG1_ram_block1a28_PORT_A_write_enable_reg, NG1_ram_block1a28_PORT_A_read_enable_reg, , , NG1_ram_block1a28_PORT_A_byte_mask_reg, , NG1_ram_block1a28_clock_0, , NG1_ram_block1a28_clock_enable_0, , , , , );
NG1_ram_block1a28 = NG1_ram_block1a28_PORT_A_data_out[0];


--HF1_av_ld_byte3_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

HF1_av_ld_byte3_data[0] = DFFEAS(SE1L86, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--NG1_ram_block1a61 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a61
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a61_PORT_A_data_in = FE2L39;
NG1_ram_block1a61_PORT_A_data_in_reg = DFFE(NG1_ram_block1a61_PORT_A_data_in, NG1_ram_block1a61_clock_0, , , NG1_ram_block1a61_clock_enable_0);
NG1_ram_block1a61_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a61_PORT_A_address_reg = DFFE(NG1_ram_block1a61_PORT_A_address, NG1_ram_block1a61_clock_0, , , NG1_ram_block1a61_clock_enable_0);
NG1_ram_block1a61_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a61_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a61_PORT_A_write_enable, NG1_ram_block1a61_clock_0, , , NG1_ram_block1a61_clock_enable_0);
NG1_ram_block1a61_PORT_A_read_enable = FC1L2;
NG1_ram_block1a61_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a61_PORT_A_read_enable, NG1_ram_block1a61_clock_0, , , NG1_ram_block1a61_clock_enable_0);
NG1_ram_block1a61_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a61_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a61_PORT_A_byte_mask, NG1_ram_block1a61_clock_0, , , NG1_ram_block1a61_clock_enable_0);
NG1_ram_block1a61_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a61_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a61_PORT_A_data_out = MEMORY(NG1_ram_block1a61_PORT_A_data_in_reg, , NG1_ram_block1a61_PORT_A_address_reg, , NG1_ram_block1a61_PORT_A_write_enable_reg, NG1_ram_block1a61_PORT_A_read_enable_reg, , , NG1_ram_block1a61_PORT_A_byte_mask_reg, , NG1_ram_block1a61_clock_0, , NG1_ram_block1a61_clock_enable_0, , , , , );
NG1_ram_block1a61 = NG1_ram_block1a61_PORT_A_data_out[0];


--NG1_ram_block1a29 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a29
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a29_PORT_A_data_in = FE2L39;
NG1_ram_block1a29_PORT_A_data_in_reg = DFFE(NG1_ram_block1a29_PORT_A_data_in, NG1_ram_block1a29_clock_0, , , NG1_ram_block1a29_clock_enable_0);
NG1_ram_block1a29_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a29_PORT_A_address_reg = DFFE(NG1_ram_block1a29_PORT_A_address, NG1_ram_block1a29_clock_0, , , NG1_ram_block1a29_clock_enable_0);
NG1_ram_block1a29_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a29_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a29_PORT_A_write_enable, NG1_ram_block1a29_clock_0, , , NG1_ram_block1a29_clock_enable_0);
NG1_ram_block1a29_PORT_A_read_enable = FC1L2;
NG1_ram_block1a29_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a29_PORT_A_read_enable, NG1_ram_block1a29_clock_0, , , NG1_ram_block1a29_clock_enable_0);
NG1_ram_block1a29_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a29_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a29_PORT_A_byte_mask, NG1_ram_block1a29_clock_0, , , NG1_ram_block1a29_clock_enable_0);
NG1_ram_block1a29_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a29_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a29_PORT_A_data_out = MEMORY(NG1_ram_block1a29_PORT_A_data_in_reg, , NG1_ram_block1a29_PORT_A_address_reg, , NG1_ram_block1a29_PORT_A_write_enable_reg, NG1_ram_block1a29_PORT_A_read_enable_reg, , , NG1_ram_block1a29_PORT_A_byte_mask_reg, , NG1_ram_block1a29_clock_0, , NG1_ram_block1a29_clock_enable_0, , , , , );
NG1_ram_block1a29 = NG1_ram_block1a29_PORT_A_data_out[0];


--HF1_av_ld_byte3_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

HF1_av_ld_byte3_data[1] = DFFEAS(SE1L87, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--HF1_E_shift_rot_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

HF1_E_shift_rot_result[28] = DFFEAS(HF1L502, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[28],  ,  , HF1_E_new_inst);


--NG1_ram_block1a62 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a62
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a62_PORT_A_data_in = FE2L40;
NG1_ram_block1a62_PORT_A_data_in_reg = DFFE(NG1_ram_block1a62_PORT_A_data_in, NG1_ram_block1a62_clock_0, , , NG1_ram_block1a62_clock_enable_0);
NG1_ram_block1a62_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a62_PORT_A_address_reg = DFFE(NG1_ram_block1a62_PORT_A_address, NG1_ram_block1a62_clock_0, , , NG1_ram_block1a62_clock_enable_0);
NG1_ram_block1a62_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a62_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a62_PORT_A_write_enable, NG1_ram_block1a62_clock_0, , , NG1_ram_block1a62_clock_enable_0);
NG1_ram_block1a62_PORT_A_read_enable = FC1L2;
NG1_ram_block1a62_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a62_PORT_A_read_enable, NG1_ram_block1a62_clock_0, , , NG1_ram_block1a62_clock_enable_0);
NG1_ram_block1a62_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a62_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a62_PORT_A_byte_mask, NG1_ram_block1a62_clock_0, , , NG1_ram_block1a62_clock_enable_0);
NG1_ram_block1a62_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a62_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a62_PORT_A_data_out = MEMORY(NG1_ram_block1a62_PORT_A_data_in_reg, , NG1_ram_block1a62_PORT_A_address_reg, , NG1_ram_block1a62_PORT_A_write_enable_reg, NG1_ram_block1a62_PORT_A_read_enable_reg, , , NG1_ram_block1a62_PORT_A_byte_mask_reg, , NG1_ram_block1a62_clock_0, , NG1_ram_block1a62_clock_enable_0, , , , , );
NG1_ram_block1a62 = NG1_ram_block1a62_PORT_A_data_out[0];


--NG1_ram_block1a30 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a30
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a30_PORT_A_data_in = FE2L40;
NG1_ram_block1a30_PORT_A_data_in_reg = DFFE(NG1_ram_block1a30_PORT_A_data_in, NG1_ram_block1a30_clock_0, , , NG1_ram_block1a30_clock_enable_0);
NG1_ram_block1a30_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a30_PORT_A_address_reg = DFFE(NG1_ram_block1a30_PORT_A_address, NG1_ram_block1a30_clock_0, , , NG1_ram_block1a30_clock_enable_0);
NG1_ram_block1a30_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a30_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a30_PORT_A_write_enable, NG1_ram_block1a30_clock_0, , , NG1_ram_block1a30_clock_enable_0);
NG1_ram_block1a30_PORT_A_read_enable = FC1L2;
NG1_ram_block1a30_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a30_PORT_A_read_enable, NG1_ram_block1a30_clock_0, , , NG1_ram_block1a30_clock_enable_0);
NG1_ram_block1a30_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a30_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a30_PORT_A_byte_mask, NG1_ram_block1a30_clock_0, , , NG1_ram_block1a30_clock_enable_0);
NG1_ram_block1a30_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a30_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a30_PORT_A_data_out = MEMORY(NG1_ram_block1a30_PORT_A_data_in_reg, , NG1_ram_block1a30_PORT_A_address_reg, , NG1_ram_block1a30_PORT_A_write_enable_reg, NG1_ram_block1a30_PORT_A_read_enable_reg, , , NG1_ram_block1a30_PORT_A_byte_mask_reg, , NG1_ram_block1a30_clock_0, , NG1_ram_block1a30_clock_enable_0, , , , , );
NG1_ram_block1a30 = NG1_ram_block1a30_PORT_A_data_out[0];


--HF1_av_ld_byte3_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

HF1_av_ld_byte3_data[2] = DFFEAS(SE1L88, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--NG1_ram_block1a40 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a40
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a40_PORT_A_data_in = FE2L41;
NG1_ram_block1a40_PORT_A_data_in_reg = DFFE(NG1_ram_block1a40_PORT_A_data_in, NG1_ram_block1a40_clock_0, , , NG1_ram_block1a40_clock_enable_0);
NG1_ram_block1a40_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a40_PORT_A_address_reg = DFFE(NG1_ram_block1a40_PORT_A_address, NG1_ram_block1a40_clock_0, , , NG1_ram_block1a40_clock_enable_0);
NG1_ram_block1a40_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a40_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a40_PORT_A_write_enable, NG1_ram_block1a40_clock_0, , , NG1_ram_block1a40_clock_enable_0);
NG1_ram_block1a40_PORT_A_read_enable = FC1L2;
NG1_ram_block1a40_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a40_PORT_A_read_enable, NG1_ram_block1a40_clock_0, , , NG1_ram_block1a40_clock_enable_0);
NG1_ram_block1a40_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a40_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a40_PORT_A_byte_mask, NG1_ram_block1a40_clock_0, , , NG1_ram_block1a40_clock_enable_0);
NG1_ram_block1a40_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a40_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a40_PORT_A_data_out = MEMORY(NG1_ram_block1a40_PORT_A_data_in_reg, , NG1_ram_block1a40_PORT_A_address_reg, , NG1_ram_block1a40_PORT_A_write_enable_reg, NG1_ram_block1a40_PORT_A_read_enable_reg, , , NG1_ram_block1a40_PORT_A_byte_mask_reg, , NG1_ram_block1a40_clock_0, , NG1_ram_block1a40_clock_enable_0, , , , , );
NG1_ram_block1a40 = NG1_ram_block1a40_PORT_A_data_out[0];


--NG1_ram_block1a8 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a8_PORT_A_data_in = FE2L41;
NG1_ram_block1a8_PORT_A_data_in_reg = DFFE(NG1_ram_block1a8_PORT_A_data_in, NG1_ram_block1a8_clock_0, , , NG1_ram_block1a8_clock_enable_0);
NG1_ram_block1a8_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a8_PORT_A_address_reg = DFFE(NG1_ram_block1a8_PORT_A_address, NG1_ram_block1a8_clock_0, , , NG1_ram_block1a8_clock_enable_0);
NG1_ram_block1a8_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a8_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a8_PORT_A_write_enable, NG1_ram_block1a8_clock_0, , , NG1_ram_block1a8_clock_enable_0);
NG1_ram_block1a8_PORT_A_read_enable = FC1L2;
NG1_ram_block1a8_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a8_PORT_A_read_enable, NG1_ram_block1a8_clock_0, , , NG1_ram_block1a8_clock_enable_0);
NG1_ram_block1a8_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a8_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a8_PORT_A_byte_mask, NG1_ram_block1a8_clock_0, , , NG1_ram_block1a8_clock_enable_0);
NG1_ram_block1a8_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a8_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a8_PORT_A_data_out = MEMORY(NG1_ram_block1a8_PORT_A_data_in_reg, , NG1_ram_block1a8_PORT_A_address_reg, , NG1_ram_block1a8_PORT_A_write_enable_reg, NG1_ram_block1a8_PORT_A_read_enable_reg, , , NG1_ram_block1a8_PORT_A_byte_mask_reg, , NG1_ram_block1a8_clock_0, , NG1_ram_block1a8_clock_enable_0, , , , , );
NG1_ram_block1a8 = NG1_ram_block1a8_PORT_A_data_out[0];


--NG1_ram_block1a54 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a54
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a54_PORT_A_data_in = FE2L42;
NG1_ram_block1a54_PORT_A_data_in_reg = DFFE(NG1_ram_block1a54_PORT_A_data_in, NG1_ram_block1a54_clock_0, , , NG1_ram_block1a54_clock_enable_0);
NG1_ram_block1a54_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a54_PORT_A_address_reg = DFFE(NG1_ram_block1a54_PORT_A_address, NG1_ram_block1a54_clock_0, , , NG1_ram_block1a54_clock_enable_0);
NG1_ram_block1a54_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a54_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a54_PORT_A_write_enable, NG1_ram_block1a54_clock_0, , , NG1_ram_block1a54_clock_enable_0);
NG1_ram_block1a54_PORT_A_read_enable = FC1L2;
NG1_ram_block1a54_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a54_PORT_A_read_enable, NG1_ram_block1a54_clock_0, , , NG1_ram_block1a54_clock_enable_0);
NG1_ram_block1a54_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a54_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a54_PORT_A_byte_mask, NG1_ram_block1a54_clock_0, , , NG1_ram_block1a54_clock_enable_0);
NG1_ram_block1a54_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a54_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a54_PORT_A_data_out = MEMORY(NG1_ram_block1a54_PORT_A_data_in_reg, , NG1_ram_block1a54_PORT_A_address_reg, , NG1_ram_block1a54_PORT_A_write_enable_reg, NG1_ram_block1a54_PORT_A_read_enable_reg, , , NG1_ram_block1a54_PORT_A_byte_mask_reg, , NG1_ram_block1a54_clock_0, , NG1_ram_block1a54_clock_enable_0, , , , , );
NG1_ram_block1a54 = NG1_ram_block1a54_PORT_A_data_out[0];


--NG1_ram_block1a22 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a22
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a22_PORT_A_data_in = FE2L42;
NG1_ram_block1a22_PORT_A_data_in_reg = DFFE(NG1_ram_block1a22_PORT_A_data_in, NG1_ram_block1a22_clock_0, , , NG1_ram_block1a22_clock_enable_0);
NG1_ram_block1a22_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a22_PORT_A_address_reg = DFFE(NG1_ram_block1a22_PORT_A_address, NG1_ram_block1a22_clock_0, , , NG1_ram_block1a22_clock_enable_0);
NG1_ram_block1a22_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a22_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a22_PORT_A_write_enable, NG1_ram_block1a22_clock_0, , , NG1_ram_block1a22_clock_enable_0);
NG1_ram_block1a22_PORT_A_read_enable = FC1L2;
NG1_ram_block1a22_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a22_PORT_A_read_enable, NG1_ram_block1a22_clock_0, , , NG1_ram_block1a22_clock_enable_0);
NG1_ram_block1a22_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a22_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a22_PORT_A_byte_mask, NG1_ram_block1a22_clock_0, , , NG1_ram_block1a22_clock_enable_0);
NG1_ram_block1a22_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a22_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a22_PORT_A_data_out = MEMORY(NG1_ram_block1a22_PORT_A_data_in_reg, , NG1_ram_block1a22_PORT_A_address_reg, , NG1_ram_block1a22_PORT_A_write_enable_reg, NG1_ram_block1a22_PORT_A_read_enable_reg, , , NG1_ram_block1a22_PORT_A_byte_mask_reg, , NG1_ram_block1a22_clock_0, , NG1_ram_block1a22_clock_enable_0, , , , , );
NG1_ram_block1a22 = NG1_ram_block1a22_PORT_A_data_out[0];


--NG1_ram_block1a55 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a55
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a55_PORT_A_data_in = FE2L43;
NG1_ram_block1a55_PORT_A_data_in_reg = DFFE(NG1_ram_block1a55_PORT_A_data_in, NG1_ram_block1a55_clock_0, , , NG1_ram_block1a55_clock_enable_0);
NG1_ram_block1a55_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a55_PORT_A_address_reg = DFFE(NG1_ram_block1a55_PORT_A_address, NG1_ram_block1a55_clock_0, , , NG1_ram_block1a55_clock_enable_0);
NG1_ram_block1a55_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a55_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a55_PORT_A_write_enable, NG1_ram_block1a55_clock_0, , , NG1_ram_block1a55_clock_enable_0);
NG1_ram_block1a55_PORT_A_read_enable = FC1L2;
NG1_ram_block1a55_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a55_PORT_A_read_enable, NG1_ram_block1a55_clock_0, , , NG1_ram_block1a55_clock_enable_0);
NG1_ram_block1a55_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a55_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a55_PORT_A_byte_mask, NG1_ram_block1a55_clock_0, , , NG1_ram_block1a55_clock_enable_0);
NG1_ram_block1a55_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a55_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a55_PORT_A_data_out = MEMORY(NG1_ram_block1a55_PORT_A_data_in_reg, , NG1_ram_block1a55_PORT_A_address_reg, , NG1_ram_block1a55_PORT_A_write_enable_reg, NG1_ram_block1a55_PORT_A_read_enable_reg, , , NG1_ram_block1a55_PORT_A_byte_mask_reg, , NG1_ram_block1a55_clock_0, , NG1_ram_block1a55_clock_enable_0, , , , , );
NG1_ram_block1a55 = NG1_ram_block1a55_PORT_A_data_out[0];


--NG1_ram_block1a23 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a23
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a23_PORT_A_data_in = FE2L43;
NG1_ram_block1a23_PORT_A_data_in_reg = DFFE(NG1_ram_block1a23_PORT_A_data_in, NG1_ram_block1a23_clock_0, , , NG1_ram_block1a23_clock_enable_0);
NG1_ram_block1a23_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a23_PORT_A_address_reg = DFFE(NG1_ram_block1a23_PORT_A_address, NG1_ram_block1a23_clock_0, , , NG1_ram_block1a23_clock_enable_0);
NG1_ram_block1a23_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a23_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a23_PORT_A_write_enable, NG1_ram_block1a23_clock_0, , , NG1_ram_block1a23_clock_enable_0);
NG1_ram_block1a23_PORT_A_read_enable = FC1L2;
NG1_ram_block1a23_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a23_PORT_A_read_enable, NG1_ram_block1a23_clock_0, , , NG1_ram_block1a23_clock_enable_0);
NG1_ram_block1a23_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a23_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a23_PORT_A_byte_mask, NG1_ram_block1a23_clock_0, , , NG1_ram_block1a23_clock_enable_0);
NG1_ram_block1a23_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a23_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a23_PORT_A_data_out = MEMORY(NG1_ram_block1a23_PORT_A_data_in_reg, , NG1_ram_block1a23_PORT_A_address_reg, , NG1_ram_block1a23_PORT_A_write_enable_reg, NG1_ram_block1a23_PORT_A_read_enable_reg, , , NG1_ram_block1a23_PORT_A_byte_mask_reg, , NG1_ram_block1a23_clock_0, , NG1_ram_block1a23_clock_enable_0, , , , , );
NG1_ram_block1a23 = NG1_ram_block1a23_PORT_A_data_out[0];


--NG1_ram_block1a42 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a42
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a42_PORT_A_data_in = FE2L44;
NG1_ram_block1a42_PORT_A_data_in_reg = DFFE(NG1_ram_block1a42_PORT_A_data_in, NG1_ram_block1a42_clock_0, , , NG1_ram_block1a42_clock_enable_0);
NG1_ram_block1a42_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a42_PORT_A_address_reg = DFFE(NG1_ram_block1a42_PORT_A_address, NG1_ram_block1a42_clock_0, , , NG1_ram_block1a42_clock_enable_0);
NG1_ram_block1a42_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a42_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a42_PORT_A_write_enable, NG1_ram_block1a42_clock_0, , , NG1_ram_block1a42_clock_enable_0);
NG1_ram_block1a42_PORT_A_read_enable = FC1L2;
NG1_ram_block1a42_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a42_PORT_A_read_enable, NG1_ram_block1a42_clock_0, , , NG1_ram_block1a42_clock_enable_0);
NG1_ram_block1a42_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a42_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a42_PORT_A_byte_mask, NG1_ram_block1a42_clock_0, , , NG1_ram_block1a42_clock_enable_0);
NG1_ram_block1a42_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a42_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a42_PORT_A_data_out = MEMORY(NG1_ram_block1a42_PORT_A_data_in_reg, , NG1_ram_block1a42_PORT_A_address_reg, , NG1_ram_block1a42_PORT_A_write_enable_reg, NG1_ram_block1a42_PORT_A_read_enable_reg, , , NG1_ram_block1a42_PORT_A_byte_mask_reg, , NG1_ram_block1a42_clock_0, , NG1_ram_block1a42_clock_enable_0, , , , , );
NG1_ram_block1a42 = NG1_ram_block1a42_PORT_A_data_out[0];


--NG1_ram_block1a10 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a10_PORT_A_data_in = FE2L44;
NG1_ram_block1a10_PORT_A_data_in_reg = DFFE(NG1_ram_block1a10_PORT_A_data_in, NG1_ram_block1a10_clock_0, , , NG1_ram_block1a10_clock_enable_0);
NG1_ram_block1a10_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a10_PORT_A_address_reg = DFFE(NG1_ram_block1a10_PORT_A_address, NG1_ram_block1a10_clock_0, , , NG1_ram_block1a10_clock_enable_0);
NG1_ram_block1a10_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a10_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a10_PORT_A_write_enable, NG1_ram_block1a10_clock_0, , , NG1_ram_block1a10_clock_enable_0);
NG1_ram_block1a10_PORT_A_read_enable = FC1L2;
NG1_ram_block1a10_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a10_PORT_A_read_enable, NG1_ram_block1a10_clock_0, , , NG1_ram_block1a10_clock_enable_0);
NG1_ram_block1a10_PORT_A_byte_mask = FE2_src_data[33];
NG1_ram_block1a10_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a10_PORT_A_byte_mask, NG1_ram_block1a10_clock_0, , , NG1_ram_block1a10_clock_enable_0);
NG1_ram_block1a10_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a10_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a10_PORT_A_data_out = MEMORY(NG1_ram_block1a10_PORT_A_data_in_reg, , NG1_ram_block1a10_PORT_A_address_reg, , NG1_ram_block1a10_PORT_A_write_enable_reg, NG1_ram_block1a10_PORT_A_read_enable_reg, , , NG1_ram_block1a10_PORT_A_byte_mask_reg, , NG1_ram_block1a10_clock_0, , NG1_ram_block1a10_clock_enable_0, , , , , );
NG1_ram_block1a10 = NG1_ram_block1a10_PORT_A_data_out[0];


--NG1_ram_block1a56 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a56
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a56_PORT_A_data_in = FE2L45;
NG1_ram_block1a56_PORT_A_data_in_reg = DFFE(NG1_ram_block1a56_PORT_A_data_in, NG1_ram_block1a56_clock_0, , , NG1_ram_block1a56_clock_enable_0);
NG1_ram_block1a56_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a56_PORT_A_address_reg = DFFE(NG1_ram_block1a56_PORT_A_address, NG1_ram_block1a56_clock_0, , , NG1_ram_block1a56_clock_enable_0);
NG1_ram_block1a56_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a56_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a56_PORT_A_write_enable, NG1_ram_block1a56_clock_0, , , NG1_ram_block1a56_clock_enable_0);
NG1_ram_block1a56_PORT_A_read_enable = FC1L2;
NG1_ram_block1a56_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a56_PORT_A_read_enable, NG1_ram_block1a56_clock_0, , , NG1_ram_block1a56_clock_enable_0);
NG1_ram_block1a56_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a56_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a56_PORT_A_byte_mask, NG1_ram_block1a56_clock_0, , , NG1_ram_block1a56_clock_enable_0);
NG1_ram_block1a56_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a56_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a56_PORT_A_data_out = MEMORY(NG1_ram_block1a56_PORT_A_data_in_reg, , NG1_ram_block1a56_PORT_A_address_reg, , NG1_ram_block1a56_PORT_A_write_enable_reg, NG1_ram_block1a56_PORT_A_read_enable_reg, , , NG1_ram_block1a56_PORT_A_byte_mask_reg, , NG1_ram_block1a56_clock_0, , NG1_ram_block1a56_clock_enable_0, , , , , );
NG1_ram_block1a56 = NG1_ram_block1a56_PORT_A_data_out[0];


--NG1_ram_block1a24 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a24
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a24_PORT_A_data_in = FE2L45;
NG1_ram_block1a24_PORT_A_data_in_reg = DFFE(NG1_ram_block1a24_PORT_A_data_in, NG1_ram_block1a24_clock_0, , , NG1_ram_block1a24_clock_enable_0);
NG1_ram_block1a24_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a24_PORT_A_address_reg = DFFE(NG1_ram_block1a24_PORT_A_address, NG1_ram_block1a24_clock_0, , , NG1_ram_block1a24_clock_enable_0);
NG1_ram_block1a24_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a24_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a24_PORT_A_write_enable, NG1_ram_block1a24_clock_0, , , NG1_ram_block1a24_clock_enable_0);
NG1_ram_block1a24_PORT_A_read_enable = FC1L2;
NG1_ram_block1a24_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a24_PORT_A_read_enable, NG1_ram_block1a24_clock_0, , , NG1_ram_block1a24_clock_enable_0);
NG1_ram_block1a24_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a24_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a24_PORT_A_byte_mask, NG1_ram_block1a24_clock_0, , , NG1_ram_block1a24_clock_enable_0);
NG1_ram_block1a24_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a24_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a24_PORT_A_data_out = MEMORY(NG1_ram_block1a24_PORT_A_data_in_reg, , NG1_ram_block1a24_PORT_A_address_reg, , NG1_ram_block1a24_PORT_A_write_enable_reg, NG1_ram_block1a24_PORT_A_read_enable_reg, , , NG1_ram_block1a24_PORT_A_byte_mask_reg, , NG1_ram_block1a24_clock_0, , NG1_ram_block1a24_clock_enable_0, , , , , );
NG1_ram_block1a24 = NG1_ram_block1a24_PORT_A_data_out[0];


--NG1_ram_block1a57 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a57
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a57_PORT_A_data_in = FE2L46;
NG1_ram_block1a57_PORT_A_data_in_reg = DFFE(NG1_ram_block1a57_PORT_A_data_in, NG1_ram_block1a57_clock_0, , , NG1_ram_block1a57_clock_enable_0);
NG1_ram_block1a57_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a57_PORT_A_address_reg = DFFE(NG1_ram_block1a57_PORT_A_address, NG1_ram_block1a57_clock_0, , , NG1_ram_block1a57_clock_enable_0);
NG1_ram_block1a57_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a57_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a57_PORT_A_write_enable, NG1_ram_block1a57_clock_0, , , NG1_ram_block1a57_clock_enable_0);
NG1_ram_block1a57_PORT_A_read_enable = FC1L2;
NG1_ram_block1a57_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a57_PORT_A_read_enable, NG1_ram_block1a57_clock_0, , , NG1_ram_block1a57_clock_enable_0);
NG1_ram_block1a57_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a57_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a57_PORT_A_byte_mask, NG1_ram_block1a57_clock_0, , , NG1_ram_block1a57_clock_enable_0);
NG1_ram_block1a57_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a57_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a57_PORT_A_data_out = MEMORY(NG1_ram_block1a57_PORT_A_data_in_reg, , NG1_ram_block1a57_PORT_A_address_reg, , NG1_ram_block1a57_PORT_A_write_enable_reg, NG1_ram_block1a57_PORT_A_read_enable_reg, , , NG1_ram_block1a57_PORT_A_byte_mask_reg, , NG1_ram_block1a57_clock_0, , NG1_ram_block1a57_clock_enable_0, , , , , );
NG1_ram_block1a57 = NG1_ram_block1a57_PORT_A_data_out[0];


--NG1_ram_block1a25 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a25
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a25_PORT_A_data_in = FE2L46;
NG1_ram_block1a25_PORT_A_data_in_reg = DFFE(NG1_ram_block1a25_PORT_A_data_in, NG1_ram_block1a25_clock_0, , , NG1_ram_block1a25_clock_enable_0);
NG1_ram_block1a25_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a25_PORT_A_address_reg = DFFE(NG1_ram_block1a25_PORT_A_address, NG1_ram_block1a25_clock_0, , , NG1_ram_block1a25_clock_enable_0);
NG1_ram_block1a25_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a25_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a25_PORT_A_write_enable, NG1_ram_block1a25_clock_0, , , NG1_ram_block1a25_clock_enable_0);
NG1_ram_block1a25_PORT_A_read_enable = FC1L2;
NG1_ram_block1a25_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a25_PORT_A_read_enable, NG1_ram_block1a25_clock_0, , , NG1_ram_block1a25_clock_enable_0);
NG1_ram_block1a25_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a25_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a25_PORT_A_byte_mask, NG1_ram_block1a25_clock_0, , , NG1_ram_block1a25_clock_enable_0);
NG1_ram_block1a25_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a25_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a25_PORT_A_data_out = MEMORY(NG1_ram_block1a25_PORT_A_data_in_reg, , NG1_ram_block1a25_PORT_A_address_reg, , NG1_ram_block1a25_PORT_A_write_enable_reg, NG1_ram_block1a25_PORT_A_read_enable_reg, , , NG1_ram_block1a25_PORT_A_byte_mask_reg, , NG1_ram_block1a25_clock_0, , NG1_ram_block1a25_clock_enable_0, , , , , );
NG1_ram_block1a25 = NG1_ram_block1a25_PORT_A_data_out[0];


--NG1_ram_block1a49 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a49
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a49_PORT_A_data_in = FE2L47;
NG1_ram_block1a49_PORT_A_data_in_reg = DFFE(NG1_ram_block1a49_PORT_A_data_in, NG1_ram_block1a49_clock_0, , , NG1_ram_block1a49_clock_enable_0);
NG1_ram_block1a49_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a49_PORT_A_address_reg = DFFE(NG1_ram_block1a49_PORT_A_address, NG1_ram_block1a49_clock_0, , , NG1_ram_block1a49_clock_enable_0);
NG1_ram_block1a49_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a49_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a49_PORT_A_write_enable, NG1_ram_block1a49_clock_0, , , NG1_ram_block1a49_clock_enable_0);
NG1_ram_block1a49_PORT_A_read_enable = FC1L2;
NG1_ram_block1a49_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a49_PORT_A_read_enable, NG1_ram_block1a49_clock_0, , , NG1_ram_block1a49_clock_enable_0);
NG1_ram_block1a49_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a49_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a49_PORT_A_byte_mask, NG1_ram_block1a49_clock_0, , , NG1_ram_block1a49_clock_enable_0);
NG1_ram_block1a49_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a49_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a49_PORT_A_data_out = MEMORY(NG1_ram_block1a49_PORT_A_data_in_reg, , NG1_ram_block1a49_PORT_A_address_reg, , NG1_ram_block1a49_PORT_A_write_enable_reg, NG1_ram_block1a49_PORT_A_read_enable_reg, , , NG1_ram_block1a49_PORT_A_byte_mask_reg, , NG1_ram_block1a49_clock_0, , NG1_ram_block1a49_clock_enable_0, , , , , );
NG1_ram_block1a49 = NG1_ram_block1a49_PORT_A_data_out[0];


--NG1_ram_block1a17 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a17
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a17_PORT_A_data_in = FE2L47;
NG1_ram_block1a17_PORT_A_data_in_reg = DFFE(NG1_ram_block1a17_PORT_A_data_in, NG1_ram_block1a17_clock_0, , , NG1_ram_block1a17_clock_enable_0);
NG1_ram_block1a17_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a17_PORT_A_address_reg = DFFE(NG1_ram_block1a17_PORT_A_address, NG1_ram_block1a17_clock_0, , , NG1_ram_block1a17_clock_enable_0);
NG1_ram_block1a17_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a17_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a17_PORT_A_write_enable, NG1_ram_block1a17_clock_0, , , NG1_ram_block1a17_clock_enable_0);
NG1_ram_block1a17_PORT_A_read_enable = FC1L2;
NG1_ram_block1a17_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a17_PORT_A_read_enable, NG1_ram_block1a17_clock_0, , , NG1_ram_block1a17_clock_enable_0);
NG1_ram_block1a17_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a17_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a17_PORT_A_byte_mask, NG1_ram_block1a17_clock_0, , , NG1_ram_block1a17_clock_enable_0);
NG1_ram_block1a17_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a17_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a17_PORT_A_data_out = MEMORY(NG1_ram_block1a17_PORT_A_data_in_reg, , NG1_ram_block1a17_PORT_A_address_reg, , NG1_ram_block1a17_PORT_A_write_enable_reg, NG1_ram_block1a17_PORT_A_read_enable_reg, , , NG1_ram_block1a17_PORT_A_byte_mask_reg, , NG1_ram_block1a17_clock_0, , NG1_ram_block1a17_clock_enable_0, , , , , );
NG1_ram_block1a17 = NG1_ram_block1a17_PORT_A_data_out[0];


--NG1_ram_block1a51 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a51
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a51_PORT_A_data_in = FE2L48;
NG1_ram_block1a51_PORT_A_data_in_reg = DFFE(NG1_ram_block1a51_PORT_A_data_in, NG1_ram_block1a51_clock_0, , , NG1_ram_block1a51_clock_enable_0);
NG1_ram_block1a51_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a51_PORT_A_address_reg = DFFE(NG1_ram_block1a51_PORT_A_address, NG1_ram_block1a51_clock_0, , , NG1_ram_block1a51_clock_enable_0);
NG1_ram_block1a51_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a51_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a51_PORT_A_write_enable, NG1_ram_block1a51_clock_0, , , NG1_ram_block1a51_clock_enable_0);
NG1_ram_block1a51_PORT_A_read_enable = FC1L2;
NG1_ram_block1a51_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a51_PORT_A_read_enable, NG1_ram_block1a51_clock_0, , , NG1_ram_block1a51_clock_enable_0);
NG1_ram_block1a51_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a51_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a51_PORT_A_byte_mask, NG1_ram_block1a51_clock_0, , , NG1_ram_block1a51_clock_enable_0);
NG1_ram_block1a51_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a51_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a51_PORT_A_data_out = MEMORY(NG1_ram_block1a51_PORT_A_data_in_reg, , NG1_ram_block1a51_PORT_A_address_reg, , NG1_ram_block1a51_PORT_A_write_enable_reg, NG1_ram_block1a51_PORT_A_read_enable_reg, , , NG1_ram_block1a51_PORT_A_byte_mask_reg, , NG1_ram_block1a51_clock_0, , NG1_ram_block1a51_clock_enable_0, , , , , );
NG1_ram_block1a51 = NG1_ram_block1a51_PORT_A_data_out[0];


--NG1_ram_block1a19 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a19
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a19_PORT_A_data_in = FE2L48;
NG1_ram_block1a19_PORT_A_data_in_reg = DFFE(NG1_ram_block1a19_PORT_A_data_in, NG1_ram_block1a19_clock_0, , , NG1_ram_block1a19_clock_enable_0);
NG1_ram_block1a19_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a19_PORT_A_address_reg = DFFE(NG1_ram_block1a19_PORT_A_address, NG1_ram_block1a19_clock_0, , , NG1_ram_block1a19_clock_enable_0);
NG1_ram_block1a19_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a19_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a19_PORT_A_write_enable, NG1_ram_block1a19_clock_0, , , NG1_ram_block1a19_clock_enable_0);
NG1_ram_block1a19_PORT_A_read_enable = FC1L2;
NG1_ram_block1a19_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a19_PORT_A_read_enable, NG1_ram_block1a19_clock_0, , , NG1_ram_block1a19_clock_enable_0);
NG1_ram_block1a19_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a19_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a19_PORT_A_byte_mask, NG1_ram_block1a19_clock_0, , , NG1_ram_block1a19_clock_enable_0);
NG1_ram_block1a19_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a19_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a19_PORT_A_data_out = MEMORY(NG1_ram_block1a19_PORT_A_data_in_reg, , NG1_ram_block1a19_PORT_A_address_reg, , NG1_ram_block1a19_PORT_A_write_enable_reg, NG1_ram_block1a19_PORT_A_read_enable_reg, , , NG1_ram_block1a19_PORT_A_byte_mask_reg, , NG1_ram_block1a19_clock_0, , NG1_ram_block1a19_clock_enable_0, , , , , );
NG1_ram_block1a19 = NG1_ram_block1a19_PORT_A_data_out[0];


--NG1_ram_block1a50 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a50
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a50_PORT_A_data_in = FE2L49;
NG1_ram_block1a50_PORT_A_data_in_reg = DFFE(NG1_ram_block1a50_PORT_A_data_in, NG1_ram_block1a50_clock_0, , , NG1_ram_block1a50_clock_enable_0);
NG1_ram_block1a50_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a50_PORT_A_address_reg = DFFE(NG1_ram_block1a50_PORT_A_address, NG1_ram_block1a50_clock_0, , , NG1_ram_block1a50_clock_enable_0);
NG1_ram_block1a50_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a50_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a50_PORT_A_write_enable, NG1_ram_block1a50_clock_0, , , NG1_ram_block1a50_clock_enable_0);
NG1_ram_block1a50_PORT_A_read_enable = FC1L2;
NG1_ram_block1a50_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a50_PORT_A_read_enable, NG1_ram_block1a50_clock_0, , , NG1_ram_block1a50_clock_enable_0);
NG1_ram_block1a50_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a50_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a50_PORT_A_byte_mask, NG1_ram_block1a50_clock_0, , , NG1_ram_block1a50_clock_enable_0);
NG1_ram_block1a50_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a50_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a50_PORT_A_data_out = MEMORY(NG1_ram_block1a50_PORT_A_data_in_reg, , NG1_ram_block1a50_PORT_A_address_reg, , NG1_ram_block1a50_PORT_A_write_enable_reg, NG1_ram_block1a50_PORT_A_read_enable_reg, , , NG1_ram_block1a50_PORT_A_byte_mask_reg, , NG1_ram_block1a50_clock_0, , NG1_ram_block1a50_clock_enable_0, , , , , );
NG1_ram_block1a50 = NG1_ram_block1a50_PORT_A_data_out[0];


--NG1_ram_block1a18 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a18
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a18_PORT_A_data_in = FE2L49;
NG1_ram_block1a18_PORT_A_data_in_reg = DFFE(NG1_ram_block1a18_PORT_A_data_in, NG1_ram_block1a18_clock_0, , , NG1_ram_block1a18_clock_enable_0);
NG1_ram_block1a18_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a18_PORT_A_address_reg = DFFE(NG1_ram_block1a18_PORT_A_address, NG1_ram_block1a18_clock_0, , , NG1_ram_block1a18_clock_enable_0);
NG1_ram_block1a18_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a18_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a18_PORT_A_write_enable, NG1_ram_block1a18_clock_0, , , NG1_ram_block1a18_clock_enable_0);
NG1_ram_block1a18_PORT_A_read_enable = FC1L2;
NG1_ram_block1a18_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a18_PORT_A_read_enable, NG1_ram_block1a18_clock_0, , , NG1_ram_block1a18_clock_enable_0);
NG1_ram_block1a18_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a18_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a18_PORT_A_byte_mask, NG1_ram_block1a18_clock_0, , , NG1_ram_block1a18_clock_enable_0);
NG1_ram_block1a18_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a18_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a18_PORT_A_data_out = MEMORY(NG1_ram_block1a18_PORT_A_data_in_reg, , NG1_ram_block1a18_PORT_A_address_reg, , NG1_ram_block1a18_PORT_A_write_enable_reg, NG1_ram_block1a18_PORT_A_read_enable_reg, , , NG1_ram_block1a18_PORT_A_byte_mask_reg, , NG1_ram_block1a18_clock_0, , NG1_ram_block1a18_clock_enable_0, , , , , );
NG1_ram_block1a18 = NG1_ram_block1a18_PORT_A_data_out[0];


--NG1_ram_block1a52 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a52
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a52_PORT_A_data_in = FE2L50;
NG1_ram_block1a52_PORT_A_data_in_reg = DFFE(NG1_ram_block1a52_PORT_A_data_in, NG1_ram_block1a52_clock_0, , , NG1_ram_block1a52_clock_enable_0);
NG1_ram_block1a52_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a52_PORT_A_address_reg = DFFE(NG1_ram_block1a52_PORT_A_address, NG1_ram_block1a52_clock_0, , , NG1_ram_block1a52_clock_enable_0);
NG1_ram_block1a52_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a52_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a52_PORT_A_write_enable, NG1_ram_block1a52_clock_0, , , NG1_ram_block1a52_clock_enable_0);
NG1_ram_block1a52_PORT_A_read_enable = FC1L2;
NG1_ram_block1a52_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a52_PORT_A_read_enable, NG1_ram_block1a52_clock_0, , , NG1_ram_block1a52_clock_enable_0);
NG1_ram_block1a52_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a52_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a52_PORT_A_byte_mask, NG1_ram_block1a52_clock_0, , , NG1_ram_block1a52_clock_enable_0);
NG1_ram_block1a52_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a52_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a52_PORT_A_data_out = MEMORY(NG1_ram_block1a52_PORT_A_data_in_reg, , NG1_ram_block1a52_PORT_A_address_reg, , NG1_ram_block1a52_PORT_A_write_enable_reg, NG1_ram_block1a52_PORT_A_read_enable_reg, , , NG1_ram_block1a52_PORT_A_byte_mask_reg, , NG1_ram_block1a52_clock_0, , NG1_ram_block1a52_clock_enable_0, , , , , );
NG1_ram_block1a52 = NG1_ram_block1a52_PORT_A_data_out[0];


--NG1_ram_block1a20 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a20
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a20_PORT_A_data_in = FE2L50;
NG1_ram_block1a20_PORT_A_data_in_reg = DFFE(NG1_ram_block1a20_PORT_A_data_in, NG1_ram_block1a20_clock_0, , , NG1_ram_block1a20_clock_enable_0);
NG1_ram_block1a20_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a20_PORT_A_address_reg = DFFE(NG1_ram_block1a20_PORT_A_address, NG1_ram_block1a20_clock_0, , , NG1_ram_block1a20_clock_enable_0);
NG1_ram_block1a20_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a20_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a20_PORT_A_write_enable, NG1_ram_block1a20_clock_0, , , NG1_ram_block1a20_clock_enable_0);
NG1_ram_block1a20_PORT_A_read_enable = FC1L2;
NG1_ram_block1a20_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a20_PORT_A_read_enable, NG1_ram_block1a20_clock_0, , , NG1_ram_block1a20_clock_enable_0);
NG1_ram_block1a20_PORT_A_byte_mask = FE2_src_data[34];
NG1_ram_block1a20_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a20_PORT_A_byte_mask, NG1_ram_block1a20_clock_0, , , NG1_ram_block1a20_clock_enable_0);
NG1_ram_block1a20_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a20_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a20_PORT_A_data_out = MEMORY(NG1_ram_block1a20_PORT_A_data_in_reg, , NG1_ram_block1a20_PORT_A_address_reg, , NG1_ram_block1a20_PORT_A_write_enable_reg, NG1_ram_block1a20_PORT_A_read_enable_reg, , , NG1_ram_block1a20_PORT_A_byte_mask_reg, , NG1_ram_block1a20_clock_0, , NG1_ram_block1a20_clock_enable_0, , , , , );
NG1_ram_block1a20 = NG1_ram_block1a20_PORT_A_data_out[0];


--NG1_ram_block1a38 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a38
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a38_PORT_A_data_in = FE2L51;
NG1_ram_block1a38_PORT_A_data_in_reg = DFFE(NG1_ram_block1a38_PORT_A_data_in, NG1_ram_block1a38_clock_0, , , NG1_ram_block1a38_clock_enable_0);
NG1_ram_block1a38_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a38_PORT_A_address_reg = DFFE(NG1_ram_block1a38_PORT_A_address, NG1_ram_block1a38_clock_0, , , NG1_ram_block1a38_clock_enable_0);
NG1_ram_block1a38_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a38_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a38_PORT_A_write_enable, NG1_ram_block1a38_clock_0, , , NG1_ram_block1a38_clock_enable_0);
NG1_ram_block1a38_PORT_A_read_enable = FC1L2;
NG1_ram_block1a38_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a38_PORT_A_read_enable, NG1_ram_block1a38_clock_0, , , NG1_ram_block1a38_clock_enable_0);
NG1_ram_block1a38_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a38_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a38_PORT_A_byte_mask, NG1_ram_block1a38_clock_0, , , NG1_ram_block1a38_clock_enable_0);
NG1_ram_block1a38_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a38_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a38_PORT_A_data_out = MEMORY(NG1_ram_block1a38_PORT_A_data_in_reg, , NG1_ram_block1a38_PORT_A_address_reg, , NG1_ram_block1a38_PORT_A_write_enable_reg, NG1_ram_block1a38_PORT_A_read_enable_reg, , , NG1_ram_block1a38_PORT_A_byte_mask_reg, , NG1_ram_block1a38_clock_0, , NG1_ram_block1a38_clock_enable_0, , , , , );
NG1_ram_block1a38 = NG1_ram_block1a38_PORT_A_data_out[0];


--NG1_ram_block1a6 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a6_PORT_A_data_in = FE2L51;
NG1_ram_block1a6_PORT_A_data_in_reg = DFFE(NG1_ram_block1a6_PORT_A_data_in, NG1_ram_block1a6_clock_0, , , NG1_ram_block1a6_clock_enable_0);
NG1_ram_block1a6_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a6_PORT_A_address_reg = DFFE(NG1_ram_block1a6_PORT_A_address, NG1_ram_block1a6_clock_0, , , NG1_ram_block1a6_clock_enable_0);
NG1_ram_block1a6_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a6_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a6_PORT_A_write_enable, NG1_ram_block1a6_clock_0, , , NG1_ram_block1a6_clock_enable_0);
NG1_ram_block1a6_PORT_A_read_enable = FC1L2;
NG1_ram_block1a6_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a6_PORT_A_read_enable, NG1_ram_block1a6_clock_0, , , NG1_ram_block1a6_clock_enable_0);
NG1_ram_block1a6_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a6_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a6_PORT_A_byte_mask, NG1_ram_block1a6_clock_0, , , NG1_ram_block1a6_clock_enable_0);
NG1_ram_block1a6_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a6_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a6_PORT_A_data_out = MEMORY(NG1_ram_block1a6_PORT_A_data_in_reg, , NG1_ram_block1a6_PORT_A_address_reg, , NG1_ram_block1a6_PORT_A_write_enable_reg, NG1_ram_block1a6_PORT_A_read_enable_reg, , , NG1_ram_block1a6_PORT_A_byte_mask_reg, , NG1_ram_block1a6_clock_0, , NG1_ram_block1a6_clock_enable_0, , , , , );
NG1_ram_block1a6 = NG1_ram_block1a6_PORT_A_data_out[0];


--NG1_ram_block1a39 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a39
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a39_PORT_A_data_in = FE2L52;
NG1_ram_block1a39_PORT_A_data_in_reg = DFFE(NG1_ram_block1a39_PORT_A_data_in, NG1_ram_block1a39_clock_0, , , NG1_ram_block1a39_clock_enable_0);
NG1_ram_block1a39_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a39_PORT_A_address_reg = DFFE(NG1_ram_block1a39_PORT_A_address, NG1_ram_block1a39_clock_0, , , NG1_ram_block1a39_clock_enable_0);
NG1_ram_block1a39_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a39_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a39_PORT_A_write_enable, NG1_ram_block1a39_clock_0, , , NG1_ram_block1a39_clock_enable_0);
NG1_ram_block1a39_PORT_A_read_enable = FC1L2;
NG1_ram_block1a39_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a39_PORT_A_read_enable, NG1_ram_block1a39_clock_0, , , NG1_ram_block1a39_clock_enable_0);
NG1_ram_block1a39_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a39_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a39_PORT_A_byte_mask, NG1_ram_block1a39_clock_0, , , NG1_ram_block1a39_clock_enable_0);
NG1_ram_block1a39_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a39_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a39_PORT_A_data_out = MEMORY(NG1_ram_block1a39_PORT_A_data_in_reg, , NG1_ram_block1a39_PORT_A_address_reg, , NG1_ram_block1a39_PORT_A_write_enable_reg, NG1_ram_block1a39_PORT_A_read_enable_reg, , , NG1_ram_block1a39_PORT_A_byte_mask_reg, , NG1_ram_block1a39_clock_0, , NG1_ram_block1a39_clock_enable_0, , , , , );
NG1_ram_block1a39 = NG1_ram_block1a39_PORT_A_data_out[0];


--NG1_ram_block1a7 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a7_PORT_A_data_in = FE2L52;
NG1_ram_block1a7_PORT_A_data_in_reg = DFFE(NG1_ram_block1a7_PORT_A_data_in, NG1_ram_block1a7_clock_0, , , NG1_ram_block1a7_clock_enable_0);
NG1_ram_block1a7_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a7_PORT_A_address_reg = DFFE(NG1_ram_block1a7_PORT_A_address, NG1_ram_block1a7_clock_0, , , NG1_ram_block1a7_clock_enable_0);
NG1_ram_block1a7_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a7_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a7_PORT_A_write_enable, NG1_ram_block1a7_clock_0, , , NG1_ram_block1a7_clock_enable_0);
NG1_ram_block1a7_PORT_A_read_enable = FC1L2;
NG1_ram_block1a7_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a7_PORT_A_read_enable, NG1_ram_block1a7_clock_0, , , NG1_ram_block1a7_clock_enable_0);
NG1_ram_block1a7_PORT_A_byte_mask = FE2_src_data[32];
NG1_ram_block1a7_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a7_PORT_A_byte_mask, NG1_ram_block1a7_clock_0, , , NG1_ram_block1a7_clock_enable_0);
NG1_ram_block1a7_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a7_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a7_PORT_A_data_out = MEMORY(NG1_ram_block1a7_PORT_A_data_in_reg, , NG1_ram_block1a7_PORT_A_address_reg, , NG1_ram_block1a7_PORT_A_write_enable_reg, NG1_ram_block1a7_PORT_A_read_enable_reg, , , NG1_ram_block1a7_PORT_A_byte_mask_reg, , NG1_ram_block1a7_clock_0, , NG1_ram_block1a7_clock_enable_0, , , , , );
NG1_ram_block1a7 = NG1_ram_block1a7_PORT_A_data_out[0];


--HF1_E_shift_rot_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

HF1_E_shift_rot_result[0] = DFFEAS(HF1L474, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[0],  ,  , HF1_E_new_inst);


--HE1_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[0]
--register power-up is low

HE1_data_reg[0] = DFFEAS(HE1L20, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0]
--register power-up is low

HE2_data_reg[0] = DFFEAS(HE2L19, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--ZD3_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

ZD3_av_readdata_pre[0] = DFFEAS(BC1_ien_AF, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[0],  ,  , BC1_read_0);


--XB1_readdata[0] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[0]
--register power-up is low

XB1_readdata[0] = DFFEAS(XB1L55, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , JC1_r_sync_rst,  );


--YB1_readdata[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[0]
--register power-up is low

YB1_readdata[0] = DFFEAS(YB1L76, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HE1_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[2]
--register power-up is low

HE1_data_reg[2] = DFFEAS(HE1L21, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2]
--register power-up is low

HE2_data_reg[2] = DFFEAS(HE2L20, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--ZD3_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

ZD3_av_readdata_pre[2] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[2],  ,  , BC1_read_0);


--XB1_readdata[2] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[2]
--register power-up is low

XB1_readdata[2] = DFFEAS(XB1L56, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , JC1_r_sync_rst,  );


--YB1_readdata[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[2]
--register power-up is low

YB1_readdata[2] = DFFEAS(YB1L78, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HE1_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[10]
--register power-up is low

HE1_data_reg[10] = DFFEAS(HE1L22, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10]
--register power-up is low

HE2_data_reg[10] = DFFEAS(HE2L21, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[10] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[10]
--register power-up is low

XB1_readdata[10] = DFFEAS(XB1L57, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HF1_av_ld_byte3_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

HF1_av_ld_byte3_data[3] = DFFEAS(SE1L91, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--HF1_W_alu_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

HF1_W_alu_result[27] = DFFEAS(HF1L379, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HE1_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[3]
--register power-up is low

HE1_data_reg[3] = DFFEAS(HE1L23, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3]
--register power-up is low

HE2_data_reg[3] = DFFEAS(HE2L22, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--ZD3_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

ZD3_av_readdata_pre[3] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[3],  ,  , BC1_read_0);


--XB1_readdata[3] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[3]
--register power-up is low

XB1_readdata[3] = DFFEAS(XB1L58, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , JC1_r_sync_rst,  );


--HE1_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[11]
--register power-up is low

HE1_data_reg[11] = DFFEAS(HE1L24, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11]
--register power-up is low

HE2_data_reg[11] = DFFEAS(HE2L23, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[11] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[11]
--register power-up is low

XB1_readdata[11] = DFFEAS(XB1L59, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HF1_av_ld_byte3_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

HF1_av_ld_byte3_data[4] = DFFEAS(SE1L92, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--HF1_W_alu_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

HF1_W_alu_result[28] = DFFEAS(HF1L380, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HE1_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[4]
--register power-up is low

HE1_data_reg[4] = DFFEAS(HE1L25, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4]
--register power-up is low

HE2_data_reg[4] = DFFEAS(HE2L24, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[4] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[4]
--register power-up is low

XB1_readdata[4] = DFFEAS(XB1L60, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--ZD3_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

ZD3_av_readdata_pre[4] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[4],  ,  , BC1_read_0);


--HE1_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[12]
--register power-up is low

HE1_data_reg[12] = DFFEAS(HE1L26, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12]
--register power-up is low

HE2_data_reg[12] = DFFEAS(HE2L25, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[12] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[12]
--register power-up is low

XB1_readdata[12] = DFFEAS(XB1L61, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HF1_av_ld_byte3_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

HF1_av_ld_byte3_data[5] = DFFEAS(SE1L93, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--HF1_W_alu_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

HF1_W_alu_result[29] = DFFEAS(HF1L381, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HE1_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[5]
--register power-up is low

HE1_data_reg[5] = DFFEAS(HE1L27, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5]
--register power-up is low

HE2_data_reg[5] = DFFEAS(HE2L26, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[5] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[5]
--register power-up is low

XB1_readdata[5] = DFFEAS(XB1L62, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--ZD3_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

ZD3_av_readdata_pre[5] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[5],  ,  , BC1_read_0);


--HE1_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[13]
--register power-up is low

HE1_data_reg[13] = DFFEAS(HE1L28, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13]
--register power-up is low

HE2_data_reg[13] = DFFEAS(HE2L27, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[13] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[13]
--register power-up is low

XB1_readdata[13] = DFFEAS(XB1L63, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HF1_av_ld_byte3_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

HF1_av_ld_byte3_data[6] = DFFEAS(SE1L94, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--HF1_W_alu_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

HF1_W_alu_result[30] = DFFEAS(HF1L382, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HE1_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[6]
--register power-up is low

HE1_data_reg[6] = DFFEAS(HE1L29, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6]
--register power-up is low

HE2_data_reg[6] = DFFEAS(HE2L28, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[6] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[6]
--register power-up is low

XB1_readdata[6] = DFFEAS(XB1L64, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--ZD3_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

ZD3_av_readdata_pre[6] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[6],  ,  , BC1_read_0);


--HE1_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[14]
--register power-up is low

HE1_data_reg[14] = DFFEAS(HE1L30, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14]
--register power-up is low

HE2_data_reg[14] = DFFEAS(HE2L29, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[14] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[14]
--register power-up is low

XB1_readdata[14] = DFFEAS(XB1L65, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HF1_av_ld_byte3_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

HF1_av_ld_byte3_data[7] = DFFEAS(SE1L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , !HF1L1029, HF1L918,  ,  , HF1_av_ld_aligning_data);


--HF1_W_alu_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

HF1_W_alu_result[31] = DFFEAS(HF1L383, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  , HF1L384,  );


--HE1_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[7]
--register power-up is low

HE1_data_reg[7] = DFFEAS(HE1L31, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7]
--register power-up is low

HE2_data_reg[7] = DFFEAS(HE2L30, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--ZD3_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

ZD3_av_readdata_pre[7] = DFFEAS(A1L463, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[7],  ,  , BC1_read_0);


--XB1_readdata[7] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7]
--register power-up is low

XB1_readdata[7] = DFFEAS(XB1L66, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HE1_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[15]
--register power-up is low

HE1_data_reg[15] = DFFEAS(HE1L32, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15]
--register power-up is low

HE2_data_reg[15] = DFFEAS(HE2L31, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[15] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]
--register power-up is low

XB1_readdata[15] = DFFEAS(XB1L67, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L29,  );


--HE1_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[1]
--register power-up is low

HE1_data_reg[1] = DFFEAS(HE1L33, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1]
--register power-up is low

HE2_data_reg[1] = DFFEAS(HE2L32, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[1] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]
--register power-up is low

XB1_readdata[1] = DFFEAS(XB1L68, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , JC1_r_sync_rst,  );


--YB1_readdata[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[1]
--register power-up is low

YB1_readdata[1] = DFFEAS(YB1L84, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZD3_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

ZD3_av_readdata_pre[1] = DFFEAS(BC1_ien_AE, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , UD2_q_b[1],  ,  , BC1_read_0);


--HE1_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[8]
--register power-up is low

HE1_data_reg[8] = DFFEAS(HE1L34, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8]
--register power-up is low

HE2_data_reg[8] = DFFEAS(HE2L33, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[8] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[8]
--register power-up is low

XB1_readdata[8] = DFFEAS(XB1L69, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , JC1_r_sync_rst,  );


--YB1_readdata[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[8]
--register power-up is low

YB1_readdata[8] = DFFEAS(YB1L87, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HE1_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[9]
--register power-up is low

HE1_data_reg[9] = DFFEAS(HE1L35, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4_rp_valid,  ,  , HE1L2,  );


--HE2_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9]
--register power-up is low

HE2_data_reg[9] = DFFEAS(HE2L34, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9_rp_valid,  ,  , HE2L1,  );


--XB1_readdata[9] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[9]
--register power-up is low

XB1_readdata[9] = DFFEAS(XB1L70, UG1_outclk_wire[0],  ,  , XB1L22,  ,  , JC1_r_sync_rst,  );


--ND1_count[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

ND1_count[0] = AMPP_FUNCTION(A1L158, ND1L16, !A1L150, !A1L156, ND1L57);


--ND1_td_shift[10] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

ND1_td_shift[10] = AMPP_FUNCTION(A1L158, A1L159, !A1L150, !A1L156, ND1L57);


--ND1_count[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

ND1_count[8] = AMPP_FUNCTION(A1L158, ND1_count[7], !A1L150, !A1L156, ND1L57);


--DG1_sr[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

DG1_sr[3] = DFFEAS(DG1L59, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--RF1_break_readreg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

RF1_break_readreg[1] = DFFEAS(CG1_jdo[1], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonAReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

AG1_MonAReg[4] = DFFEAS(AG1L11, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[28],  ,  , CG1_take_action_ocimem_a);


--AG1_MonAReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

AG1_MonAReg[3] = DFFEAS(AG1L15, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[27],  ,  , CG1_take_action_ocimem_a);


--AG1_MonAReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

AG1_MonAReg[2] = DFFEAS(AG1L19, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[26],  ,  , CG1_take_action_ocimem_a);


--MG1_q_a[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[0]_PORT_A_data_in = AG1L132;
MG1_q_a[0]_PORT_A_data_in_reg = DFFE(MG1_q_a[0]_PORT_A_data_in, MG1_q_a[0]_clock_0, , , MG1_q_a[0]_clock_enable_0);
MG1_q_a[0]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[0]_PORT_A_address_reg = DFFE(MG1_q_a[0]_PORT_A_address, MG1_q_a[0]_clock_0, , , MG1_q_a[0]_clock_enable_0);
MG1_q_a[0]_PORT_A_write_enable = AG1L165;
MG1_q_a[0]_PORT_A_write_enable_reg = DFFE(MG1_q_a[0]_PORT_A_write_enable, MG1_q_a[0]_clock_0, , , MG1_q_a[0]_clock_enable_0);
MG1_q_a[0]_PORT_A_read_enable = !AG1L165;
MG1_q_a[0]_PORT_A_read_enable_reg = DFFE(MG1_q_a[0]_PORT_A_read_enable, MG1_q_a[0]_clock_0, , , MG1_q_a[0]_clock_enable_0);
MG1_q_a[0]_PORT_A_byte_mask = AG1L127;
MG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[0]_PORT_A_byte_mask, MG1_q_a[0]_clock_0, , , MG1_q_a[0]_clock_enable_0);
MG1_q_a[0]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[0]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[0]_PORT_A_data_out = MEMORY(MG1_q_a[0]_PORT_A_data_in_reg, , MG1_q_a[0]_PORT_A_address_reg, , MG1_q_a[0]_PORT_A_write_enable_reg, MG1_q_a[0]_PORT_A_read_enable_reg, , , MG1_q_a[0]_PORT_A_byte_mask_reg, , MG1_q_a[0]_clock_0, , MG1_q_a[0]_clock_enable_0, , , , , );
MG1_q_a[0] = MG1_q_a[0]_PORT_A_data_out[0];


--DD1_shiftreg_data[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]
--register power-up is low

DD1_shiftreg_data[25] = DFFEAS(DD1L69, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25]
--register power-up is low

DD1_shiftreg_mask[25] = DFFEAS(DD1L128, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--ZC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

ZC3_counter_reg_bit[2] = DFFEAS(ZC3_counter_comb_bita2, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--ZC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

ZC3_counter_reg_bit[1] = DFFEAS(ZC3_counter_comb_bita1, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--ZC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

ZC3_counter_reg_bit[0] = DFFEAS(ZC3_counter_comb_bita0, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--ZC3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

ZC3_counter_reg_bit[6] = DFFEAS(ZC3_counter_comb_bita6, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--ZC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

ZC3_counter_reg_bit[5] = DFFEAS(ZC3_counter_comb_bita5, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--ZC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

ZC3_counter_reg_bit[4] = DFFEAS(ZC3_counter_comb_bita4, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--ZC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

ZC3_counter_reg_bit[3] = DFFEAS(ZC3_counter_comb_bita3, UG1_outclk_wire[0],  ,  , ZC3L1,  ,  , !XB1L8,  );


--AD3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
AD3_counter_comb_bita0_adder_eqn = ( AD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD3_counter_comb_bita0 = SUM(AD3_counter_comb_bita0_adder_eqn);

--AD3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
AD3L4_adder_eqn = ( AD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD3L4 = CARRY(AD3L4_adder_eqn);


--AD3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
AD3_counter_comb_bita1_adder_eqn = ( AD3_counter_reg_bit[1] ) + ( GND ) + ( AD3L4 );
AD3_counter_comb_bita1 = SUM(AD3_counter_comb_bita1_adder_eqn);

--AD3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
AD3L8_adder_eqn = ( AD3_counter_reg_bit[1] ) + ( GND ) + ( AD3L4 );
AD3L8 = CARRY(AD3L8_adder_eqn);


--AD3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
AD3_counter_comb_bita2_adder_eqn = ( AD3_counter_reg_bit[2] ) + ( GND ) + ( AD3L8 );
AD3_counter_comb_bita2 = SUM(AD3_counter_comb_bita2_adder_eqn);

--AD3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
AD3L12_adder_eqn = ( AD3_counter_reg_bit[2] ) + ( GND ) + ( AD3L8 );
AD3L12 = CARRY(AD3L12_adder_eqn);


--AD3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
AD3_counter_comb_bita3_adder_eqn = ( AD3_counter_reg_bit[3] ) + ( GND ) + ( AD3L12 );
AD3_counter_comb_bita3 = SUM(AD3_counter_comb_bita3_adder_eqn);

--AD3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
AD3L16_adder_eqn = ( AD3_counter_reg_bit[3] ) + ( GND ) + ( AD3L12 );
AD3L16 = CARRY(AD3L16_adder_eqn);


--AD3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
AD3_counter_comb_bita4_adder_eqn = ( AD3_counter_reg_bit[4] ) + ( GND ) + ( AD3L16 );
AD3_counter_comb_bita4 = SUM(AD3_counter_comb_bita4_adder_eqn);

--AD3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
AD3L20_adder_eqn = ( AD3_counter_reg_bit[4] ) + ( GND ) + ( AD3L16 );
AD3L20 = CARRY(AD3L20_adder_eqn);


--AD3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
AD3_counter_comb_bita5_adder_eqn = ( AD3_counter_reg_bit[5] ) + ( GND ) + ( AD3L20 );
AD3_counter_comb_bita5 = SUM(AD3_counter_comb_bita5_adder_eqn);

--AD3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
AD3L24_adder_eqn = ( AD3_counter_reg_bit[5] ) + ( GND ) + ( AD3L20 );
AD3L24 = CARRY(AD3L24_adder_eqn);


--AD3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
AD3_counter_comb_bita6_adder_eqn = ( AD3_counter_reg_bit[6] ) + ( GND ) + ( AD3L24 );
AD3_counter_comb_bita6 = SUM(AD3_counter_comb_bita6_adder_eqn);


--YC3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
YC3_counter_comb_bita0_adder_eqn = ( YC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC3_counter_comb_bita0 = SUM(YC3_counter_comb_bita0_adder_eqn);

--YC3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
YC3L4_adder_eqn = ( YC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC3L4 = CARRY(YC3L4_adder_eqn);


--YC3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
YC3_counter_comb_bita1_adder_eqn = ( YC3_counter_reg_bit[1] ) + ( GND ) + ( YC3L4 );
YC3_counter_comb_bita1 = SUM(YC3_counter_comb_bita1_adder_eqn);

--YC3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
YC3L8_adder_eqn = ( YC3_counter_reg_bit[1] ) + ( GND ) + ( YC3L4 );
YC3L8 = CARRY(YC3L8_adder_eqn);


--YC3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
YC3_counter_comb_bita2_adder_eqn = ( YC3_counter_reg_bit[2] ) + ( GND ) + ( YC3L8 );
YC3_counter_comb_bita2 = SUM(YC3_counter_comb_bita2_adder_eqn);

--YC3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
YC3L12_adder_eqn = ( YC3_counter_reg_bit[2] ) + ( GND ) + ( YC3L8 );
YC3L12 = CARRY(YC3L12_adder_eqn);


--YC3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
YC3_counter_comb_bita3_adder_eqn = ( YC3_counter_reg_bit[3] ) + ( GND ) + ( YC3L12 );
YC3_counter_comb_bita3 = SUM(YC3_counter_comb_bita3_adder_eqn);

--YC3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
YC3L16_adder_eqn = ( YC3_counter_reg_bit[3] ) + ( GND ) + ( YC3L12 );
YC3L16 = CARRY(YC3L16_adder_eqn);


--YC3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
YC3_counter_comb_bita4_adder_eqn = ( YC3_counter_reg_bit[4] ) + ( GND ) + ( YC3L16 );
YC3_counter_comb_bita4 = SUM(YC3_counter_comb_bita4_adder_eqn);

--YC3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
YC3L20_adder_eqn = ( YC3_counter_reg_bit[4] ) + ( GND ) + ( YC3L16 );
YC3L20 = CARRY(YC3L20_adder_eqn);


--YC3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
YC3_counter_comb_bita5_adder_eqn = ( YC3_counter_reg_bit[5] ) + ( GND ) + ( YC3L20 );
YC3_counter_comb_bita5 = SUM(YC3_counter_comb_bita5_adder_eqn);


--ZC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

ZC4_counter_reg_bit[2] = DFFEAS(ZC4_counter_comb_bita2, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--ZC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

ZC4_counter_reg_bit[1] = DFFEAS(ZC4_counter_comb_bita1, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--ZC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

ZC4_counter_reg_bit[0] = DFFEAS(ZC4_counter_comb_bita0, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--ZC4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

ZC4_counter_reg_bit[6] = DFFEAS(ZC4_counter_comb_bita6, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--ZC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

ZC4_counter_reg_bit[5] = DFFEAS(ZC4_counter_comb_bita5, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--ZC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

ZC4_counter_reg_bit[4] = DFFEAS(ZC4_counter_comb_bita4, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--ZC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

ZC4_counter_reg_bit[3] = DFFEAS(ZC4_counter_comb_bita3, UG1_outclk_wire[0],  ,  , ZC4L1,  ,  , !XB1L8,  );


--AD4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
AD4_counter_comb_bita0_adder_eqn = ( AD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD4_counter_comb_bita0 = SUM(AD4_counter_comb_bita0_adder_eqn);

--AD4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
AD4L4_adder_eqn = ( AD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD4L4 = CARRY(AD4L4_adder_eqn);


--AD4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
AD4_counter_comb_bita1_adder_eqn = ( AD4_counter_reg_bit[1] ) + ( GND ) + ( AD4L4 );
AD4_counter_comb_bita1 = SUM(AD4_counter_comb_bita1_adder_eqn);

--AD4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
AD4L8_adder_eqn = ( AD4_counter_reg_bit[1] ) + ( GND ) + ( AD4L4 );
AD4L8 = CARRY(AD4L8_adder_eqn);


--AD4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
AD4_counter_comb_bita2_adder_eqn = ( AD4_counter_reg_bit[2] ) + ( GND ) + ( AD4L8 );
AD4_counter_comb_bita2 = SUM(AD4_counter_comb_bita2_adder_eqn);

--AD4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
AD4L12_adder_eqn = ( AD4_counter_reg_bit[2] ) + ( GND ) + ( AD4L8 );
AD4L12 = CARRY(AD4L12_adder_eqn);


--AD4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
AD4_counter_comb_bita3_adder_eqn = ( AD4_counter_reg_bit[3] ) + ( GND ) + ( AD4L12 );
AD4_counter_comb_bita3 = SUM(AD4_counter_comb_bita3_adder_eqn);

--AD4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
AD4L16_adder_eqn = ( AD4_counter_reg_bit[3] ) + ( GND ) + ( AD4L12 );
AD4L16 = CARRY(AD4L16_adder_eqn);


--AD4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
AD4_counter_comb_bita4_adder_eqn = ( AD4_counter_reg_bit[4] ) + ( GND ) + ( AD4L16 );
AD4_counter_comb_bita4 = SUM(AD4_counter_comb_bita4_adder_eqn);

--AD4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
AD4L20_adder_eqn = ( AD4_counter_reg_bit[4] ) + ( GND ) + ( AD4L16 );
AD4L20 = CARRY(AD4L20_adder_eqn);


--AD4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
AD4_counter_comb_bita5_adder_eqn = ( AD4_counter_reg_bit[5] ) + ( GND ) + ( AD4L20 );
AD4_counter_comb_bita5 = SUM(AD4_counter_comb_bita5_adder_eqn);

--AD4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
AD4L24_adder_eqn = ( AD4_counter_reg_bit[5] ) + ( GND ) + ( AD4L20 );
AD4L24 = CARRY(AD4L24_adder_eqn);


--AD4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
AD4_counter_comb_bita6_adder_eqn = ( AD4_counter_reg_bit[6] ) + ( GND ) + ( AD4L24 );
AD4_counter_comb_bita6 = SUM(AD4_counter_comb_bita6_adder_eqn);


--YC4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
YC4_counter_comb_bita0_adder_eqn = ( YC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC4_counter_comb_bita0 = SUM(YC4_counter_comb_bita0_adder_eqn);

--YC4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
YC4L4_adder_eqn = ( YC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC4L4 = CARRY(YC4L4_adder_eqn);


--YC4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
YC4_counter_comb_bita1_adder_eqn = ( YC4_counter_reg_bit[1] ) + ( GND ) + ( YC4L4 );
YC4_counter_comb_bita1 = SUM(YC4_counter_comb_bita1_adder_eqn);

--YC4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
YC4L8_adder_eqn = ( YC4_counter_reg_bit[1] ) + ( GND ) + ( YC4L4 );
YC4L8 = CARRY(YC4L8_adder_eqn);


--YC4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
YC4_counter_comb_bita2_adder_eqn = ( YC4_counter_reg_bit[2] ) + ( GND ) + ( YC4L8 );
YC4_counter_comb_bita2 = SUM(YC4_counter_comb_bita2_adder_eqn);

--YC4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
YC4L12_adder_eqn = ( YC4_counter_reg_bit[2] ) + ( GND ) + ( YC4L8 );
YC4L12 = CARRY(YC4L12_adder_eqn);


--YC4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
YC4_counter_comb_bita3_adder_eqn = ( YC4_counter_reg_bit[3] ) + ( GND ) + ( YC4L12 );
YC4_counter_comb_bita3 = SUM(YC4_counter_comb_bita3_adder_eqn);

--YC4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
YC4L16_adder_eqn = ( YC4_counter_reg_bit[3] ) + ( GND ) + ( YC4L12 );
YC4L16 = CARRY(YC4L16_adder_eqn);


--YC4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
YC4_counter_comb_bita4_adder_eqn = ( YC4_counter_reg_bit[4] ) + ( GND ) + ( YC4L16 );
YC4_counter_comb_bita4 = SUM(YC4_counter_comb_bita4_adder_eqn);

--YC4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
YC4L20_adder_eqn = ( YC4_counter_reg_bit[4] ) + ( GND ) + ( YC4L16 );
YC4L20 = CARRY(YC4L20_adder_eqn);


--YC4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
YC4_counter_comb_bita5_adder_eqn = ( YC4_counter_reg_bit[5] ) + ( GND ) + ( YC4L20 );
YC4_counter_comb_bita5 = SUM(YC4_counter_comb_bita5_adder_eqn);


--XC3_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[13]_PORT_A_data_in = HF1_d_writedata[13];
XC3_q_b[13]_PORT_A_data_in_reg = DFFE(XC3_q_b[13]_PORT_A_data_in, XC3_q_b[13]_clock_0, , , );
XC3_q_b[13]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[13]_PORT_A_address_reg = DFFE(XC3_q_b[13]_PORT_A_address, XC3_q_b[13]_clock_0, , , );
XC3_q_b[13]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[13]_PORT_B_address_reg = DFFE(XC3_q_b[13]_PORT_B_address, XC3_q_b[13]_clock_1, , , );
XC3_q_b[13]_PORT_A_write_enable = QC1L67;
XC3_q_b[13]_PORT_A_write_enable_reg = DFFE(XC3_q_b[13]_PORT_A_write_enable, XC3_q_b[13]_clock_0, , , );
XC3_q_b[13]_PORT_B_read_enable = VCC;
XC3_q_b[13]_PORT_B_read_enable_reg = DFFE(XC3_q_b[13]_PORT_B_read_enable, XC3_q_b[13]_clock_1, , , );
XC3_q_b[13]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[13]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[13]_clock_enable_0 = QC1L67;
XC3_q_b[13]_PORT_B_data_out = MEMORY(XC3_q_b[13]_PORT_A_data_in_reg, , XC3_q_b[13]_PORT_A_address_reg, XC3_q_b[13]_PORT_B_address_reg, XC3_q_b[13]_PORT_A_write_enable_reg, , , XC3_q_b[13]_PORT_B_read_enable_reg, , , XC3_q_b[13]_clock_0, XC3_q_b[13]_clock_1, XC3_q_b[13]_clock_enable_0, , , , , );
XC3_q_b[13] = XC3_q_b[13]_PORT_B_data_out[0];


--XC4_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[13]_PORT_A_data_in = HF1_d_writedata[13];
XC4_q_b[13]_PORT_A_data_in_reg = DFFE(XC4_q_b[13]_PORT_A_data_in, XC4_q_b[13]_clock_0, , , );
XC4_q_b[13]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[13]_PORT_A_address_reg = DFFE(XC4_q_b[13]_PORT_A_address, XC4_q_b[13]_clock_0, , , );
XC4_q_b[13]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[13]_PORT_B_address_reg = DFFE(XC4_q_b[13]_PORT_B_address, XC4_q_b[13]_clock_1, , , );
XC4_q_b[13]_PORT_A_write_enable = QC1L69;
XC4_q_b[13]_PORT_A_write_enable_reg = DFFE(XC4_q_b[13]_PORT_A_write_enable, XC4_q_b[13]_clock_0, , , );
XC4_q_b[13]_PORT_B_read_enable = VCC;
XC4_q_b[13]_PORT_B_read_enable_reg = DFFE(XC4_q_b[13]_PORT_B_read_enable, XC4_q_b[13]_clock_1, , , );
XC4_q_b[13]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[13]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[13]_clock_enable_0 = QC1L69;
XC4_q_b[13]_PORT_B_data_out = MEMORY(XC4_q_b[13]_PORT_A_data_in_reg, , XC4_q_b[13]_PORT_A_address_reg, XC4_q_b[13]_PORT_B_address_reg, XC4_q_b[13]_PORT_A_write_enable_reg, , , XC4_q_b[13]_PORT_B_read_enable_reg, , , XC4_q_b[13]_clock_0, XC4_q_b[13]_clock_1, XC4_q_b[13]_clock_enable_0, , , , , );
XC4_q_b[13] = XC4_q_b[13]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12]
--register power-up is low

QC1_data_out_shift_reg[12] = DFFEAS(QC1L93, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--YB1_s_serial_transfer.STATE_2_WRITE_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER
--register power-up is low

YB1_s_serial_transfer.STATE_2_WRITE_TRANSFER = DFFEAS(YB1L2, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--HF1L218 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
HF1L218_adder_eqn = ( !HF1_E_invert_arith_src_msb $ (!HF1_E_alu_sub $ (HF1_E_src2[31])) ) + ( !HF1_E_invert_arith_src_msb $ (!HF1_E_src1[31]) ) + ( HF1L235 );
HF1L218 = SUM(HF1L218_adder_eqn);

--HF1L219 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
HF1L219_adder_eqn = ( !HF1_E_invert_arith_src_msb $ (!HF1_E_alu_sub $ (HF1_E_src2[31])) ) + ( !HF1_E_invert_arith_src_msb $ (!HF1_E_src1[31]) ) + ( HF1L235 );
HF1L219 = CARRY(HF1L219_adder_eqn);


--NF1_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[29]_PORT_A_data_in = HF1L908;
NF1_q_b[29]_PORT_A_data_in_reg = DFFE(NF1_q_b[29]_PORT_A_data_in, NF1_q_b[29]_clock_0, , , );
NF1_q_b[29]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[29]_PORT_A_address_reg = DFFE(NF1_q_b[29]_PORT_A_address, NF1_q_b[29]_clock_0, , , );
NF1_q_b[29]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[29]_PORT_B_address_reg = DFFE(NF1_q_b[29]_PORT_B_address, NF1_q_b[29]_clock_1, , , );
NF1_q_b[29]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[29]_PORT_A_write_enable_reg = DFFE(NF1_q_b[29]_PORT_A_write_enable, NF1_q_b[29]_clock_0, , , );
NF1_q_b[29]_PORT_B_read_enable = VCC;
NF1_q_b[29]_PORT_B_read_enable_reg = DFFE(NF1_q_b[29]_PORT_B_read_enable, NF1_q_b[29]_clock_1, , , );
NF1_q_b[29]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[29]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[29]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[29]_PORT_B_data_out = MEMORY(NF1_q_b[29]_PORT_A_data_in_reg, , NF1_q_b[29]_PORT_A_address_reg, NF1_q_b[29]_PORT_B_address_reg, NF1_q_b[29]_PORT_A_write_enable_reg, , , NF1_q_b[29]_PORT_B_read_enable_reg, , , NF1_q_b[29]_clock_0, NF1_q_b[29]_clock_1, NF1_q_b[29]_clock_enable_0, , , , , );
NF1_q_b[29] = NF1_q_b[29]_PORT_B_data_out[0];


--NF1_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[27]_PORT_A_data_in = HF1L906;
NF1_q_b[27]_PORT_A_data_in_reg = DFFE(NF1_q_b[27]_PORT_A_data_in, NF1_q_b[27]_clock_0, , , );
NF1_q_b[27]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[27]_PORT_A_address_reg = DFFE(NF1_q_b[27]_PORT_A_address, NF1_q_b[27]_clock_0, , , );
NF1_q_b[27]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[27]_PORT_B_address_reg = DFFE(NF1_q_b[27]_PORT_B_address, NF1_q_b[27]_clock_1, , , );
NF1_q_b[27]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[27]_PORT_A_write_enable_reg = DFFE(NF1_q_b[27]_PORT_A_write_enable, NF1_q_b[27]_clock_0, , , );
NF1_q_b[27]_PORT_B_read_enable = VCC;
NF1_q_b[27]_PORT_B_read_enable_reg = DFFE(NF1_q_b[27]_PORT_B_read_enable, NF1_q_b[27]_clock_1, , , );
NF1_q_b[27]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[27]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[27]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[27]_PORT_B_data_out = MEMORY(NF1_q_b[27]_PORT_A_data_in_reg, , NF1_q_b[27]_PORT_A_address_reg, NF1_q_b[27]_PORT_B_address_reg, NF1_q_b[27]_PORT_A_write_enable_reg, , , NF1_q_b[27]_PORT_B_read_enable_reg, , , NF1_q_b[27]_clock_0, NF1_q_b[27]_clock_1, NF1_q_b[27]_clock_enable_0, , , , , );
NF1_q_b[27] = NF1_q_b[27]_PORT_B_data_out[0];


--NF1_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[28]_PORT_A_data_in = HF1L907;
NF1_q_b[28]_PORT_A_data_in_reg = DFFE(NF1_q_b[28]_PORT_A_data_in, NF1_q_b[28]_clock_0, , , );
NF1_q_b[28]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[28]_PORT_A_address_reg = DFFE(NF1_q_b[28]_PORT_A_address, NF1_q_b[28]_clock_0, , , );
NF1_q_b[28]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[28]_PORT_B_address_reg = DFFE(NF1_q_b[28]_PORT_B_address, NF1_q_b[28]_clock_1, , , );
NF1_q_b[28]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[28]_PORT_A_write_enable_reg = DFFE(NF1_q_b[28]_PORT_A_write_enable, NF1_q_b[28]_clock_0, , , );
NF1_q_b[28]_PORT_B_read_enable = VCC;
NF1_q_b[28]_PORT_B_read_enable_reg = DFFE(NF1_q_b[28]_PORT_B_read_enable, NF1_q_b[28]_clock_1, , , );
NF1_q_b[28]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[28]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[28]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[28]_PORT_B_data_out = MEMORY(NF1_q_b[28]_PORT_A_data_in_reg, , NF1_q_b[28]_PORT_A_address_reg, NF1_q_b[28]_PORT_B_address_reg, NF1_q_b[28]_PORT_A_write_enable_reg, , , NF1_q_b[28]_PORT_B_read_enable_reg, , , NF1_q_b[28]_clock_0, NF1_q_b[28]_clock_1, NF1_q_b[28]_clock_enable_0, , , , , );
NF1_q_b[28] = NF1_q_b[28]_PORT_B_data_out[0];


--NF1_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[31]_PORT_A_data_in = HF1L910;
NF1_q_b[31]_PORT_A_data_in_reg = DFFE(NF1_q_b[31]_PORT_A_data_in, NF1_q_b[31]_clock_0, , , );
NF1_q_b[31]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[31]_PORT_A_address_reg = DFFE(NF1_q_b[31]_PORT_A_address, NF1_q_b[31]_clock_0, , , );
NF1_q_b[31]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[31]_PORT_B_address_reg = DFFE(NF1_q_b[31]_PORT_B_address, NF1_q_b[31]_clock_1, , , );
NF1_q_b[31]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[31]_PORT_A_write_enable_reg = DFFE(NF1_q_b[31]_PORT_A_write_enable, NF1_q_b[31]_clock_0, , , );
NF1_q_b[31]_PORT_B_read_enable = VCC;
NF1_q_b[31]_PORT_B_read_enable_reg = DFFE(NF1_q_b[31]_PORT_B_read_enable, NF1_q_b[31]_clock_1, , , );
NF1_q_b[31]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[31]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[31]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[31]_PORT_B_data_out = MEMORY(NF1_q_b[31]_PORT_A_data_in_reg, , NF1_q_b[31]_PORT_A_address_reg, NF1_q_b[31]_PORT_B_address_reg, NF1_q_b[31]_PORT_A_write_enable_reg, , , NF1_q_b[31]_PORT_B_read_enable_reg, , , NF1_q_b[31]_clock_0, NF1_q_b[31]_clock_1, NF1_q_b[31]_clock_enable_0, , , , , );
NF1_q_b[31] = NF1_q_b[31]_PORT_B_data_out[0];


--NF1_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NF1_q_b[30]_PORT_A_data_in = HF1L909;
NF1_q_b[30]_PORT_A_data_in_reg = DFFE(NF1_q_b[30]_PORT_A_data_in, NF1_q_b[30]_clock_0, , , );
NF1_q_b[30]_PORT_A_address = BUS(HF1_R_dst_regnum[0], HF1_R_dst_regnum[1], HF1_R_dst_regnum[2], HF1_R_dst_regnum[3], HF1_R_dst_regnum[4]);
NF1_q_b[30]_PORT_A_address_reg = DFFE(NF1_q_b[30]_PORT_A_address, NF1_q_b[30]_clock_0, , , );
NF1_q_b[30]_PORT_B_address = BUS(HF1_D_iw[27], HF1_D_iw[28], HF1_D_iw[29], HF1_D_iw[30], HF1_D_iw[31]);
NF1_q_b[30]_PORT_B_address_reg = DFFE(NF1_q_b[30]_PORT_B_address, NF1_q_b[30]_clock_1, , , );
NF1_q_b[30]_PORT_A_write_enable = HF1_W_rf_wren;
NF1_q_b[30]_PORT_A_write_enable_reg = DFFE(NF1_q_b[30]_PORT_A_write_enable, NF1_q_b[30]_clock_0, , , );
NF1_q_b[30]_PORT_B_read_enable = VCC;
NF1_q_b[30]_PORT_B_read_enable_reg = DFFE(NF1_q_b[30]_PORT_B_read_enable, NF1_q_b[30]_clock_1, , , );
NF1_q_b[30]_clock_0 = UG1_outclk_wire[0];
NF1_q_b[30]_clock_1 = UG1_outclk_wire[0];
NF1_q_b[30]_clock_enable_0 = HF1_W_rf_wren;
NF1_q_b[30]_PORT_B_data_out = MEMORY(NF1_q_b[30]_PORT_A_data_in_reg, , NF1_q_b[30]_PORT_A_address_reg, NF1_q_b[30]_PORT_B_address_reg, NF1_q_b[30]_PORT_A_write_enable_reg, , , NF1_q_b[30]_PORT_B_read_enable_reg, , , NF1_q_b[30]_clock_0, NF1_q_b[30]_clock_1, NF1_q_b[30]_clock_enable_0, , , , , );
NF1_q_b[30] = NF1_q_b[30]_PORT_B_data_out[0];


--DG1_sr[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

DG1_sr[17] = DFFEAS(DG1L61, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--AG1_MonAReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

AG1_MonAReg[10] = DFFEAS(AG1L3, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[17],  ,  , CG1_take_action_ocimem_a);


--AG1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
AG1L7_adder_eqn = ( AG1_MonAReg[9] ) + ( GND ) + ( AG1L24 );
AG1L7 = SUM(AG1L7_adder_eqn);

--AG1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
AG1L8_adder_eqn = ( AG1_MonAReg[9] ) + ( GND ) + ( AG1L24 );
AG1L8 = CARRY(AG1L8_adder_eqn);


--UE4_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

UE4_burst_uncompress_address_offset[0] = DFFEAS(UE4L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD4L2, A1L463,  ,  , !YD4_mem[0][52]);


--YD9_mem[3][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]
--register power-up is low

YD9_mem[3][87] = DFFEAS(XD9L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L4, YD9_mem[4][87],  ,  , YD9_mem_used[4]);


--YD9_mem[3][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]
--register power-up is low

YD9_mem[3][88] = DFFEAS(HE4L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L4, YD9_mem[4][88],  ,  , YD9_mem_used[4]);


--YD9_mem[3][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]
--register power-up is low

YD9_mem[3][19] = DFFEAS(HE4L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L4, YD9_mem[4][19],  ,  , YD9_mem_used[4]);


--UE9_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

UE9_burst_uncompress_address_offset[0] = DFFEAS(UE9L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  , XD9L2, A1L463,  ,  , !YD9_mem[0][52]);


--LF1_readdata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

LF1_readdata[5] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[5],  ,  , !LF1_address[8]);


--MG1_q_a[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[4]_PORT_A_data_in = AG1L136;
MG1_q_a[4]_PORT_A_data_in_reg = DFFE(MG1_q_a[4]_PORT_A_data_in, MG1_q_a[4]_clock_0, , , MG1_q_a[4]_clock_enable_0);
MG1_q_a[4]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[4]_PORT_A_address_reg = DFFE(MG1_q_a[4]_PORT_A_address, MG1_q_a[4]_clock_0, , , MG1_q_a[4]_clock_enable_0);
MG1_q_a[4]_PORT_A_write_enable = AG1L165;
MG1_q_a[4]_PORT_A_write_enable_reg = DFFE(MG1_q_a[4]_PORT_A_write_enable, MG1_q_a[4]_clock_0, , , MG1_q_a[4]_clock_enable_0);
MG1_q_a[4]_PORT_A_read_enable = !AG1L165;
MG1_q_a[4]_PORT_A_read_enable_reg = DFFE(MG1_q_a[4]_PORT_A_read_enable, MG1_q_a[4]_clock_0, , , MG1_q_a[4]_clock_enable_0);
MG1_q_a[4]_PORT_A_byte_mask = AG1L127;
MG1_q_a[4]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[4]_PORT_A_byte_mask, MG1_q_a[4]_clock_0, , , MG1_q_a[4]_clock_enable_0);
MG1_q_a[4]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[4]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[4]_PORT_A_data_out = MEMORY(MG1_q_a[4]_PORT_A_data_in_reg, , MG1_q_a[4]_PORT_A_address_reg, , MG1_q_a[4]_PORT_A_write_enable_reg, MG1_q_a[4]_PORT_A_read_enable_reg, , , MG1_q_a[4]_PORT_A_byte_mask_reg, , MG1_q_a[4]_clock_0, , MG1_q_a[4]_clock_enable_0, , , , , );
MG1_q_a[4] = MG1_q_a[4]_PORT_A_data_out[0];


--BC1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
BC1L2_adder_eqn = ( !WD2_counter_reg_bit[4] ) + ( GND ) + ( BC1L19 );
BC1L2 = SUM(BC1L2_adder_eqn);

--BC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
BC1L3_adder_eqn = ( !WD2_counter_reg_bit[4] ) + ( GND ) + ( BC1L19 );
BC1L3 = CARRY(BC1L3_adder_eqn);


--BC1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
BC1L6_adder_eqn = ( !WD2_counter_reg_bit[5] ) + ( GND ) + ( BC1L3 );
BC1L6 = SUM(BC1L6_adder_eqn);

--BC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
BC1L7_adder_eqn = ( !WD2_counter_reg_bit[5] ) + ( GND ) + ( BC1L3 );
BC1L7 = CARRY(BC1L7_adder_eqn);


--BC1L10 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
BC1L10_adder_eqn = ( !TD2_b_full ) + ( VCC ) + ( BC1L7 );
BC1L10 = SUM(BC1L10_adder_eqn);

--BC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
BC1L11_adder_eqn = ( !TD2_b_full ) + ( VCC ) + ( BC1L7 );
BC1L11 = CARRY(BC1L11_adder_eqn);


--BC1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
BC1L14_adder_eqn = ( VCC ) + ( GND ) + ( BC1L11 );
BC1L14 = SUM(BC1L14_adder_eqn);


--BC1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
BC1L18_adder_eqn = ( !WD2_counter_reg_bit[3] ) + ( GND ) + ( BC1L27 );
BC1L18 = SUM(BC1L18_adder_eqn);

--BC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
BC1L19_adder_eqn = ( !WD2_counter_reg_bit[3] ) + ( GND ) + ( BC1L27 );
BC1L19 = CARRY(BC1L19_adder_eqn);


--BC1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
BC1L22_adder_eqn = ( !WD2_counter_reg_bit[0] ) + ( !WD2_counter_reg_bit[1] ) + ( !VCC );
BC1L22 = SUM(BC1L22_adder_eqn);

--BC1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
BC1L23_adder_eqn = ( !WD2_counter_reg_bit[0] ) + ( !WD2_counter_reg_bit[1] ) + ( !VCC );
BC1L23 = CARRY(BC1L23_adder_eqn);


--BC1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
BC1L26_adder_eqn = ( !WD2_counter_reg_bit[2] ) + ( GND ) + ( BC1L23 );
BC1L26 = SUM(BC1L26_adder_eqn);

--BC1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
BC1L27_adder_eqn = ( !WD2_counter_reg_bit[2] ) + ( GND ) + ( BC1L23 );
BC1L27 = CARRY(BC1L27_adder_eqn);


--DG1_sr[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

DG1_sr[21] = DFFEAS(DG1L63, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DG1_sr[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

DG1_sr[20] = DFFEAS(DG1L64, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--MG1_q_a[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[1]_PORT_A_data_in = AG1L133;
MG1_q_a[1]_PORT_A_data_in_reg = DFFE(MG1_q_a[1]_PORT_A_data_in, MG1_q_a[1]_clock_0, , , MG1_q_a[1]_clock_enable_0);
MG1_q_a[1]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[1]_PORT_A_address_reg = DFFE(MG1_q_a[1]_PORT_A_address, MG1_q_a[1]_clock_0, , , MG1_q_a[1]_clock_enable_0);
MG1_q_a[1]_PORT_A_write_enable = AG1L165;
MG1_q_a[1]_PORT_A_write_enable_reg = DFFE(MG1_q_a[1]_PORT_A_write_enable, MG1_q_a[1]_clock_0, , , MG1_q_a[1]_clock_enable_0);
MG1_q_a[1]_PORT_A_read_enable = !AG1L165;
MG1_q_a[1]_PORT_A_read_enable_reg = DFFE(MG1_q_a[1]_PORT_A_read_enable, MG1_q_a[1]_clock_0, , , MG1_q_a[1]_clock_enable_0);
MG1_q_a[1]_PORT_A_byte_mask = AG1L127;
MG1_q_a[1]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[1]_PORT_A_byte_mask, MG1_q_a[1]_clock_0, , , MG1_q_a[1]_clock_enable_0);
MG1_q_a[1]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[1]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[1]_PORT_A_data_out = MEMORY(MG1_q_a[1]_PORT_A_data_in_reg, , MG1_q_a[1]_PORT_A_address_reg, , MG1_q_a[1]_PORT_A_write_enable_reg, MG1_q_a[1]_PORT_A_read_enable_reg, , , MG1_q_a[1]_PORT_A_byte_mask_reg, , MG1_q_a[1]_clock_0, , MG1_q_a[1]_clock_enable_0, , , , , );
MG1_q_a[1] = MG1_q_a[1]_PORT_A_data_out[0];


--MG1_q_a[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[2]_PORT_A_data_in = AG1L134;
MG1_q_a[2]_PORT_A_data_in_reg = DFFE(MG1_q_a[2]_PORT_A_data_in, MG1_q_a[2]_clock_0, , , MG1_q_a[2]_clock_enable_0);
MG1_q_a[2]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[2]_PORT_A_address_reg = DFFE(MG1_q_a[2]_PORT_A_address, MG1_q_a[2]_clock_0, , , MG1_q_a[2]_clock_enable_0);
MG1_q_a[2]_PORT_A_write_enable = AG1L165;
MG1_q_a[2]_PORT_A_write_enable_reg = DFFE(MG1_q_a[2]_PORT_A_write_enable, MG1_q_a[2]_clock_0, , , MG1_q_a[2]_clock_enable_0);
MG1_q_a[2]_PORT_A_read_enable = !AG1L165;
MG1_q_a[2]_PORT_A_read_enable_reg = DFFE(MG1_q_a[2]_PORT_A_read_enable, MG1_q_a[2]_clock_0, , , MG1_q_a[2]_clock_enable_0);
MG1_q_a[2]_PORT_A_byte_mask = AG1L127;
MG1_q_a[2]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[2]_PORT_A_byte_mask, MG1_q_a[2]_clock_0, , , MG1_q_a[2]_clock_enable_0);
MG1_q_a[2]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[2]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[2]_PORT_A_data_out = MEMORY(MG1_q_a[2]_PORT_A_data_in_reg, , MG1_q_a[2]_PORT_A_address_reg, , MG1_q_a[2]_PORT_A_write_enable_reg, MG1_q_a[2]_PORT_A_read_enable_reg, , , MG1_q_a[2]_PORT_A_byte_mask_reg, , MG1_q_a[2]_clock_0, , MG1_q_a[2]_clock_enable_0, , , , , );
MG1_q_a[2] = MG1_q_a[2]_PORT_A_data_out[0];


--MG1_q_a[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[3]_PORT_A_data_in = AG1L135;
MG1_q_a[3]_PORT_A_data_in_reg = DFFE(MG1_q_a[3]_PORT_A_data_in, MG1_q_a[3]_clock_0, , , MG1_q_a[3]_clock_enable_0);
MG1_q_a[3]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[3]_PORT_A_address_reg = DFFE(MG1_q_a[3]_PORT_A_address, MG1_q_a[3]_clock_0, , , MG1_q_a[3]_clock_enable_0);
MG1_q_a[3]_PORT_A_write_enable = AG1L165;
MG1_q_a[3]_PORT_A_write_enable_reg = DFFE(MG1_q_a[3]_PORT_A_write_enable, MG1_q_a[3]_clock_0, , , MG1_q_a[3]_clock_enable_0);
MG1_q_a[3]_PORT_A_read_enable = !AG1L165;
MG1_q_a[3]_PORT_A_read_enable_reg = DFFE(MG1_q_a[3]_PORT_A_read_enable, MG1_q_a[3]_clock_0, , , MG1_q_a[3]_clock_enable_0);
MG1_q_a[3]_PORT_A_byte_mask = AG1L127;
MG1_q_a[3]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[3]_PORT_A_byte_mask, MG1_q_a[3]_clock_0, , , MG1_q_a[3]_clock_enable_0);
MG1_q_a[3]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[3]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[3]_PORT_A_data_out = MEMORY(MG1_q_a[3]_PORT_A_data_in_reg, , MG1_q_a[3]_PORT_A_address_reg, , MG1_q_a[3]_PORT_A_write_enable_reg, MG1_q_a[3]_PORT_A_read_enable_reg, , , MG1_q_a[3]_PORT_A_byte_mask_reg, , MG1_q_a[3]_clock_0, , MG1_q_a[3]_clock_enable_0, , , , , );
MG1_q_a[3] = MG1_q_a[3]_PORT_A_data_out[0];


--LF1_readdata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

LF1_readdata[11] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[11],  ,  , !LF1_address[8]);


--LF1_readdata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

LF1_readdata[12] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[12],  ,  , !LF1_address[8]);


--LF1_readdata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

LF1_readdata[13] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[13],  ,  , !LF1_address[8]);


--LF1_readdata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

LF1_readdata[14] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[14],  ,  , !LF1_address[8]);


--LF1_readdata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

LF1_readdata[15] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[15],  ,  , !LF1_address[8]);


--LF1_readdata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

LF1_readdata[16] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[16],  ,  , !LF1_address[8]);


--LF1_readdata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

LF1_readdata[9] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[9],  ,  , !LF1_address[8]);


--NG1_ram_block1a63 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a63
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a63_PORT_A_data_in = FE2L53;
NG1_ram_block1a63_PORT_A_data_in_reg = DFFE(NG1_ram_block1a63_PORT_A_data_in, NG1_ram_block1a63_clock_0, , , NG1_ram_block1a63_clock_enable_0);
NG1_ram_block1a63_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a63_PORT_A_address_reg = DFFE(NG1_ram_block1a63_PORT_A_address, NG1_ram_block1a63_clock_0, , , NG1_ram_block1a63_clock_enable_0);
NG1_ram_block1a63_PORT_A_write_enable = PG1_eq_node[1];
NG1_ram_block1a63_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a63_PORT_A_write_enable, NG1_ram_block1a63_clock_0, , , NG1_ram_block1a63_clock_enable_0);
NG1_ram_block1a63_PORT_A_read_enable = FC1L2;
NG1_ram_block1a63_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a63_PORT_A_read_enable, NG1_ram_block1a63_clock_0, , , NG1_ram_block1a63_clock_enable_0);
NG1_ram_block1a63_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a63_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a63_PORT_A_byte_mask, NG1_ram_block1a63_clock_0, , , NG1_ram_block1a63_clock_enable_0);
NG1_ram_block1a63_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a63_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a63_PORT_A_data_out = MEMORY(NG1_ram_block1a63_PORT_A_data_in_reg, , NG1_ram_block1a63_PORT_A_address_reg, , NG1_ram_block1a63_PORT_A_write_enable_reg, NG1_ram_block1a63_PORT_A_read_enable_reg, , , NG1_ram_block1a63_PORT_A_byte_mask_reg, , NG1_ram_block1a63_clock_0, , NG1_ram_block1a63_clock_enable_0, , , , , );
NG1_ram_block1a63 = NG1_ram_block1a63_PORT_A_data_out[0];


--NG1_ram_block1a31 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a31
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_ram_block1a31_PORT_A_data_in = FE2L53;
NG1_ram_block1a31_PORT_A_data_in_reg = DFFE(NG1_ram_block1a31_PORT_A_data_in, NG1_ram_block1a31_clock_0, , , NG1_ram_block1a31_clock_enable_0);
NG1_ram_block1a31_PORT_A_address = BUS(FE2_src_data[38], FE2_src_data[39], FE2_src_data[40], FE2_src_data[41], FE2_src_data[42], FE2_src_data[43], FE2_src_data[44], FE2_src_data[45], FE2_src_data[46], FE2_src_data[47], FE2_src_data[48], FE2_src_data[49], FE2_src_data[50]);
NG1_ram_block1a31_PORT_A_address_reg = DFFE(NG1_ram_block1a31_PORT_A_address, NG1_ram_block1a31_clock_0, , , NG1_ram_block1a31_clock_enable_0);
NG1_ram_block1a31_PORT_A_write_enable = PG1_eq_node[0];
NG1_ram_block1a31_PORT_A_write_enable_reg = DFFE(NG1_ram_block1a31_PORT_A_write_enable, NG1_ram_block1a31_clock_0, , , NG1_ram_block1a31_clock_enable_0);
NG1_ram_block1a31_PORT_A_read_enable = FC1L2;
NG1_ram_block1a31_PORT_A_read_enable_reg = DFFE(NG1_ram_block1a31_PORT_A_read_enable, NG1_ram_block1a31_clock_0, , , NG1_ram_block1a31_clock_enable_0);
NG1_ram_block1a31_PORT_A_byte_mask = FE2_src_data[35];
NG1_ram_block1a31_PORT_A_byte_mask_reg = DFFE(NG1_ram_block1a31_PORT_A_byte_mask, NG1_ram_block1a31_clock_0, , , NG1_ram_block1a31_clock_enable_0);
NG1_ram_block1a31_clock_0 = UG1_outclk_wire[0];
NG1_ram_block1a31_clock_enable_0 = !JC1_r_early_rst;
NG1_ram_block1a31_PORT_A_data_out = MEMORY(NG1_ram_block1a31_PORT_A_data_in_reg, , NG1_ram_block1a31_PORT_A_address_reg, , NG1_ram_block1a31_PORT_A_write_enable_reg, NG1_ram_block1a31_PORT_A_read_enable_reg, , , NG1_ram_block1a31_PORT_A_byte_mask_reg, , NG1_ram_block1a31_clock_0, , NG1_ram_block1a31_clock_enable_0, , , , , );
NG1_ram_block1a31 = NG1_ram_block1a31_PORT_A_data_out[0];


--LF1_readdata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

LF1_readdata[26] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[26],  ,  , !LF1_address[8]);


--XB1_readdata[22] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[22]
--register power-up is low

XB1_readdata[22] = DFFEAS(QC1_right_channel_fifo_write_space[6], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--ZD3_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

ZD3_av_readdata_pre[22] = DFFEAS(BC1L30, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , TD2_b_full,  ,  , BC1_read_0);


--LF1_readdata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

LF1_readdata[21] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[21],  ,  , !LF1_address[8]);


--LF1_readdata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

LF1_readdata[27] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[27],  ,  , !LF1_address[8]);


--XB1_readdata[23] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[23]
--register power-up is low

XB1_readdata[23] = DFFEAS(QC1_right_channel_fifo_write_space[7], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--LF1_readdata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

LF1_readdata[28] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[28],  ,  , !LF1_address[8]);


--XB1_readdata[24] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[24]
--register power-up is low

XB1_readdata[24] = DFFEAS(QC1_left_channel_fifo_write_space[0], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--LF1_readdata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

LF1_readdata[29] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[29],  ,  , !LF1_address[8]);


--XB1_readdata[25] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[25]
--register power-up is low

XB1_readdata[25] = DFFEAS(QC1_left_channel_fifo_write_space[1], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--HF1_E_shift_rot_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

HF1_E_shift_rot_result[29] = DFFEAS(HF1L503, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[29],  ,  , HF1_E_new_inst);


--LF1_readdata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

LF1_readdata[30] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[30],  ,  , !LF1_address[8]);


--XB1_readdata[26] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[26]
--register power-up is low

XB1_readdata[26] = DFFEAS(QC1_left_channel_fifo_write_space[2], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--LF1_readdata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

LF1_readdata[8] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[8],  ,  , !LF1_address[8]);


--XB1_readdata[18] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[18]
--register power-up is low

XB1_readdata[18] = DFFEAS(QC1_right_channel_fifo_write_space[2], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--ZD3_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

ZD3_av_readdata_pre[18] = DFFEAS(BC1L34, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , WD2_counter_reg_bit[2],  ,  , BC1_read_0);


--LF1_readdata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

LF1_readdata[22] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[22],  ,  , !LF1_address[8]);


--XB1_readdata[19] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[19]
--register power-up is low

XB1_readdata[19] = DFFEAS(QC1_right_channel_fifo_write_space[3], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--ZD3_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

ZD3_av_readdata_pre[19] = DFFEAS(BC1L38, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , WD2_counter_reg_bit[3],  ,  , BC1_read_0);


--LF1_readdata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

LF1_readdata[23] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[23],  ,  , !LF1_address[8]);


--LF1_readdata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

LF1_readdata[10] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[10],  ,  , !LF1_address[8]);


--XB1_readdata[20] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[20]
--register power-up is low

XB1_readdata[20] = DFFEAS(QC1_right_channel_fifo_write_space[4], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--ZD3_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

ZD3_av_readdata_pre[20] = DFFEAS(BC1L42, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , WD2_counter_reg_bit[4],  ,  , BC1_read_0);


--LF1_readdata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

LF1_readdata[24] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[24],  ,  , !LF1_address[8]);


--XB1_readdata[21] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[21]
--register power-up is low

XB1_readdata[21] = DFFEAS(QC1_right_channel_fifo_write_space[5], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--ZD3_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

ZD3_av_readdata_pre[21] = DFFEAS(BC1L46, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , WD2_counter_reg_bit[5],  ,  , BC1_read_0);


--LF1_readdata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

LF1_readdata[25] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[25],  ,  , !LF1_address[8]);


--LF1_readdata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

LF1_readdata[17] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[17],  ,  , !LF1_address[8]);


--LF1_readdata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

LF1_readdata[19] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[19],  ,  , !LF1_address[8]);


--LF1_readdata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

LF1_readdata[18] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[18],  ,  , !LF1_address[8]);


--LF1_readdata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

LF1_readdata[20] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[20],  ,  , !LF1_address[8]);


--XB1_readdata[16] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[16]
--register power-up is low

XB1_readdata[16] = DFFEAS(QC1_right_channel_fifo_write_space[0], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--YB1_readdata[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16]
--register power-up is low

YB1_readdata[16] = DFFEAS(YB1L88, UG1_outclk_wire[0],  ,  , YB1L68,  ,  , YB1_internal_reset,  );


--ZD3_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

ZD3_av_readdata_pre[16] = DFFEAS(BC1L50, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , WD2_counter_reg_bit[0],  ,  , BC1_read_0);


--LF1_readdata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

LF1_readdata[6] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[6],  ,  , !LF1_address[8]);


--ZD3_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

ZD3_av_readdata_pre[17] = DFFEAS(BC1L54, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , WD2_counter_reg_bit[1],  ,  , BC1_read_0);


--XB1_readdata[17] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[17]
--register power-up is low

XB1_readdata[17] = DFFEAS(QC1_right_channel_fifo_write_space[1], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--YB1_readdata[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]
--register power-up is low

YB1_readdata[17] = DFFEAS(YB1L89, UG1_outclk_wire[0],  ,  , YB1L68,  ,  , YB1_internal_reset,  );


--LF1_readdata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

LF1_readdata[7] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[7],  ,  , !LF1_address[8]);


--HF1_E_shift_rot_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

HF1_E_shift_rot_result[31] = DFFEAS(HF1L505, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[31],  ,  , HF1_E_new_inst);


--AF1_ram_block1a0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a0_PORT_A_data_in = DC1_za_data[0];
AF1_ram_block1a0_PORT_A_data_in_reg = DFFE(AF1_ram_block1a0_PORT_A_data_in, AF1_ram_block1a0_clock_0, , , );
AF1_ram_block1a0_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a0_PORT_A_address_reg = DFFE(AF1_ram_block1a0_PORT_A_address, AF1_ram_block1a0_clock_0, , , );
AF1_ram_block1a0_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a0_PORT_B_address_reg = DFFE(AF1_ram_block1a0_PORT_B_address, AF1_ram_block1a0_clock_0, , , );
AF1_ram_block1a0_PORT_A_write_enable = YD10_write;
AF1_ram_block1a0_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a0_PORT_A_write_enable, AF1_ram_block1a0_clock_0, , , );
AF1_ram_block1a0_PORT_B_read_enable = VCC;
AF1_ram_block1a0_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a0_PORT_B_read_enable, AF1_ram_block1a0_clock_0, , , );
AF1_ram_block1a0_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a0_PORT_B_data_out = MEMORY(AF1_ram_block1a0_PORT_A_data_in_reg, , AF1_ram_block1a0_PORT_A_address_reg, AF1_ram_block1a0_PORT_B_address_reg, AF1_ram_block1a0_PORT_A_write_enable_reg, , , AF1_ram_block1a0_PORT_B_read_enable_reg, , , AF1_ram_block1a0_clock_0, , , , , , , );
AF1_ram_block1a0 = AF1_ram_block1a0_PORT_B_data_out[0];


--UD2_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[0]_PORT_A_data_in = ND1_wdata[0];
UD2_q_b[0]_PORT_A_data_in_reg = DFFE(UD2_q_b[0]_PORT_A_data_in, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[0]_PORT_A_address_reg = DFFE(UD2_q_b[0]_PORT_A_address, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[0]_PORT_B_address_reg = DFFE(UD2_q_b[0]_PORT_B_address, UD2_q_b[0]_clock_1, , , UD2_q_b[0]_clock_enable_1);
UD2_q_b[0]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[0]_PORT_A_write_enable_reg = DFFE(UD2_q_b[0]_PORT_A_write_enable, UD2_q_b[0]_clock_0, , , );
UD2_q_b[0]_PORT_B_read_enable = VCC;
UD2_q_b[0]_PORT_B_read_enable_reg = DFFE(UD2_q_b[0]_PORT_B_read_enable, UD2_q_b[0]_clock_1, , , UD2_q_b[0]_clock_enable_1);
UD2_q_b[0]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[0]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[0]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[0]_clock_enable_1 = BC1L73;
UD2_q_b[0]_PORT_B_data_out = MEMORY(UD2_q_b[0]_PORT_A_data_in_reg, , UD2_q_b[0]_PORT_A_address_reg, UD2_q_b[0]_PORT_B_address_reg, UD2_q_b[0]_PORT_A_write_enable_reg, , , UD2_q_b[0]_PORT_B_read_enable_reg, , , UD2_q_b[0]_clock_0, UD2_q_b[0]_clock_1, UD2_q_b[0]_clock_enable_0, UD2_q_b[0]_clock_enable_1, , , , );
UD2_q_b[0] = UD2_q_b[0]_PORT_B_data_out[0];


--XC2_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[0]_PORT_A_data_in = PC1_data_in_shift_reg[0];
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = PC1L1;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[0]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[0]_clock_enable_0 = PC1L1;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[0] = XC2_q_b[0]_PORT_B_data_out[0];


--XC1_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[0]_PORT_A_data_in = PC1_data_in_shift_reg[0];
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = PC1L3;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[0]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[0]_clock_enable_0 = PC1L3;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[0] = XC1_q_b[0]_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]
--register power-up is low

PC1_right_audio_fifo_read_space[0] = DFFEAS(ZC2_counter_reg_bit[0], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--DD1_shiftreg_data[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18]
--register power-up is low

DD1_shiftreg_data[18] = DFFEAS(DD1L70, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]
--register power-up is low

DD1_shiftreg_data[0] = DFFEAS(DD1L72, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1_s_serial_protocol.STATE_1_INITIALIZE,  );


--DD1_shiftreg_data[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]
--register power-up is low

DD1_shiftreg_data[9] = DFFEAS(DD1L73, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--YB1_address_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]
--register power-up is low

YB1_address_reg[0] = DFFEAS(HF1_d_writedata[0], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]
--register power-up is low

DD1_shiftreg_data[1] = DFFEAS(DD1L74, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--AF1_ram_block1a2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a2_PORT_A_data_in = DC1_za_data[2];
AF1_ram_block1a2_PORT_A_data_in_reg = DFFE(AF1_ram_block1a2_PORT_A_data_in, AF1_ram_block1a2_clock_0, , , );
AF1_ram_block1a2_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a2_PORT_A_address_reg = DFFE(AF1_ram_block1a2_PORT_A_address, AF1_ram_block1a2_clock_0, , , );
AF1_ram_block1a2_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a2_PORT_B_address_reg = DFFE(AF1_ram_block1a2_PORT_B_address, AF1_ram_block1a2_clock_0, , , );
AF1_ram_block1a2_PORT_A_write_enable = YD10_write;
AF1_ram_block1a2_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a2_PORT_A_write_enable, AF1_ram_block1a2_clock_0, , , );
AF1_ram_block1a2_PORT_B_read_enable = VCC;
AF1_ram_block1a2_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a2_PORT_B_read_enable, AF1_ram_block1a2_clock_0, , , );
AF1_ram_block1a2_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a2_PORT_B_data_out = MEMORY(AF1_ram_block1a2_PORT_A_data_in_reg, , AF1_ram_block1a2_PORT_A_address_reg, AF1_ram_block1a2_PORT_B_address_reg, AF1_ram_block1a2_PORT_A_write_enable_reg, , , AF1_ram_block1a2_PORT_B_read_enable_reg, , , AF1_ram_block1a2_clock_0, , , , , , , );
AF1_ram_block1a2 = AF1_ram_block1a2_PORT_B_data_out[0];


--UD2_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[2]_PORT_A_data_in = ND1_wdata[2];
UD2_q_b[2]_PORT_A_data_in_reg = DFFE(UD2_q_b[2]_PORT_A_data_in, UD2_q_b[2]_clock_0, , , );
UD2_q_b[2]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[2]_PORT_A_address_reg = DFFE(UD2_q_b[2]_PORT_A_address, UD2_q_b[2]_clock_0, , , );
UD2_q_b[2]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[2]_PORT_B_address_reg = DFFE(UD2_q_b[2]_PORT_B_address, UD2_q_b[2]_clock_1, , , UD2_q_b[2]_clock_enable_1);
UD2_q_b[2]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[2]_PORT_A_write_enable_reg = DFFE(UD2_q_b[2]_PORT_A_write_enable, UD2_q_b[2]_clock_0, , , );
UD2_q_b[2]_PORT_B_read_enable = VCC;
UD2_q_b[2]_PORT_B_read_enable_reg = DFFE(UD2_q_b[2]_PORT_B_read_enable, UD2_q_b[2]_clock_1, , , UD2_q_b[2]_clock_enable_1);
UD2_q_b[2]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[2]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[2]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[2]_clock_enable_1 = BC1L73;
UD2_q_b[2]_PORT_B_data_out = MEMORY(UD2_q_b[2]_PORT_A_data_in_reg, , UD2_q_b[2]_PORT_A_address_reg, UD2_q_b[2]_PORT_B_address_reg, UD2_q_b[2]_PORT_A_write_enable_reg, , , UD2_q_b[2]_PORT_B_read_enable_reg, , , UD2_q_b[2]_clock_0, UD2_q_b[2]_clock_1, UD2_q_b[2]_clock_enable_0, UD2_q_b[2]_clock_enable_1, , , , );
UD2_q_b[2] = UD2_q_b[2]_PORT_B_data_out[0];


--XC2_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[2]_PORT_A_data_in = PC1_data_in_shift_reg[2];
XC2_q_b[2]_PORT_A_data_in_reg = DFFE(XC2_q_b[2]_PORT_A_data_in, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[2]_PORT_A_address_reg = DFFE(XC2_q_b[2]_PORT_A_address, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[2]_PORT_B_address_reg = DFFE(XC2_q_b[2]_PORT_B_address, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_PORT_A_write_enable = PC1L1;
XC2_q_b[2]_PORT_A_write_enable_reg = DFFE(XC2_q_b[2]_PORT_A_write_enable, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_read_enable = VCC;
XC2_q_b[2]_PORT_B_read_enable_reg = DFFE(XC2_q_b[2]_PORT_B_read_enable, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[2]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[2]_clock_enable_0 = PC1L1;
XC2_q_b[2]_PORT_B_data_out = MEMORY(XC2_q_b[2]_PORT_A_data_in_reg, , XC2_q_b[2]_PORT_A_address_reg, XC2_q_b[2]_PORT_B_address_reg, XC2_q_b[2]_PORT_A_write_enable_reg, , , XC2_q_b[2]_PORT_B_read_enable_reg, , , XC2_q_b[2]_clock_0, XC2_q_b[2]_clock_1, XC2_q_b[2]_clock_enable_0, , , , , );
XC2_q_b[2] = XC2_q_b[2]_PORT_B_data_out[0];


--XC1_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[2]_PORT_A_data_in = PC1_data_in_shift_reg[2];
XC1_q_b[2]_PORT_A_data_in_reg = DFFE(XC1_q_b[2]_PORT_A_data_in, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[2]_PORT_A_address_reg = DFFE(XC1_q_b[2]_PORT_A_address, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[2]_PORT_B_address_reg = DFFE(XC1_q_b[2]_PORT_B_address, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_PORT_A_write_enable = PC1L3;
XC1_q_b[2]_PORT_A_write_enable_reg = DFFE(XC1_q_b[2]_PORT_A_write_enable, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_read_enable = VCC;
XC1_q_b[2]_PORT_B_read_enable_reg = DFFE(XC1_q_b[2]_PORT_B_read_enable, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[2]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[2]_clock_enable_0 = PC1L3;
XC1_q_b[2]_PORT_B_data_out = MEMORY(XC1_q_b[2]_PORT_A_data_in_reg, , XC1_q_b[2]_PORT_A_address_reg, XC1_q_b[2]_PORT_B_address_reg, XC1_q_b[2]_PORT_A_write_enable_reg, , , XC1_q_b[2]_PORT_B_read_enable_reg, , , XC1_q_b[2]_clock_0, XC1_q_b[2]_clock_1, XC1_q_b[2]_clock_enable_0, , , , , );
XC1_q_b[2] = XC1_q_b[2]_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]
--register power-up is low

PC1_right_audio_fifo_read_space[2] = DFFEAS(ZC2_counter_reg_bit[2], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--YB1_address_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2]
--register power-up is low

YB1_address_reg[2] = DFFEAS(HF1_d_writedata[2], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]
--register power-up is low

DD1_shiftreg_data[3] = DFFEAS(DD1L75, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--AF1_ram_block1a10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a10_PORT_A_data_in = DC1_za_data[10];
AF1_ram_block1a10_PORT_A_data_in_reg = DFFE(AF1_ram_block1a10_PORT_A_data_in, AF1_ram_block1a10_clock_0, , , );
AF1_ram_block1a10_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a10_PORT_A_address_reg = DFFE(AF1_ram_block1a10_PORT_A_address, AF1_ram_block1a10_clock_0, , , );
AF1_ram_block1a10_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a10_PORT_B_address_reg = DFFE(AF1_ram_block1a10_PORT_B_address, AF1_ram_block1a10_clock_0, , , );
AF1_ram_block1a10_PORT_A_write_enable = YD10_write;
AF1_ram_block1a10_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a10_PORT_A_write_enable, AF1_ram_block1a10_clock_0, , , );
AF1_ram_block1a10_PORT_B_read_enable = VCC;
AF1_ram_block1a10_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a10_PORT_B_read_enable, AF1_ram_block1a10_clock_0, , , );
AF1_ram_block1a10_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a10_PORT_B_data_out = MEMORY(AF1_ram_block1a10_PORT_A_data_in_reg, , AF1_ram_block1a10_PORT_A_address_reg, AF1_ram_block1a10_PORT_B_address_reg, AF1_ram_block1a10_PORT_A_write_enable_reg, , , AF1_ram_block1a10_PORT_B_read_enable_reg, , , AF1_ram_block1a10_clock_0, , , , , , , );
AF1_ram_block1a10 = AF1_ram_block1a10_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]
--register power-up is low

PC1_left_audio_fifo_read_space[2] = DFFEAS(ZC1_counter_reg_bit[2], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[10]_PORT_A_data_in = PC1_data_in_shift_reg[10];
XC1_q_b[10]_PORT_A_data_in_reg = DFFE(XC1_q_b[10]_PORT_A_data_in, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[10]_PORT_A_address_reg = DFFE(XC1_q_b[10]_PORT_A_address, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[10]_PORT_B_address_reg = DFFE(XC1_q_b[10]_PORT_B_address, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_PORT_A_write_enable = PC1L3;
XC1_q_b[10]_PORT_A_write_enable_reg = DFFE(XC1_q_b[10]_PORT_A_write_enable, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_read_enable = VCC;
XC1_q_b[10]_PORT_B_read_enable_reg = DFFE(XC1_q_b[10]_PORT_B_read_enable, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[10]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[10]_clock_enable_0 = PC1L3;
XC1_q_b[10]_PORT_B_data_out = MEMORY(XC1_q_b[10]_PORT_A_data_in_reg, , XC1_q_b[10]_PORT_A_address_reg, XC1_q_b[10]_PORT_B_address_reg, XC1_q_b[10]_PORT_A_write_enable_reg, , , XC1_q_b[10]_PORT_B_read_enable_reg, , , XC1_q_b[10]_clock_0, XC1_q_b[10]_clock_1, XC1_q_b[10]_clock_enable_0, , , , , );
XC1_q_b[10] = XC1_q_b[10]_PORT_B_data_out[0];


--XC2_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[10]_PORT_A_data_in = PC1_data_in_shift_reg[10];
XC2_q_b[10]_PORT_A_data_in_reg = DFFE(XC2_q_b[10]_PORT_A_data_in, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[10]_PORT_A_address_reg = DFFE(XC2_q_b[10]_PORT_A_address, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[10]_PORT_B_address_reg = DFFE(XC2_q_b[10]_PORT_B_address, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_PORT_A_write_enable = PC1L1;
XC2_q_b[10]_PORT_A_write_enable_reg = DFFE(XC2_q_b[10]_PORT_A_write_enable, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_read_enable = VCC;
XC2_q_b[10]_PORT_B_read_enable_reg = DFFE(XC2_q_b[10]_PORT_B_read_enable, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[10]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[10]_clock_enable_0 = PC1L1;
XC2_q_b[10]_PORT_B_data_out = MEMORY(XC2_q_b[10]_PORT_A_data_in_reg, , XC2_q_b[10]_PORT_A_address_reg, XC2_q_b[10]_PORT_B_address_reg, XC2_q_b[10]_PORT_A_write_enable_reg, , , XC2_q_b[10]_PORT_B_read_enable_reg, , , XC2_q_b[10]_clock_0, XC2_q_b[10]_clock_1, XC2_q_b[10]_clock_enable_0, , , , , );
XC2_q_b[10] = XC2_q_b[10]_PORT_B_data_out[0];


--XB1_readdata[27] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[27]
--register power-up is low

XB1_readdata[27] = DFFEAS(QC1_left_channel_fifo_write_space[3], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--HF1L222 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
HF1L222_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[27]) ) + ( HF1_E_src1[27] ) + ( HF1L131 );
HF1L222 = SUM(HF1L222_adder_eqn);

--HF1L223 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
HF1L223_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[27]) ) + ( HF1_E_src1[27] ) + ( HF1L131 );
HF1L223 = CARRY(HF1L223_adder_eqn);


--AF1_ram_block1a3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a3_PORT_A_data_in = DC1_za_data[3];
AF1_ram_block1a3_PORT_A_data_in_reg = DFFE(AF1_ram_block1a3_PORT_A_data_in, AF1_ram_block1a3_clock_0, , , );
AF1_ram_block1a3_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a3_PORT_A_address_reg = DFFE(AF1_ram_block1a3_PORT_A_address, AF1_ram_block1a3_clock_0, , , );
AF1_ram_block1a3_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a3_PORT_B_address_reg = DFFE(AF1_ram_block1a3_PORT_B_address, AF1_ram_block1a3_clock_0, , , );
AF1_ram_block1a3_PORT_A_write_enable = YD10_write;
AF1_ram_block1a3_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a3_PORT_A_write_enable, AF1_ram_block1a3_clock_0, , , );
AF1_ram_block1a3_PORT_B_read_enable = VCC;
AF1_ram_block1a3_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a3_PORT_B_read_enable, AF1_ram_block1a3_clock_0, , , );
AF1_ram_block1a3_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a3_PORT_B_data_out = MEMORY(AF1_ram_block1a3_PORT_A_data_in_reg, , AF1_ram_block1a3_PORT_A_address_reg, AF1_ram_block1a3_PORT_B_address_reg, AF1_ram_block1a3_PORT_A_write_enable_reg, , , AF1_ram_block1a3_PORT_B_read_enable_reg, , , AF1_ram_block1a3_clock_0, , , , , , , );
AF1_ram_block1a3 = AF1_ram_block1a3_PORT_B_data_out[0];


--UD2_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[3]_PORT_A_data_in = ND1_wdata[3];
UD2_q_b[3]_PORT_A_data_in_reg = DFFE(UD2_q_b[3]_PORT_A_data_in, UD2_q_b[3]_clock_0, , , );
UD2_q_b[3]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[3]_PORT_A_address_reg = DFFE(UD2_q_b[3]_PORT_A_address, UD2_q_b[3]_clock_0, , , );
UD2_q_b[3]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[3]_PORT_B_address_reg = DFFE(UD2_q_b[3]_PORT_B_address, UD2_q_b[3]_clock_1, , , UD2_q_b[3]_clock_enable_1);
UD2_q_b[3]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[3]_PORT_A_write_enable_reg = DFFE(UD2_q_b[3]_PORT_A_write_enable, UD2_q_b[3]_clock_0, , , );
UD2_q_b[3]_PORT_B_read_enable = VCC;
UD2_q_b[3]_PORT_B_read_enable_reg = DFFE(UD2_q_b[3]_PORT_B_read_enable, UD2_q_b[3]_clock_1, , , UD2_q_b[3]_clock_enable_1);
UD2_q_b[3]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[3]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[3]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[3]_clock_enable_1 = BC1L73;
UD2_q_b[3]_PORT_B_data_out = MEMORY(UD2_q_b[3]_PORT_A_data_in_reg, , UD2_q_b[3]_PORT_A_address_reg, UD2_q_b[3]_PORT_B_address_reg, UD2_q_b[3]_PORT_A_write_enable_reg, , , UD2_q_b[3]_PORT_B_read_enable_reg, , , UD2_q_b[3]_clock_0, UD2_q_b[3]_clock_1, UD2_q_b[3]_clock_enable_0, UD2_q_b[3]_clock_enable_1, , , , );
UD2_q_b[3] = UD2_q_b[3]_PORT_B_data_out[0];


--XC2_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[3]_PORT_A_data_in = PC1_data_in_shift_reg[3];
XC2_q_b[3]_PORT_A_data_in_reg = DFFE(XC2_q_b[3]_PORT_A_data_in, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[3]_PORT_A_address_reg = DFFE(XC2_q_b[3]_PORT_A_address, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[3]_PORT_B_address_reg = DFFE(XC2_q_b[3]_PORT_B_address, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_PORT_A_write_enable = PC1L1;
XC2_q_b[3]_PORT_A_write_enable_reg = DFFE(XC2_q_b[3]_PORT_A_write_enable, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_read_enable = VCC;
XC2_q_b[3]_PORT_B_read_enable_reg = DFFE(XC2_q_b[3]_PORT_B_read_enable, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[3]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[3]_clock_enable_0 = PC1L1;
XC2_q_b[3]_PORT_B_data_out = MEMORY(XC2_q_b[3]_PORT_A_data_in_reg, , XC2_q_b[3]_PORT_A_address_reg, XC2_q_b[3]_PORT_B_address_reg, XC2_q_b[3]_PORT_A_write_enable_reg, , , XC2_q_b[3]_PORT_B_read_enable_reg, , , XC2_q_b[3]_clock_0, XC2_q_b[3]_clock_1, XC2_q_b[3]_clock_enable_0, , , , , );
XC2_q_b[3] = XC2_q_b[3]_PORT_B_data_out[0];


--XC1_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[3]_PORT_A_data_in = PC1_data_in_shift_reg[3];
XC1_q_b[3]_PORT_A_data_in_reg = DFFE(XC1_q_b[3]_PORT_A_data_in, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[3]_PORT_A_address_reg = DFFE(XC1_q_b[3]_PORT_A_address, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[3]_PORT_B_address_reg = DFFE(XC1_q_b[3]_PORT_B_address, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_PORT_A_write_enable = PC1L3;
XC1_q_b[3]_PORT_A_write_enable_reg = DFFE(XC1_q_b[3]_PORT_A_write_enable, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_read_enable = VCC;
XC1_q_b[3]_PORT_B_read_enable_reg = DFFE(XC1_q_b[3]_PORT_B_read_enable, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[3]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[3]_clock_enable_0 = PC1L3;
XC1_q_b[3]_PORT_B_data_out = MEMORY(XC1_q_b[3]_PORT_A_data_in_reg, , XC1_q_b[3]_PORT_A_address_reg, XC1_q_b[3]_PORT_B_address_reg, XC1_q_b[3]_PORT_A_write_enable_reg, , , XC1_q_b[3]_PORT_B_read_enable_reg, , , XC1_q_b[3]_clock_0, XC1_q_b[3]_clock_1, XC1_q_b[3]_clock_enable_0, , , , , );
XC1_q_b[3] = XC1_q_b[3]_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]
--register power-up is low

PC1_right_audio_fifo_read_space[3] = DFFEAS(ZC2_counter_reg_bit[3], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--YB1_address_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]
--register power-up is low

YB1_address_reg[3] = DFFEAS(HF1_d_writedata[3], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]
--register power-up is low

DD1_shiftreg_data[4] = DFFEAS(DD1L76, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--AF1_ram_block1a11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a11_PORT_A_data_in = DC1_za_data[11];
AF1_ram_block1a11_PORT_A_data_in_reg = DFFE(AF1_ram_block1a11_PORT_A_data_in, AF1_ram_block1a11_clock_0, , , );
AF1_ram_block1a11_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a11_PORT_A_address_reg = DFFE(AF1_ram_block1a11_PORT_A_address, AF1_ram_block1a11_clock_0, , , );
AF1_ram_block1a11_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a11_PORT_B_address_reg = DFFE(AF1_ram_block1a11_PORT_B_address, AF1_ram_block1a11_clock_0, , , );
AF1_ram_block1a11_PORT_A_write_enable = YD10_write;
AF1_ram_block1a11_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a11_PORT_A_write_enable, AF1_ram_block1a11_clock_0, , , );
AF1_ram_block1a11_PORT_B_read_enable = VCC;
AF1_ram_block1a11_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a11_PORT_B_read_enable, AF1_ram_block1a11_clock_0, , , );
AF1_ram_block1a11_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a11_PORT_B_data_out = MEMORY(AF1_ram_block1a11_PORT_A_data_in_reg, , AF1_ram_block1a11_PORT_A_address_reg, AF1_ram_block1a11_PORT_B_address_reg, AF1_ram_block1a11_PORT_A_write_enable_reg, , , AF1_ram_block1a11_PORT_B_read_enable_reg, , , AF1_ram_block1a11_clock_0, , , , , , , );
AF1_ram_block1a11 = AF1_ram_block1a11_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]
--register power-up is low

PC1_left_audio_fifo_read_space[3] = DFFEAS(ZC1_counter_reg_bit[3], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[11]_PORT_A_data_in = PC1_data_in_shift_reg[11];
XC1_q_b[11]_PORT_A_data_in_reg = DFFE(XC1_q_b[11]_PORT_A_data_in, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[11]_PORT_A_address_reg = DFFE(XC1_q_b[11]_PORT_A_address, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[11]_PORT_B_address_reg = DFFE(XC1_q_b[11]_PORT_B_address, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_PORT_A_write_enable = PC1L3;
XC1_q_b[11]_PORT_A_write_enable_reg = DFFE(XC1_q_b[11]_PORT_A_write_enable, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_read_enable = VCC;
XC1_q_b[11]_PORT_B_read_enable_reg = DFFE(XC1_q_b[11]_PORT_B_read_enable, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[11]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[11]_clock_enable_0 = PC1L3;
XC1_q_b[11]_PORT_B_data_out = MEMORY(XC1_q_b[11]_PORT_A_data_in_reg, , XC1_q_b[11]_PORT_A_address_reg, XC1_q_b[11]_PORT_B_address_reg, XC1_q_b[11]_PORT_A_write_enable_reg, , , XC1_q_b[11]_PORT_B_read_enable_reg, , , XC1_q_b[11]_clock_0, XC1_q_b[11]_clock_1, XC1_q_b[11]_clock_enable_0, , , , , );
XC1_q_b[11] = XC1_q_b[11]_PORT_B_data_out[0];


--XC2_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[11]_PORT_A_data_in = PC1_data_in_shift_reg[11];
XC2_q_b[11]_PORT_A_data_in_reg = DFFE(XC2_q_b[11]_PORT_A_data_in, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[11]_PORT_A_address_reg = DFFE(XC2_q_b[11]_PORT_A_address, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[11]_PORT_B_address_reg = DFFE(XC2_q_b[11]_PORT_B_address, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_PORT_A_write_enable = PC1L1;
XC2_q_b[11]_PORT_A_write_enable_reg = DFFE(XC2_q_b[11]_PORT_A_write_enable, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_read_enable = VCC;
XC2_q_b[11]_PORT_B_read_enable_reg = DFFE(XC2_q_b[11]_PORT_B_read_enable, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[11]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[11]_clock_enable_0 = PC1L1;
XC2_q_b[11]_PORT_B_data_out = MEMORY(XC2_q_b[11]_PORT_A_data_in_reg, , XC2_q_b[11]_PORT_A_address_reg, XC2_q_b[11]_PORT_B_address_reg, XC2_q_b[11]_PORT_A_write_enable_reg, , , XC2_q_b[11]_PORT_B_read_enable_reg, , , XC2_q_b[11]_clock_0, XC2_q_b[11]_clock_1, XC2_q_b[11]_clock_enable_0, , , , , );
XC2_q_b[11] = XC2_q_b[11]_PORT_B_data_out[0];


--XB1_readdata[28] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[28]
--register power-up is low

XB1_readdata[28] = DFFEAS(QC1_left_channel_fifo_write_space[4], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--HF1L226 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
HF1L226_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[28]) ) + ( HF1_E_src1[28] ) + ( HF1L223 );
HF1L226 = SUM(HF1L226_adder_eqn);

--HF1L227 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
HF1L227_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[28]) ) + ( HF1_E_src1[28] ) + ( HF1L223 );
HF1L227 = CARRY(HF1L227_adder_eqn);


--AF1_ram_block1a4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a4_PORT_A_data_in = DC1_za_data[4];
AF1_ram_block1a4_PORT_A_data_in_reg = DFFE(AF1_ram_block1a4_PORT_A_data_in, AF1_ram_block1a4_clock_0, , , );
AF1_ram_block1a4_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a4_PORT_A_address_reg = DFFE(AF1_ram_block1a4_PORT_A_address, AF1_ram_block1a4_clock_0, , , );
AF1_ram_block1a4_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a4_PORT_B_address_reg = DFFE(AF1_ram_block1a4_PORT_B_address, AF1_ram_block1a4_clock_0, , , );
AF1_ram_block1a4_PORT_A_write_enable = YD10_write;
AF1_ram_block1a4_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a4_PORT_A_write_enable, AF1_ram_block1a4_clock_0, , , );
AF1_ram_block1a4_PORT_B_read_enable = VCC;
AF1_ram_block1a4_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a4_PORT_B_read_enable, AF1_ram_block1a4_clock_0, , , );
AF1_ram_block1a4_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a4_PORT_B_data_out = MEMORY(AF1_ram_block1a4_PORT_A_data_in_reg, , AF1_ram_block1a4_PORT_A_address_reg, AF1_ram_block1a4_PORT_B_address_reg, AF1_ram_block1a4_PORT_A_write_enable_reg, , , AF1_ram_block1a4_PORT_B_read_enable_reg, , , AF1_ram_block1a4_clock_0, , , , , , , );
AF1_ram_block1a4 = AF1_ram_block1a4_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]
--register power-up is low

PC1_right_audio_fifo_read_space[4] = DFFEAS(ZC2_counter_reg_bit[4], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[4]_PORT_A_data_in = PC1_data_in_shift_reg[4];
XC1_q_b[4]_PORT_A_data_in_reg = DFFE(XC1_q_b[4]_PORT_A_data_in, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[4]_PORT_A_address_reg = DFFE(XC1_q_b[4]_PORT_A_address, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[4]_PORT_B_address_reg = DFFE(XC1_q_b[4]_PORT_B_address, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_PORT_A_write_enable = PC1L3;
XC1_q_b[4]_PORT_A_write_enable_reg = DFFE(XC1_q_b[4]_PORT_A_write_enable, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_read_enable = VCC;
XC1_q_b[4]_PORT_B_read_enable_reg = DFFE(XC1_q_b[4]_PORT_B_read_enable, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[4]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[4]_clock_enable_0 = PC1L3;
XC1_q_b[4]_PORT_B_data_out = MEMORY(XC1_q_b[4]_PORT_A_data_in_reg, , XC1_q_b[4]_PORT_A_address_reg, XC1_q_b[4]_PORT_B_address_reg, XC1_q_b[4]_PORT_A_write_enable_reg, , , XC1_q_b[4]_PORT_B_read_enable_reg, , , XC1_q_b[4]_clock_0, XC1_q_b[4]_clock_1, XC1_q_b[4]_clock_enable_0, , , , , );
XC1_q_b[4] = XC1_q_b[4]_PORT_B_data_out[0];


--XC2_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[4]_PORT_A_data_in = PC1_data_in_shift_reg[4];
XC2_q_b[4]_PORT_A_data_in_reg = DFFE(XC2_q_b[4]_PORT_A_data_in, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[4]_PORT_A_address_reg = DFFE(XC2_q_b[4]_PORT_A_address, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[4]_PORT_B_address_reg = DFFE(XC2_q_b[4]_PORT_B_address, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_PORT_A_write_enable = PC1L1;
XC2_q_b[4]_PORT_A_write_enable_reg = DFFE(XC2_q_b[4]_PORT_A_write_enable, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_read_enable = VCC;
XC2_q_b[4]_PORT_B_read_enable_reg = DFFE(XC2_q_b[4]_PORT_B_read_enable, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[4]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[4]_clock_enable_0 = PC1L1;
XC2_q_b[4]_PORT_B_data_out = MEMORY(XC2_q_b[4]_PORT_A_data_in_reg, , XC2_q_b[4]_PORT_A_address_reg, XC2_q_b[4]_PORT_B_address_reg, XC2_q_b[4]_PORT_A_write_enable_reg, , , XC2_q_b[4]_PORT_B_read_enable_reg, , , XC2_q_b[4]_clock_0, XC2_q_b[4]_clock_1, XC2_q_b[4]_clock_enable_0, , , , , );
XC2_q_b[4] = XC2_q_b[4]_PORT_B_data_out[0];


--YB1_address_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]
--register power-up is low

YB1_address_reg[4] = DFFEAS(HF1_d_writedata[4], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]
--register power-up is low

DD1_shiftreg_data[5] = DFFEAS(DD1L77, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--UD2_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[4]_PORT_A_data_in = ND1_wdata[4];
UD2_q_b[4]_PORT_A_data_in_reg = DFFE(UD2_q_b[4]_PORT_A_data_in, UD2_q_b[4]_clock_0, , , );
UD2_q_b[4]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[4]_PORT_A_address_reg = DFFE(UD2_q_b[4]_PORT_A_address, UD2_q_b[4]_clock_0, , , );
UD2_q_b[4]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[4]_PORT_B_address_reg = DFFE(UD2_q_b[4]_PORT_B_address, UD2_q_b[4]_clock_1, , , UD2_q_b[4]_clock_enable_1);
UD2_q_b[4]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[4]_PORT_A_write_enable_reg = DFFE(UD2_q_b[4]_PORT_A_write_enable, UD2_q_b[4]_clock_0, , , );
UD2_q_b[4]_PORT_B_read_enable = VCC;
UD2_q_b[4]_PORT_B_read_enable_reg = DFFE(UD2_q_b[4]_PORT_B_read_enable, UD2_q_b[4]_clock_1, , , UD2_q_b[4]_clock_enable_1);
UD2_q_b[4]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[4]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[4]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[4]_clock_enable_1 = BC1L73;
UD2_q_b[4]_PORT_B_data_out = MEMORY(UD2_q_b[4]_PORT_A_data_in_reg, , UD2_q_b[4]_PORT_A_address_reg, UD2_q_b[4]_PORT_B_address_reg, UD2_q_b[4]_PORT_A_write_enable_reg, , , UD2_q_b[4]_PORT_B_read_enable_reg, , , UD2_q_b[4]_clock_0, UD2_q_b[4]_clock_1, UD2_q_b[4]_clock_enable_0, UD2_q_b[4]_clock_enable_1, , , , );
UD2_q_b[4] = UD2_q_b[4]_PORT_B_data_out[0];


--AF1_ram_block1a12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a12_PORT_A_data_in = DC1_za_data[12];
AF1_ram_block1a12_PORT_A_data_in_reg = DFFE(AF1_ram_block1a12_PORT_A_data_in, AF1_ram_block1a12_clock_0, , , );
AF1_ram_block1a12_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a12_PORT_A_address_reg = DFFE(AF1_ram_block1a12_PORT_A_address, AF1_ram_block1a12_clock_0, , , );
AF1_ram_block1a12_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a12_PORT_B_address_reg = DFFE(AF1_ram_block1a12_PORT_B_address, AF1_ram_block1a12_clock_0, , , );
AF1_ram_block1a12_PORT_A_write_enable = YD10_write;
AF1_ram_block1a12_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a12_PORT_A_write_enable, AF1_ram_block1a12_clock_0, , , );
AF1_ram_block1a12_PORT_B_read_enable = VCC;
AF1_ram_block1a12_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a12_PORT_B_read_enable, AF1_ram_block1a12_clock_0, , , );
AF1_ram_block1a12_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a12_PORT_B_data_out = MEMORY(AF1_ram_block1a12_PORT_A_data_in_reg, , AF1_ram_block1a12_PORT_A_address_reg, AF1_ram_block1a12_PORT_B_address_reg, AF1_ram_block1a12_PORT_A_write_enable_reg, , , AF1_ram_block1a12_PORT_B_read_enable_reg, , , AF1_ram_block1a12_clock_0, , , , , , , );
AF1_ram_block1a12 = AF1_ram_block1a12_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]
--register power-up is low

PC1_left_audio_fifo_read_space[4] = DFFEAS(ZC1_counter_reg_bit[4], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[12]_PORT_A_data_in = PC1_data_in_shift_reg[12];
XC1_q_b[12]_PORT_A_data_in_reg = DFFE(XC1_q_b[12]_PORT_A_data_in, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[12]_PORT_A_address_reg = DFFE(XC1_q_b[12]_PORT_A_address, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[12]_PORT_B_address_reg = DFFE(XC1_q_b[12]_PORT_B_address, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_PORT_A_write_enable = PC1L3;
XC1_q_b[12]_PORT_A_write_enable_reg = DFFE(XC1_q_b[12]_PORT_A_write_enable, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_read_enable = VCC;
XC1_q_b[12]_PORT_B_read_enable_reg = DFFE(XC1_q_b[12]_PORT_B_read_enable, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[12]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[12]_clock_enable_0 = PC1L3;
XC1_q_b[12]_PORT_B_data_out = MEMORY(XC1_q_b[12]_PORT_A_data_in_reg, , XC1_q_b[12]_PORT_A_address_reg, XC1_q_b[12]_PORT_B_address_reg, XC1_q_b[12]_PORT_A_write_enable_reg, , , XC1_q_b[12]_PORT_B_read_enable_reg, , , XC1_q_b[12]_clock_0, XC1_q_b[12]_clock_1, XC1_q_b[12]_clock_enable_0, , , , , );
XC1_q_b[12] = XC1_q_b[12]_PORT_B_data_out[0];


--XC2_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[12]_PORT_A_data_in = PC1_data_in_shift_reg[12];
XC2_q_b[12]_PORT_A_data_in_reg = DFFE(XC2_q_b[12]_PORT_A_data_in, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[12]_PORT_A_address_reg = DFFE(XC2_q_b[12]_PORT_A_address, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[12]_PORT_B_address_reg = DFFE(XC2_q_b[12]_PORT_B_address, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_PORT_A_write_enable = PC1L1;
XC2_q_b[12]_PORT_A_write_enable_reg = DFFE(XC2_q_b[12]_PORT_A_write_enable, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_read_enable = VCC;
XC2_q_b[12]_PORT_B_read_enable_reg = DFFE(XC2_q_b[12]_PORT_B_read_enable, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[12]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[12]_clock_enable_0 = PC1L1;
XC2_q_b[12]_PORT_B_data_out = MEMORY(XC2_q_b[12]_PORT_A_data_in_reg, , XC2_q_b[12]_PORT_A_address_reg, XC2_q_b[12]_PORT_B_address_reg, XC2_q_b[12]_PORT_A_write_enable_reg, , , XC2_q_b[12]_PORT_B_read_enable_reg, , , XC2_q_b[12]_clock_0, XC2_q_b[12]_clock_1, XC2_q_b[12]_clock_enable_0, , , , , );
XC2_q_b[12] = XC2_q_b[12]_PORT_B_data_out[0];


--XB1_readdata[29] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]
--register power-up is low

XB1_readdata[29] = DFFEAS(QC1_left_channel_fifo_write_space[5], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--HF1L230 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
HF1L230_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[29]) ) + ( HF1_E_src1[29] ) + ( HF1L227 );
HF1L230 = SUM(HF1L230_adder_eqn);

--HF1L231 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
HF1L231_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[29]) ) + ( HF1_E_src1[29] ) + ( HF1L227 );
HF1L231 = CARRY(HF1L231_adder_eqn);


--AF1_ram_block1a5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a5_PORT_A_data_in = DC1_za_data[5];
AF1_ram_block1a5_PORT_A_data_in_reg = DFFE(AF1_ram_block1a5_PORT_A_data_in, AF1_ram_block1a5_clock_0, , , );
AF1_ram_block1a5_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a5_PORT_A_address_reg = DFFE(AF1_ram_block1a5_PORT_A_address, AF1_ram_block1a5_clock_0, , , );
AF1_ram_block1a5_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a5_PORT_B_address_reg = DFFE(AF1_ram_block1a5_PORT_B_address, AF1_ram_block1a5_clock_0, , , );
AF1_ram_block1a5_PORT_A_write_enable = YD10_write;
AF1_ram_block1a5_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a5_PORT_A_write_enable, AF1_ram_block1a5_clock_0, , , );
AF1_ram_block1a5_PORT_B_read_enable = VCC;
AF1_ram_block1a5_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a5_PORT_B_read_enable, AF1_ram_block1a5_clock_0, , , );
AF1_ram_block1a5_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a5_PORT_B_data_out = MEMORY(AF1_ram_block1a5_PORT_A_data_in_reg, , AF1_ram_block1a5_PORT_A_address_reg, AF1_ram_block1a5_PORT_B_address_reg, AF1_ram_block1a5_PORT_A_write_enable_reg, , , AF1_ram_block1a5_PORT_B_read_enable_reg, , , AF1_ram_block1a5_clock_0, , , , , , , );
AF1_ram_block1a5 = AF1_ram_block1a5_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]
--register power-up is low

PC1_right_audio_fifo_read_space[5] = DFFEAS(ZC2_counter_reg_bit[5], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[5]_PORT_A_data_in = PC1_data_in_shift_reg[5];
XC1_q_b[5]_PORT_A_data_in_reg = DFFE(XC1_q_b[5]_PORT_A_data_in, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[5]_PORT_A_address_reg = DFFE(XC1_q_b[5]_PORT_A_address, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[5]_PORT_B_address_reg = DFFE(XC1_q_b[5]_PORT_B_address, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_PORT_A_write_enable = PC1L3;
XC1_q_b[5]_PORT_A_write_enable_reg = DFFE(XC1_q_b[5]_PORT_A_write_enable, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_read_enable = VCC;
XC1_q_b[5]_PORT_B_read_enable_reg = DFFE(XC1_q_b[5]_PORT_B_read_enable, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[5]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[5]_clock_enable_0 = PC1L3;
XC1_q_b[5]_PORT_B_data_out = MEMORY(XC1_q_b[5]_PORT_A_data_in_reg, , XC1_q_b[5]_PORT_A_address_reg, XC1_q_b[5]_PORT_B_address_reg, XC1_q_b[5]_PORT_A_write_enable_reg, , , XC1_q_b[5]_PORT_B_read_enable_reg, , , XC1_q_b[5]_clock_0, XC1_q_b[5]_clock_1, XC1_q_b[5]_clock_enable_0, , , , , );
XC1_q_b[5] = XC1_q_b[5]_PORT_B_data_out[0];


--XC2_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[5]_PORT_A_data_in = PC1_data_in_shift_reg[5];
XC2_q_b[5]_PORT_A_data_in_reg = DFFE(XC2_q_b[5]_PORT_A_data_in, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[5]_PORT_A_address_reg = DFFE(XC2_q_b[5]_PORT_A_address, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[5]_PORT_B_address_reg = DFFE(XC2_q_b[5]_PORT_B_address, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_PORT_A_write_enable = PC1L1;
XC2_q_b[5]_PORT_A_write_enable_reg = DFFE(XC2_q_b[5]_PORT_A_write_enable, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_read_enable = VCC;
XC2_q_b[5]_PORT_B_read_enable_reg = DFFE(XC2_q_b[5]_PORT_B_read_enable, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[5]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[5]_clock_enable_0 = PC1L1;
XC2_q_b[5]_PORT_B_data_out = MEMORY(XC2_q_b[5]_PORT_A_data_in_reg, , XC2_q_b[5]_PORT_A_address_reg, XC2_q_b[5]_PORT_B_address_reg, XC2_q_b[5]_PORT_A_write_enable_reg, , , XC2_q_b[5]_PORT_B_read_enable_reg, , , XC2_q_b[5]_clock_0, XC2_q_b[5]_clock_1, XC2_q_b[5]_clock_enable_0, , , , , );
XC2_q_b[5] = XC2_q_b[5]_PORT_B_data_out[0];


--YB1_address_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]
--register power-up is low

YB1_address_reg[5] = DFFEAS(HF1_d_writedata[5], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]
--register power-up is low

DD1_shiftreg_data[6] = DFFEAS(DD1L78, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--UD2_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[5]_PORT_A_data_in = ND1_wdata[5];
UD2_q_b[5]_PORT_A_data_in_reg = DFFE(UD2_q_b[5]_PORT_A_data_in, UD2_q_b[5]_clock_0, , , );
UD2_q_b[5]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[5]_PORT_A_address_reg = DFFE(UD2_q_b[5]_PORT_A_address, UD2_q_b[5]_clock_0, , , );
UD2_q_b[5]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[5]_PORT_B_address_reg = DFFE(UD2_q_b[5]_PORT_B_address, UD2_q_b[5]_clock_1, , , UD2_q_b[5]_clock_enable_1);
UD2_q_b[5]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[5]_PORT_A_write_enable_reg = DFFE(UD2_q_b[5]_PORT_A_write_enable, UD2_q_b[5]_clock_0, , , );
UD2_q_b[5]_PORT_B_read_enable = VCC;
UD2_q_b[5]_PORT_B_read_enable_reg = DFFE(UD2_q_b[5]_PORT_B_read_enable, UD2_q_b[5]_clock_1, , , UD2_q_b[5]_clock_enable_1);
UD2_q_b[5]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[5]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[5]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[5]_clock_enable_1 = BC1L73;
UD2_q_b[5]_PORT_B_data_out = MEMORY(UD2_q_b[5]_PORT_A_data_in_reg, , UD2_q_b[5]_PORT_A_address_reg, UD2_q_b[5]_PORT_B_address_reg, UD2_q_b[5]_PORT_A_write_enable_reg, , , UD2_q_b[5]_PORT_B_read_enable_reg, , , UD2_q_b[5]_clock_0, UD2_q_b[5]_clock_1, UD2_q_b[5]_clock_enable_0, UD2_q_b[5]_clock_enable_1, , , , );
UD2_q_b[5] = UD2_q_b[5]_PORT_B_data_out[0];


--AF1_ram_block1a13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a13_PORT_A_data_in = DC1_za_data[13];
AF1_ram_block1a13_PORT_A_data_in_reg = DFFE(AF1_ram_block1a13_PORT_A_data_in, AF1_ram_block1a13_clock_0, , , );
AF1_ram_block1a13_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a13_PORT_A_address_reg = DFFE(AF1_ram_block1a13_PORT_A_address, AF1_ram_block1a13_clock_0, , , );
AF1_ram_block1a13_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a13_PORT_B_address_reg = DFFE(AF1_ram_block1a13_PORT_B_address, AF1_ram_block1a13_clock_0, , , );
AF1_ram_block1a13_PORT_A_write_enable = YD10_write;
AF1_ram_block1a13_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a13_PORT_A_write_enable, AF1_ram_block1a13_clock_0, , , );
AF1_ram_block1a13_PORT_B_read_enable = VCC;
AF1_ram_block1a13_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a13_PORT_B_read_enable, AF1_ram_block1a13_clock_0, , , );
AF1_ram_block1a13_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a13_PORT_B_data_out = MEMORY(AF1_ram_block1a13_PORT_A_data_in_reg, , AF1_ram_block1a13_PORT_A_address_reg, AF1_ram_block1a13_PORT_B_address_reg, AF1_ram_block1a13_PORT_A_write_enable_reg, , , AF1_ram_block1a13_PORT_B_read_enable_reg, , , AF1_ram_block1a13_clock_0, , , , , , , );
AF1_ram_block1a13 = AF1_ram_block1a13_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]
--register power-up is low

PC1_left_audio_fifo_read_space[5] = DFFEAS(ZC1_counter_reg_bit[5], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[13]_PORT_A_data_in = PC1_data_in_shift_reg[13];
XC1_q_b[13]_PORT_A_data_in_reg = DFFE(XC1_q_b[13]_PORT_A_data_in, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[13]_PORT_A_address_reg = DFFE(XC1_q_b[13]_PORT_A_address, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[13]_PORT_B_address_reg = DFFE(XC1_q_b[13]_PORT_B_address, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_PORT_A_write_enable = PC1L3;
XC1_q_b[13]_PORT_A_write_enable_reg = DFFE(XC1_q_b[13]_PORT_A_write_enable, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_read_enable = VCC;
XC1_q_b[13]_PORT_B_read_enable_reg = DFFE(XC1_q_b[13]_PORT_B_read_enable, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[13]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[13]_clock_enable_0 = PC1L3;
XC1_q_b[13]_PORT_B_data_out = MEMORY(XC1_q_b[13]_PORT_A_data_in_reg, , XC1_q_b[13]_PORT_A_address_reg, XC1_q_b[13]_PORT_B_address_reg, XC1_q_b[13]_PORT_A_write_enable_reg, , , XC1_q_b[13]_PORT_B_read_enable_reg, , , XC1_q_b[13]_clock_0, XC1_q_b[13]_clock_1, XC1_q_b[13]_clock_enable_0, , , , , );
XC1_q_b[13] = XC1_q_b[13]_PORT_B_data_out[0];


--XC2_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[13]_PORT_A_data_in = PC1_data_in_shift_reg[13];
XC2_q_b[13]_PORT_A_data_in_reg = DFFE(XC2_q_b[13]_PORT_A_data_in, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[13]_PORT_A_address_reg = DFFE(XC2_q_b[13]_PORT_A_address, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[13]_PORT_B_address_reg = DFFE(XC2_q_b[13]_PORT_B_address, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_PORT_A_write_enable = PC1L1;
XC2_q_b[13]_PORT_A_write_enable_reg = DFFE(XC2_q_b[13]_PORT_A_write_enable, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_read_enable = VCC;
XC2_q_b[13]_PORT_B_read_enable_reg = DFFE(XC2_q_b[13]_PORT_B_read_enable, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[13]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[13]_clock_enable_0 = PC1L1;
XC2_q_b[13]_PORT_B_data_out = MEMORY(XC2_q_b[13]_PORT_A_data_in_reg, , XC2_q_b[13]_PORT_A_address_reg, XC2_q_b[13]_PORT_B_address_reg, XC2_q_b[13]_PORT_A_write_enable_reg, , , XC2_q_b[13]_PORT_B_read_enable_reg, , , XC2_q_b[13]_clock_0, XC2_q_b[13]_clock_1, XC2_q_b[13]_clock_enable_0, , , , , );
XC2_q_b[13] = XC2_q_b[13]_PORT_B_data_out[0];


--XB1_readdata[30] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30]
--register power-up is low

XB1_readdata[30] = DFFEAS(QC1_left_channel_fifo_write_space[6], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--HF1_E_shift_rot_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

HF1_E_shift_rot_result[30] = DFFEAS(HF1L504, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  , HF1_E_src1[30],  ,  , HF1_E_new_inst);


--HF1L234 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
HF1L234_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[30]) ) + ( HF1_E_src1[30] ) + ( HF1L231 );
HF1L234 = SUM(HF1L234_adder_eqn);

--HF1L235 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
HF1L235_adder_eqn = ( !HF1_E_alu_sub $ (!HF1_E_src2[30]) ) + ( HF1_E_src1[30] ) + ( HF1L231 );
HF1L235 = CARRY(HF1L235_adder_eqn);


--AF1_ram_block1a6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a6_PORT_A_data_in = DC1_za_data[6];
AF1_ram_block1a6_PORT_A_data_in_reg = DFFE(AF1_ram_block1a6_PORT_A_data_in, AF1_ram_block1a6_clock_0, , , );
AF1_ram_block1a6_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a6_PORT_A_address_reg = DFFE(AF1_ram_block1a6_PORT_A_address, AF1_ram_block1a6_clock_0, , , );
AF1_ram_block1a6_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a6_PORT_B_address_reg = DFFE(AF1_ram_block1a6_PORT_B_address, AF1_ram_block1a6_clock_0, , , );
AF1_ram_block1a6_PORT_A_write_enable = YD10_write;
AF1_ram_block1a6_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a6_PORT_A_write_enable, AF1_ram_block1a6_clock_0, , , );
AF1_ram_block1a6_PORT_B_read_enable = VCC;
AF1_ram_block1a6_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a6_PORT_B_read_enable, AF1_ram_block1a6_clock_0, , , );
AF1_ram_block1a6_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a6_PORT_B_data_out = MEMORY(AF1_ram_block1a6_PORT_A_data_in_reg, , AF1_ram_block1a6_PORT_A_address_reg, AF1_ram_block1a6_PORT_B_address_reg, AF1_ram_block1a6_PORT_A_write_enable_reg, , , AF1_ram_block1a6_PORT_B_read_enable_reg, , , AF1_ram_block1a6_clock_0, , , , , , , );
AF1_ram_block1a6 = AF1_ram_block1a6_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]
--register power-up is low

PC1_right_audio_fifo_read_space[6] = DFFEAS(ZC2_counter_reg_bit[6], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[6]_PORT_A_data_in = PC1_data_in_shift_reg[6];
XC1_q_b[6]_PORT_A_data_in_reg = DFFE(XC1_q_b[6]_PORT_A_data_in, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[6]_PORT_A_address_reg = DFFE(XC1_q_b[6]_PORT_A_address, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[6]_PORT_B_address_reg = DFFE(XC1_q_b[6]_PORT_B_address, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_PORT_A_write_enable = PC1L3;
XC1_q_b[6]_PORT_A_write_enable_reg = DFFE(XC1_q_b[6]_PORT_A_write_enable, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_read_enable = VCC;
XC1_q_b[6]_PORT_B_read_enable_reg = DFFE(XC1_q_b[6]_PORT_B_read_enable, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[6]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[6]_clock_enable_0 = PC1L3;
XC1_q_b[6]_PORT_B_data_out = MEMORY(XC1_q_b[6]_PORT_A_data_in_reg, , XC1_q_b[6]_PORT_A_address_reg, XC1_q_b[6]_PORT_B_address_reg, XC1_q_b[6]_PORT_A_write_enable_reg, , , XC1_q_b[6]_PORT_B_read_enable_reg, , , XC1_q_b[6]_clock_0, XC1_q_b[6]_clock_1, XC1_q_b[6]_clock_enable_0, , , , , );
XC1_q_b[6] = XC1_q_b[6]_PORT_B_data_out[0];


--XC2_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[6]_PORT_A_data_in = PC1_data_in_shift_reg[6];
XC2_q_b[6]_PORT_A_data_in_reg = DFFE(XC2_q_b[6]_PORT_A_data_in, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[6]_PORT_A_address_reg = DFFE(XC2_q_b[6]_PORT_A_address, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[6]_PORT_B_address_reg = DFFE(XC2_q_b[6]_PORT_B_address, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_PORT_A_write_enable = PC1L1;
XC2_q_b[6]_PORT_A_write_enable_reg = DFFE(XC2_q_b[6]_PORT_A_write_enable, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_read_enable = VCC;
XC2_q_b[6]_PORT_B_read_enable_reg = DFFE(XC2_q_b[6]_PORT_B_read_enable, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[6]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[6]_clock_enable_0 = PC1L1;
XC2_q_b[6]_PORT_B_data_out = MEMORY(XC2_q_b[6]_PORT_A_data_in_reg, , XC2_q_b[6]_PORT_A_address_reg, XC2_q_b[6]_PORT_B_address_reg, XC2_q_b[6]_PORT_A_write_enable_reg, , , XC2_q_b[6]_PORT_B_read_enable_reg, , , XC2_q_b[6]_clock_0, XC2_q_b[6]_clock_1, XC2_q_b[6]_clock_enable_0, , , , , );
XC2_q_b[6] = XC2_q_b[6]_PORT_B_data_out[0];


--YB1_address_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]
--register power-up is low

YB1_address_reg[6] = DFFEAS(HF1_d_writedata[6], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]
--register power-up is low

DD1_shiftreg_data[7] = DFFEAS(DD1L79, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--UD2_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[6]_PORT_A_data_in = ND1_wdata[6];
UD2_q_b[6]_PORT_A_data_in_reg = DFFE(UD2_q_b[6]_PORT_A_data_in, UD2_q_b[6]_clock_0, , , );
UD2_q_b[6]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[6]_PORT_A_address_reg = DFFE(UD2_q_b[6]_PORT_A_address, UD2_q_b[6]_clock_0, , , );
UD2_q_b[6]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[6]_PORT_B_address_reg = DFFE(UD2_q_b[6]_PORT_B_address, UD2_q_b[6]_clock_1, , , UD2_q_b[6]_clock_enable_1);
UD2_q_b[6]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[6]_PORT_A_write_enable_reg = DFFE(UD2_q_b[6]_PORT_A_write_enable, UD2_q_b[6]_clock_0, , , );
UD2_q_b[6]_PORT_B_read_enable = VCC;
UD2_q_b[6]_PORT_B_read_enable_reg = DFFE(UD2_q_b[6]_PORT_B_read_enable, UD2_q_b[6]_clock_1, , , UD2_q_b[6]_clock_enable_1);
UD2_q_b[6]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[6]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[6]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[6]_clock_enable_1 = BC1L73;
UD2_q_b[6]_PORT_B_data_out = MEMORY(UD2_q_b[6]_PORT_A_data_in_reg, , UD2_q_b[6]_PORT_A_address_reg, UD2_q_b[6]_PORT_B_address_reg, UD2_q_b[6]_PORT_A_write_enable_reg, , , UD2_q_b[6]_PORT_B_read_enable_reg, , , UD2_q_b[6]_clock_0, UD2_q_b[6]_clock_1, UD2_q_b[6]_clock_enable_0, UD2_q_b[6]_clock_enable_1, , , , );
UD2_q_b[6] = UD2_q_b[6]_PORT_B_data_out[0];


--AF1_ram_block1a14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a14_PORT_A_data_in = DC1_za_data[14];
AF1_ram_block1a14_PORT_A_data_in_reg = DFFE(AF1_ram_block1a14_PORT_A_data_in, AF1_ram_block1a14_clock_0, , , );
AF1_ram_block1a14_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a14_PORT_A_address_reg = DFFE(AF1_ram_block1a14_PORT_A_address, AF1_ram_block1a14_clock_0, , , );
AF1_ram_block1a14_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a14_PORT_B_address_reg = DFFE(AF1_ram_block1a14_PORT_B_address, AF1_ram_block1a14_clock_0, , , );
AF1_ram_block1a14_PORT_A_write_enable = YD10_write;
AF1_ram_block1a14_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a14_PORT_A_write_enable, AF1_ram_block1a14_clock_0, , , );
AF1_ram_block1a14_PORT_B_read_enable = VCC;
AF1_ram_block1a14_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a14_PORT_B_read_enable, AF1_ram_block1a14_clock_0, , , );
AF1_ram_block1a14_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a14_PORT_B_data_out = MEMORY(AF1_ram_block1a14_PORT_A_data_in_reg, , AF1_ram_block1a14_PORT_A_address_reg, AF1_ram_block1a14_PORT_B_address_reg, AF1_ram_block1a14_PORT_A_write_enable_reg, , , AF1_ram_block1a14_PORT_B_read_enable_reg, , , AF1_ram_block1a14_clock_0, , , , , , , );
AF1_ram_block1a14 = AF1_ram_block1a14_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]
--register power-up is low

PC1_left_audio_fifo_read_space[6] = DFFEAS(ZC1_counter_reg_bit[6], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[14]_PORT_A_data_in = PC1_data_in_shift_reg[14];
XC1_q_b[14]_PORT_A_data_in_reg = DFFE(XC1_q_b[14]_PORT_A_data_in, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[14]_PORT_A_address_reg = DFFE(XC1_q_b[14]_PORT_A_address, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[14]_PORT_B_address_reg = DFFE(XC1_q_b[14]_PORT_B_address, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_PORT_A_write_enable = PC1L3;
XC1_q_b[14]_PORT_A_write_enable_reg = DFFE(XC1_q_b[14]_PORT_A_write_enable, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_read_enable = VCC;
XC1_q_b[14]_PORT_B_read_enable_reg = DFFE(XC1_q_b[14]_PORT_B_read_enable, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[14]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[14]_clock_enable_0 = PC1L3;
XC1_q_b[14]_PORT_B_data_out = MEMORY(XC1_q_b[14]_PORT_A_data_in_reg, , XC1_q_b[14]_PORT_A_address_reg, XC1_q_b[14]_PORT_B_address_reg, XC1_q_b[14]_PORT_A_write_enable_reg, , , XC1_q_b[14]_PORT_B_read_enable_reg, , , XC1_q_b[14]_clock_0, XC1_q_b[14]_clock_1, XC1_q_b[14]_clock_enable_0, , , , , );
XC1_q_b[14] = XC1_q_b[14]_PORT_B_data_out[0];


--XC2_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[14]_PORT_A_data_in = PC1_data_in_shift_reg[14];
XC2_q_b[14]_PORT_A_data_in_reg = DFFE(XC2_q_b[14]_PORT_A_data_in, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[14]_PORT_A_address_reg = DFFE(XC2_q_b[14]_PORT_A_address, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[14]_PORT_B_address_reg = DFFE(XC2_q_b[14]_PORT_B_address, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_PORT_A_write_enable = PC1L1;
XC2_q_b[14]_PORT_A_write_enable_reg = DFFE(XC2_q_b[14]_PORT_A_write_enable, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_read_enable = VCC;
XC2_q_b[14]_PORT_B_read_enable_reg = DFFE(XC2_q_b[14]_PORT_B_read_enable, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[14]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[14]_clock_enable_0 = PC1L1;
XC2_q_b[14]_PORT_B_data_out = MEMORY(XC2_q_b[14]_PORT_A_data_in_reg, , XC2_q_b[14]_PORT_A_address_reg, XC2_q_b[14]_PORT_B_address_reg, XC2_q_b[14]_PORT_A_write_enable_reg, , , XC2_q_b[14]_PORT_B_read_enable_reg, , , XC2_q_b[14]_clock_0, XC2_q_b[14]_clock_1, XC2_q_b[14]_clock_enable_0, , , , , );
XC2_q_b[14] = XC2_q_b[14]_PORT_B_data_out[0];


--XB1_readdata[31] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[31]
--register power-up is low

XB1_readdata[31] = DFFEAS(QC1_left_channel_fifo_write_space[7], UG1_outclk_wire[0],  ,  , XB1L22,  ,  , XB1L53,  );


--AF1_ram_block1a7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a7_PORT_A_data_in = DC1_za_data[7];
AF1_ram_block1a7_PORT_A_data_in_reg = DFFE(AF1_ram_block1a7_PORT_A_data_in, AF1_ram_block1a7_clock_0, , , );
AF1_ram_block1a7_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a7_PORT_A_address_reg = DFFE(AF1_ram_block1a7_PORT_A_address, AF1_ram_block1a7_clock_0, , , );
AF1_ram_block1a7_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a7_PORT_B_address_reg = DFFE(AF1_ram_block1a7_PORT_B_address, AF1_ram_block1a7_clock_0, , , );
AF1_ram_block1a7_PORT_A_write_enable = YD10_write;
AF1_ram_block1a7_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a7_PORT_A_write_enable, AF1_ram_block1a7_clock_0, , , );
AF1_ram_block1a7_PORT_B_read_enable = VCC;
AF1_ram_block1a7_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a7_PORT_B_read_enable, AF1_ram_block1a7_clock_0, , , );
AF1_ram_block1a7_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a7_PORT_B_data_out = MEMORY(AF1_ram_block1a7_PORT_A_data_in_reg, , AF1_ram_block1a7_PORT_A_address_reg, AF1_ram_block1a7_PORT_B_address_reg, AF1_ram_block1a7_PORT_A_write_enable_reg, , , AF1_ram_block1a7_PORT_B_read_enable_reg, , , AF1_ram_block1a7_clock_0, , , , , , , );
AF1_ram_block1a7 = AF1_ram_block1a7_PORT_B_data_out[0];


--UD2_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[7]_PORT_A_data_in = ND1_wdata[7];
UD2_q_b[7]_PORT_A_data_in_reg = DFFE(UD2_q_b[7]_PORT_A_data_in, UD2_q_b[7]_clock_0, , , );
UD2_q_b[7]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[7]_PORT_A_address_reg = DFFE(UD2_q_b[7]_PORT_A_address, UD2_q_b[7]_clock_0, , , );
UD2_q_b[7]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[7]_PORT_B_address_reg = DFFE(UD2_q_b[7]_PORT_B_address, UD2_q_b[7]_clock_1, , , UD2_q_b[7]_clock_enable_1);
UD2_q_b[7]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[7]_PORT_A_write_enable_reg = DFFE(UD2_q_b[7]_PORT_A_write_enable, UD2_q_b[7]_clock_0, , , );
UD2_q_b[7]_PORT_B_read_enable = VCC;
UD2_q_b[7]_PORT_B_read_enable_reg = DFFE(UD2_q_b[7]_PORT_B_read_enable, UD2_q_b[7]_clock_1, , , UD2_q_b[7]_clock_enable_1);
UD2_q_b[7]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[7]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[7]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[7]_clock_enable_1 = BC1L73;
UD2_q_b[7]_PORT_B_data_out = MEMORY(UD2_q_b[7]_PORT_A_data_in_reg, , UD2_q_b[7]_PORT_A_address_reg, UD2_q_b[7]_PORT_B_address_reg, UD2_q_b[7]_PORT_A_write_enable_reg, , , UD2_q_b[7]_PORT_B_read_enable_reg, , , UD2_q_b[7]_clock_0, UD2_q_b[7]_clock_1, UD2_q_b[7]_clock_enable_0, UD2_q_b[7]_clock_enable_1, , , , );
UD2_q_b[7] = UD2_q_b[7]_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]
--register power-up is low

PC1_right_audio_fifo_read_space[7] = DFFEAS(VC2_full_dff, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[7]_PORT_A_data_in = PC1_data_in_shift_reg[7];
XC1_q_b[7]_PORT_A_data_in_reg = DFFE(XC1_q_b[7]_PORT_A_data_in, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[7]_PORT_A_address_reg = DFFE(XC1_q_b[7]_PORT_A_address, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[7]_PORT_B_address_reg = DFFE(XC1_q_b[7]_PORT_B_address, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_PORT_A_write_enable = PC1L3;
XC1_q_b[7]_PORT_A_write_enable_reg = DFFE(XC1_q_b[7]_PORT_A_write_enable, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_read_enable = VCC;
XC1_q_b[7]_PORT_B_read_enable_reg = DFFE(XC1_q_b[7]_PORT_B_read_enable, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[7]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[7]_clock_enable_0 = PC1L3;
XC1_q_b[7]_PORT_B_data_out = MEMORY(XC1_q_b[7]_PORT_A_data_in_reg, , XC1_q_b[7]_PORT_A_address_reg, XC1_q_b[7]_PORT_B_address_reg, XC1_q_b[7]_PORT_A_write_enable_reg, , , XC1_q_b[7]_PORT_B_read_enable_reg, , , XC1_q_b[7]_clock_0, XC1_q_b[7]_clock_1, XC1_q_b[7]_clock_enable_0, , , , , );
XC1_q_b[7] = XC1_q_b[7]_PORT_B_data_out[0];


--XC2_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[7]_PORT_A_data_in = PC1_data_in_shift_reg[7];
XC2_q_b[7]_PORT_A_data_in_reg = DFFE(XC2_q_b[7]_PORT_A_data_in, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[7]_PORT_A_address_reg = DFFE(XC2_q_b[7]_PORT_A_address, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[7]_PORT_B_address_reg = DFFE(XC2_q_b[7]_PORT_B_address, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_PORT_A_write_enable = PC1L1;
XC2_q_b[7]_PORT_A_write_enable_reg = DFFE(XC2_q_b[7]_PORT_A_write_enable, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_read_enable = VCC;
XC2_q_b[7]_PORT_B_read_enable_reg = DFFE(XC2_q_b[7]_PORT_B_read_enable, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[7]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[7]_clock_enable_0 = PC1L1;
XC2_q_b[7]_PORT_B_data_out = MEMORY(XC2_q_b[7]_PORT_A_data_in_reg, , XC2_q_b[7]_PORT_A_address_reg, XC2_q_b[7]_PORT_B_address_reg, XC2_q_b[7]_PORT_A_write_enable_reg, , , XC2_q_b[7]_PORT_B_read_enable_reg, , , XC2_q_b[7]_clock_0, XC2_q_b[7]_clock_1, XC2_q_b[7]_clock_enable_0, , , , , );
XC2_q_b[7] = XC2_q_b[7]_PORT_B_data_out[0];


--YB1_address_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]
--register power-up is low

YB1_address_reg[7] = DFFEAS(HF1_d_writedata[7], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8]
--register power-up is low

DD1_shiftreg_data[8] = DFFEAS(DD1L80, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--AF1_ram_block1a15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a15_PORT_A_data_in = DC1_za_data[15];
AF1_ram_block1a15_PORT_A_data_in_reg = DFFE(AF1_ram_block1a15_PORT_A_data_in, AF1_ram_block1a15_clock_0, , , );
AF1_ram_block1a15_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a15_PORT_A_address_reg = DFFE(AF1_ram_block1a15_PORT_A_address, AF1_ram_block1a15_clock_0, , , );
AF1_ram_block1a15_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a15_PORT_B_address_reg = DFFE(AF1_ram_block1a15_PORT_B_address, AF1_ram_block1a15_clock_0, , , );
AF1_ram_block1a15_PORT_A_write_enable = YD10_write;
AF1_ram_block1a15_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a15_PORT_A_write_enable, AF1_ram_block1a15_clock_0, , , );
AF1_ram_block1a15_PORT_B_read_enable = VCC;
AF1_ram_block1a15_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a15_PORT_B_read_enable, AF1_ram_block1a15_clock_0, , , );
AF1_ram_block1a15_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a15_PORT_B_data_out = MEMORY(AF1_ram_block1a15_PORT_A_data_in_reg, , AF1_ram_block1a15_PORT_A_address_reg, AF1_ram_block1a15_PORT_B_address_reg, AF1_ram_block1a15_PORT_A_write_enable_reg, , , AF1_ram_block1a15_PORT_B_read_enable_reg, , , AF1_ram_block1a15_clock_0, , , , , , , );
AF1_ram_block1a15 = AF1_ram_block1a15_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]
--register power-up is low

PC1_left_audio_fifo_read_space[7] = DFFEAS(VC1_full_dff, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XC1_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[15]_PORT_A_data_in = PC1_data_in_shift_reg[15];
XC1_q_b[15]_PORT_A_data_in_reg = DFFE(XC1_q_b[15]_PORT_A_data_in, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[15]_PORT_A_address_reg = DFFE(XC1_q_b[15]_PORT_A_address, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[15]_PORT_B_address_reg = DFFE(XC1_q_b[15]_PORT_B_address, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_PORT_A_write_enable = PC1L3;
XC1_q_b[15]_PORT_A_write_enable_reg = DFFE(XC1_q_b[15]_PORT_A_write_enable, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_read_enable = VCC;
XC1_q_b[15]_PORT_B_read_enable_reg = DFFE(XC1_q_b[15]_PORT_B_read_enable, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[15]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[15]_clock_enable_0 = PC1L3;
XC1_q_b[15]_PORT_B_data_out = MEMORY(XC1_q_b[15]_PORT_A_data_in_reg, , XC1_q_b[15]_PORT_A_address_reg, XC1_q_b[15]_PORT_B_address_reg, XC1_q_b[15]_PORT_A_write_enable_reg, , , XC1_q_b[15]_PORT_B_read_enable_reg, , , XC1_q_b[15]_clock_0, XC1_q_b[15]_clock_1, XC1_q_b[15]_clock_enable_0, , , , , );
XC1_q_b[15] = XC1_q_b[15]_PORT_B_data_out[0];


--XC2_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[15]_PORT_A_data_in = PC1_data_in_shift_reg[15];
XC2_q_b[15]_PORT_A_data_in_reg = DFFE(XC2_q_b[15]_PORT_A_data_in, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[15]_PORT_A_address_reg = DFFE(XC2_q_b[15]_PORT_A_address, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[15]_PORT_B_address_reg = DFFE(XC2_q_b[15]_PORT_B_address, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_PORT_A_write_enable = PC1L1;
XC2_q_b[15]_PORT_A_write_enable_reg = DFFE(XC2_q_b[15]_PORT_A_write_enable, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_read_enable = VCC;
XC2_q_b[15]_PORT_B_read_enable_reg = DFFE(XC2_q_b[15]_PORT_B_read_enable, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[15]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[15]_clock_enable_0 = PC1L1;
XC2_q_b[15]_PORT_B_data_out = MEMORY(XC2_q_b[15]_PORT_A_data_in_reg, , XC2_q_b[15]_PORT_A_address_reg, XC2_q_b[15]_PORT_B_address_reg, XC2_q_b[15]_PORT_A_write_enable_reg, , , XC2_q_b[15]_PORT_B_read_enable_reg, , , XC2_q_b[15]_clock_0, XC2_q_b[15]_clock_1, XC2_q_b[15]_clock_enable_0, , , , , );
XC2_q_b[15] = XC2_q_b[15]_PORT_B_data_out[0];


--AF1_ram_block1a1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a1_PORT_A_data_in = DC1_za_data[1];
AF1_ram_block1a1_PORT_A_data_in_reg = DFFE(AF1_ram_block1a1_PORT_A_data_in, AF1_ram_block1a1_clock_0, , , );
AF1_ram_block1a1_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a1_PORT_A_address_reg = DFFE(AF1_ram_block1a1_PORT_A_address, AF1_ram_block1a1_clock_0, , , );
AF1_ram_block1a1_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a1_PORT_B_address_reg = DFFE(AF1_ram_block1a1_PORT_B_address, AF1_ram_block1a1_clock_0, , , );
AF1_ram_block1a1_PORT_A_write_enable = YD10_write;
AF1_ram_block1a1_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a1_PORT_A_write_enable, AF1_ram_block1a1_clock_0, , , );
AF1_ram_block1a1_PORT_B_read_enable = VCC;
AF1_ram_block1a1_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a1_PORT_B_read_enable, AF1_ram_block1a1_clock_0, , , );
AF1_ram_block1a1_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a1_PORT_B_data_out = MEMORY(AF1_ram_block1a1_PORT_A_data_in_reg, , AF1_ram_block1a1_PORT_A_address_reg, AF1_ram_block1a1_PORT_B_address_reg, AF1_ram_block1a1_PORT_A_write_enable_reg, , , AF1_ram_block1a1_PORT_B_read_enable_reg, , , AF1_ram_block1a1_clock_0, , , , , , , );
AF1_ram_block1a1 = AF1_ram_block1a1_PORT_B_data_out[0];


--XC2_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[1]_PORT_A_data_in = PC1_data_in_shift_reg[1];
XC2_q_b[1]_PORT_A_data_in_reg = DFFE(XC2_q_b[1]_PORT_A_data_in, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[1]_PORT_A_address_reg = DFFE(XC2_q_b[1]_PORT_A_address, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[1]_PORT_B_address_reg = DFFE(XC2_q_b[1]_PORT_B_address, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_PORT_A_write_enable = PC1L1;
XC2_q_b[1]_PORT_A_write_enable_reg = DFFE(XC2_q_b[1]_PORT_A_write_enable, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_read_enable = VCC;
XC2_q_b[1]_PORT_B_read_enable_reg = DFFE(XC2_q_b[1]_PORT_B_read_enable, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[1]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[1]_clock_enable_0 = PC1L1;
XC2_q_b[1]_PORT_B_data_out = MEMORY(XC2_q_b[1]_PORT_A_data_in_reg, , XC2_q_b[1]_PORT_A_address_reg, XC2_q_b[1]_PORT_B_address_reg, XC2_q_b[1]_PORT_A_write_enable_reg, , , XC2_q_b[1]_PORT_B_read_enable_reg, , , XC2_q_b[1]_clock_0, XC2_q_b[1]_clock_1, XC2_q_b[1]_clock_enable_0, , , , , );
XC2_q_b[1] = XC2_q_b[1]_PORT_B_data_out[0];


--XC1_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[1]_PORT_A_data_in = PC1_data_in_shift_reg[1];
XC1_q_b[1]_PORT_A_data_in_reg = DFFE(XC1_q_b[1]_PORT_A_data_in, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[1]_PORT_A_address_reg = DFFE(XC1_q_b[1]_PORT_A_address, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[1]_PORT_B_address_reg = DFFE(XC1_q_b[1]_PORT_B_address, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_PORT_A_write_enable = PC1L3;
XC1_q_b[1]_PORT_A_write_enable_reg = DFFE(XC1_q_b[1]_PORT_A_write_enable, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_read_enable = VCC;
XC1_q_b[1]_PORT_B_read_enable_reg = DFFE(XC1_q_b[1]_PORT_B_read_enable, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[1]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[1]_clock_enable_0 = PC1L3;
XC1_q_b[1]_PORT_B_data_out = MEMORY(XC1_q_b[1]_PORT_A_data_in_reg, , XC1_q_b[1]_PORT_A_address_reg, XC1_q_b[1]_PORT_B_address_reg, XC1_q_b[1]_PORT_A_write_enable_reg, , , XC1_q_b[1]_PORT_B_read_enable_reg, , , XC1_q_b[1]_clock_0, XC1_q_b[1]_clock_1, XC1_q_b[1]_clock_enable_0, , , , , );
XC1_q_b[1] = XC1_q_b[1]_PORT_B_data_out[0];


--PC1_right_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]
--register power-up is low

PC1_right_audio_fifo_read_space[1] = DFFEAS(ZC2_counter_reg_bit[1], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--YB1_address_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]
--register power-up is low

YB1_address_reg[1] = DFFEAS(HF1_d_writedata[1], UG1_outclk_wire[0],  ,  , YB1L25,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]
--register power-up is low

DD1_shiftreg_data[2] = DFFEAS(DD1L81, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--UD2_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD2_q_b[1]_PORT_A_data_in = ND1_wdata[1];
UD2_q_b[1]_PORT_A_data_in_reg = DFFE(UD2_q_b[1]_PORT_A_data_in, UD2_q_b[1]_clock_0, , , );
UD2_q_b[1]_PORT_A_address = BUS(VD4_counter_reg_bit[0], VD4_counter_reg_bit[1], VD4_counter_reg_bit[2], VD4_counter_reg_bit[3], VD4_counter_reg_bit[4], VD4_counter_reg_bit[5]);
UD2_q_b[1]_PORT_A_address_reg = DFFE(UD2_q_b[1]_PORT_A_address, UD2_q_b[1]_clock_0, , , );
UD2_q_b[1]_PORT_B_address = BUS(VD3_counter_reg_bit[0], VD3_counter_reg_bit[1], VD3_counter_reg_bit[2], VD3_counter_reg_bit[3], VD3_counter_reg_bit[4], VD3_counter_reg_bit[5]);
UD2_q_b[1]_PORT_B_address_reg = DFFE(UD2_q_b[1]_PORT_B_address, UD2_q_b[1]_clock_1, , , UD2_q_b[1]_clock_enable_1);
UD2_q_b[1]_PORT_A_write_enable = BC1_wr_rfifo;
UD2_q_b[1]_PORT_A_write_enable_reg = DFFE(UD2_q_b[1]_PORT_A_write_enable, UD2_q_b[1]_clock_0, , , );
UD2_q_b[1]_PORT_B_read_enable = VCC;
UD2_q_b[1]_PORT_B_read_enable_reg = DFFE(UD2_q_b[1]_PORT_B_read_enable, UD2_q_b[1]_clock_1, , , UD2_q_b[1]_clock_enable_1);
UD2_q_b[1]_clock_0 = UG1_outclk_wire[0];
UD2_q_b[1]_clock_1 = UG1_outclk_wire[0];
UD2_q_b[1]_clock_enable_0 = BC1_wr_rfifo;
UD2_q_b[1]_clock_enable_1 = BC1L73;
UD2_q_b[1]_PORT_B_data_out = MEMORY(UD2_q_b[1]_PORT_A_data_in_reg, , UD2_q_b[1]_PORT_A_address_reg, UD2_q_b[1]_PORT_B_address_reg, UD2_q_b[1]_PORT_A_write_enable_reg, , , UD2_q_b[1]_PORT_B_read_enable_reg, , , UD2_q_b[1]_clock_0, UD2_q_b[1]_clock_1, UD2_q_b[1]_clock_enable_0, UD2_q_b[1]_clock_enable_1, , , , );
UD2_q_b[1] = UD2_q_b[1]_PORT_B_data_out[0];


--AF1_ram_block1a8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a8_PORT_A_data_in = DC1_za_data[8];
AF1_ram_block1a8_PORT_A_data_in_reg = DFFE(AF1_ram_block1a8_PORT_A_data_in, AF1_ram_block1a8_clock_0, , , );
AF1_ram_block1a8_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a8_PORT_A_address_reg = DFFE(AF1_ram_block1a8_PORT_A_address, AF1_ram_block1a8_clock_0, , , );
AF1_ram_block1a8_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a8_PORT_B_address_reg = DFFE(AF1_ram_block1a8_PORT_B_address, AF1_ram_block1a8_clock_0, , , );
AF1_ram_block1a8_PORT_A_write_enable = YD10_write;
AF1_ram_block1a8_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a8_PORT_A_write_enable, AF1_ram_block1a8_clock_0, , , );
AF1_ram_block1a8_PORT_B_read_enable = VCC;
AF1_ram_block1a8_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a8_PORT_B_read_enable, AF1_ram_block1a8_clock_0, , , );
AF1_ram_block1a8_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a8_PORT_B_data_out = MEMORY(AF1_ram_block1a8_PORT_A_data_in_reg, , AF1_ram_block1a8_PORT_A_address_reg, AF1_ram_block1a8_PORT_B_address_reg, AF1_ram_block1a8_PORT_A_write_enable_reg, , , AF1_ram_block1a8_PORT_B_read_enable_reg, , , AF1_ram_block1a8_clock_0, , , , , , , );
AF1_ram_block1a8 = AF1_ram_block1a8_PORT_B_data_out[0];


--XC2_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[8]_PORT_A_data_in = PC1_data_in_shift_reg[8];
XC2_q_b[8]_PORT_A_data_in_reg = DFFE(XC2_q_b[8]_PORT_A_data_in, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[8]_PORT_A_address_reg = DFFE(XC2_q_b[8]_PORT_A_address, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[8]_PORT_B_address_reg = DFFE(XC2_q_b[8]_PORT_B_address, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_PORT_A_write_enable = PC1L1;
XC2_q_b[8]_PORT_A_write_enable_reg = DFFE(XC2_q_b[8]_PORT_A_write_enable, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_read_enable = VCC;
XC2_q_b[8]_PORT_B_read_enable_reg = DFFE(XC2_q_b[8]_PORT_B_read_enable, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[8]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[8]_clock_enable_0 = PC1L1;
XC2_q_b[8]_PORT_B_data_out = MEMORY(XC2_q_b[8]_PORT_A_data_in_reg, , XC2_q_b[8]_PORT_A_address_reg, XC2_q_b[8]_PORT_B_address_reg, XC2_q_b[8]_PORT_A_write_enable_reg, , , XC2_q_b[8]_PORT_B_read_enable_reg, , , XC2_q_b[8]_clock_0, XC2_q_b[8]_clock_1, XC2_q_b[8]_clock_enable_0, , , , , );
XC2_q_b[8] = XC2_q_b[8]_PORT_B_data_out[0];


--XC1_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[8]_PORT_A_data_in = PC1_data_in_shift_reg[8];
XC1_q_b[8]_PORT_A_data_in_reg = DFFE(XC1_q_b[8]_PORT_A_data_in, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[8]_PORT_A_address_reg = DFFE(XC1_q_b[8]_PORT_A_address, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[8]_PORT_B_address_reg = DFFE(XC1_q_b[8]_PORT_B_address, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_PORT_A_write_enable = PC1L3;
XC1_q_b[8]_PORT_A_write_enable_reg = DFFE(XC1_q_b[8]_PORT_A_write_enable, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_read_enable = VCC;
XC1_q_b[8]_PORT_B_read_enable_reg = DFFE(XC1_q_b[8]_PORT_B_read_enable, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[8]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[8]_clock_enable_0 = PC1L3;
XC1_q_b[8]_PORT_B_data_out = MEMORY(XC1_q_b[8]_PORT_A_data_in_reg, , XC1_q_b[8]_PORT_A_address_reg, XC1_q_b[8]_PORT_B_address_reg, XC1_q_b[8]_PORT_A_write_enable_reg, , , XC1_q_b[8]_PORT_B_read_enable_reg, , , XC1_q_b[8]_clock_0, XC1_q_b[8]_clock_1, XC1_q_b[8]_clock_enable_0, , , , , );
XC1_q_b[8] = XC1_q_b[8]_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]
--register power-up is low

PC1_left_audio_fifo_read_space[0] = DFFEAS(ZC1_counter_reg_bit[0], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XB1_read_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt
--register power-up is low

XB1_read_interrupt = DFFEAS(XB1L18, UG1_outclk_wire[0],  ,  ,  ,  ,  , JC1_r_sync_rst,  );


--BD1_auto_init_error is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error
--register power-up is low

BD1_auto_init_error = DFFEAS(BD1L11, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_data[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10]
--register power-up is low

DD1_shiftreg_data[10] = DFFEAS(DD1L82, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--AF1_ram_block1a9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 1, Port B Depth: 8, Port B Width: 1
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AF1_ram_block1a9_PORT_A_data_in = DC1_za_data[9];
AF1_ram_block1a9_PORT_A_data_in_reg = DFFE(AF1_ram_block1a9_PORT_A_data_in, AF1_ram_block1a9_clock_0, , , );
AF1_ram_block1a9_PORT_A_address = BUS(YD10_wr_ptr[0], YD10_wr_ptr[1], YD10_wr_ptr[2]);
AF1_ram_block1a9_PORT_A_address_reg = DFFE(AF1_ram_block1a9_PORT_A_address, AF1_ram_block1a9_clock_0, , , );
AF1_ram_block1a9_PORT_B_address = BUS(YD10L10, YD10L11, YD10L12);
AF1_ram_block1a9_PORT_B_address_reg = DFFE(AF1_ram_block1a9_PORT_B_address, AF1_ram_block1a9_clock_0, , , );
AF1_ram_block1a9_PORT_A_write_enable = YD10_write;
AF1_ram_block1a9_PORT_A_write_enable_reg = DFFE(AF1_ram_block1a9_PORT_A_write_enable, AF1_ram_block1a9_clock_0, , , );
AF1_ram_block1a9_PORT_B_read_enable = VCC;
AF1_ram_block1a9_PORT_B_read_enable_reg = DFFE(AF1_ram_block1a9_PORT_B_read_enable, AF1_ram_block1a9_clock_0, , , );
AF1_ram_block1a9_clock_0 = UG1_outclk_wire[0];
AF1_ram_block1a9_PORT_B_data_out = MEMORY(AF1_ram_block1a9_PORT_A_data_in_reg, , AF1_ram_block1a9_PORT_A_address_reg, AF1_ram_block1a9_PORT_B_address_reg, AF1_ram_block1a9_PORT_A_write_enable_reg, , , AF1_ram_block1a9_PORT_B_read_enable_reg, , , AF1_ram_block1a9_clock_0, , , , , , , );
AF1_ram_block1a9 = AF1_ram_block1a9_PORT_B_data_out[0];


--XC2_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[9]_PORT_A_data_in = PC1_data_in_shift_reg[9];
XC2_q_b[9]_PORT_A_data_in_reg = DFFE(XC2_q_b[9]_PORT_A_data_in, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_A_address = BUS(AD2_counter_reg_bit[0], AD2_counter_reg_bit[1], AD2_counter_reg_bit[2], AD2_counter_reg_bit[3], AD2_counter_reg_bit[4], AD2_counter_reg_bit[5], AD2_counter_reg_bit[6]);
XC2_q_b[9]_PORT_A_address_reg = DFFE(XC2_q_b[9]_PORT_A_address, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_address = BUS(VC2L24, VC2L25, VC2L26, VC2L27, VC2L28, VC2L29, VC2L30);
XC2_q_b[9]_PORT_B_address_reg = DFFE(XC2_q_b[9]_PORT_B_address, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_PORT_A_write_enable = PC1L1;
XC2_q_b[9]_PORT_A_write_enable_reg = DFFE(XC2_q_b[9]_PORT_A_write_enable, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_read_enable = VCC;
XC2_q_b[9]_PORT_B_read_enable_reg = DFFE(XC2_q_b[9]_PORT_B_read_enable, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_clock_0 = UG1_outclk_wire[0];
XC2_q_b[9]_clock_1 = UG1_outclk_wire[0];
XC2_q_b[9]_clock_enable_0 = PC1L1;
XC2_q_b[9]_PORT_B_data_out = MEMORY(XC2_q_b[9]_PORT_A_data_in_reg, , XC2_q_b[9]_PORT_A_address_reg, XC2_q_b[9]_PORT_B_address_reg, XC2_q_b[9]_PORT_A_write_enable_reg, , , XC2_q_b[9]_PORT_B_read_enable_reg, , , XC2_q_b[9]_clock_0, XC2_q_b[9]_clock_1, XC2_q_b[9]_clock_enable_0, , , , , );
XC2_q_b[9] = XC2_q_b[9]_PORT_B_data_out[0];


--XC1_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[9]_PORT_A_data_in = PC1_data_in_shift_reg[9];
XC1_q_b[9]_PORT_A_data_in_reg = DFFE(XC1_q_b[9]_PORT_A_data_in, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_A_address = BUS(AD1_counter_reg_bit[0], AD1_counter_reg_bit[1], AD1_counter_reg_bit[2], AD1_counter_reg_bit[3], AD1_counter_reg_bit[4], AD1_counter_reg_bit[5], AD1_counter_reg_bit[6]);
XC1_q_b[9]_PORT_A_address_reg = DFFE(XC1_q_b[9]_PORT_A_address, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_address = BUS(VC1L24, VC1L25, VC1L26, VC1L27, VC1L28, VC1L29, VC1L30);
XC1_q_b[9]_PORT_B_address_reg = DFFE(XC1_q_b[9]_PORT_B_address, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_PORT_A_write_enable = PC1L3;
XC1_q_b[9]_PORT_A_write_enable_reg = DFFE(XC1_q_b[9]_PORT_A_write_enable, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_read_enable = VCC;
XC1_q_b[9]_PORT_B_read_enable_reg = DFFE(XC1_q_b[9]_PORT_B_read_enable, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_clock_0 = UG1_outclk_wire[0];
XC1_q_b[9]_clock_1 = UG1_outclk_wire[0];
XC1_q_b[9]_clock_enable_0 = PC1L3;
XC1_q_b[9]_PORT_B_data_out = MEMORY(XC1_q_b[9]_PORT_A_data_in_reg, , XC1_q_b[9]_PORT_A_address_reg, XC1_q_b[9]_PORT_B_address_reg, XC1_q_b[9]_PORT_A_write_enable_reg, , , XC1_q_b[9]_PORT_B_read_enable_reg, , , XC1_q_b[9]_clock_0, XC1_q_b[9]_clock_1, XC1_q_b[9]_clock_enable_0, , , , , );
XC1_q_b[9] = XC1_q_b[9]_PORT_B_data_out[0];


--PC1_left_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]
--register power-up is low

PC1_left_audio_fifo_read_space[1] = DFFEAS(ZC1_counter_reg_bit[1], UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XB1_write_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt
--register power-up is low

XB1_write_interrupt = DFFEAS(XB1L75, UG1_outclk_wire[0],  ,  ,  ,  ,  , JC1_r_sync_rst,  );


--UD1_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[7]_PORT_A_data_in = HF1_d_writedata[7];
UD1_q_b[7]_PORT_A_data_in_reg = DFFE(UD1_q_b[7]_PORT_A_data_in, UD1_q_b[7]_clock_0, , , );
UD1_q_b[7]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[7]_PORT_A_address_reg = DFFE(UD1_q_b[7]_PORT_A_address, UD1_q_b[7]_clock_0, , , );
UD1_q_b[7]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[7]_PORT_B_address_reg = DFFE(UD1_q_b[7]_PORT_B_address, UD1_q_b[7]_clock_1, , , UD1_q_b[7]_clock_enable_1);
UD1_q_b[7]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[7]_PORT_A_write_enable_reg = DFFE(UD1_q_b[7]_PORT_A_write_enable, UD1_q_b[7]_clock_0, , , );
UD1_q_b[7]_PORT_B_read_enable = VCC;
UD1_q_b[7]_PORT_B_read_enable_reg = DFFE(UD1_q_b[7]_PORT_B_read_enable, UD1_q_b[7]_clock_1, , , UD1_q_b[7]_clock_enable_1);
UD1_q_b[7]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[7]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[7]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[7]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[7]_PORT_B_data_out = MEMORY(UD1_q_b[7]_PORT_A_data_in_reg, , UD1_q_b[7]_PORT_A_address_reg, UD1_q_b[7]_PORT_B_address_reg, UD1_q_b[7]_PORT_A_write_enable_reg, , , UD1_q_b[7]_PORT_B_read_enable_reg, , , UD1_q_b[7]_clock_0, UD1_q_b[7]_clock_1, UD1_q_b[7]_clock_enable_0, UD1_q_b[7]_clock_enable_1, , , , );
UD1_q_b[7] = UD1_q_b[7]_PORT_B_data_out[0];


--ND1_count[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

ND1_count[7] = AMPP_FUNCTION(A1L158, ND1_count[6], !A1L150, !A1L156, ND1L57);


--DG1_sr[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

DG1_sr[4] = DFFEAS(DG1L65, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--RF1_break_readreg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

RF1_break_readreg[2] = DFFEAS(CG1_jdo[2], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

AG1_MonDReg[2] = DFFEAS(CG1_jdo[5], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[2],  , AG1L72, !CG1_take_action_ocimem_b);


--AG1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
AG1L11_adder_eqn = ( AG1_MonAReg[4] ) + ( GND ) + ( AG1L16 );
AG1L11 = SUM(AG1L11_adder_eqn);

--AG1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
AG1L12_adder_eqn = ( AG1_MonAReg[4] ) + ( GND ) + ( AG1L16 );
AG1L12 = CARRY(AG1L12_adder_eqn);


--AG1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
AG1L15_adder_eqn = ( AG1_MonAReg[3] ) + ( GND ) + ( AG1L20 );
AG1L15 = SUM(AG1L15_adder_eqn);

--AG1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
AG1L16_adder_eqn = ( AG1_MonAReg[3] ) + ( GND ) + ( AG1L20 );
AG1L16 = CARRY(AG1L16_adder_eqn);


--AG1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
AG1L19_adder_eqn = ( AG1_MonAReg[2] ) + ( VCC ) + ( !VCC );
AG1L19 = SUM(AG1L19_adder_eqn);

--AG1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
AG1L20_adder_eqn = ( AG1_MonAReg[2] ) + ( VCC ) + ( !VCC );
AG1L20 = CARRY(AG1L20_adder_eqn);


--AG1_MonAReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

AG1_MonAReg[5] = DFFEAS(AG1L27, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[29],  ,  , CG1_take_action_ocimem_a);


--AG1_MonAReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

AG1_MonAReg[6] = DFFEAS(AG1L31, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[30],  ,  , CG1_take_action_ocimem_a);


--AG1_MonAReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

AG1_MonAReg[7] = DFFEAS(AG1L35, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[31],  ,  , CG1_take_action_ocimem_a);


--AG1_MonAReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

AG1_MonAReg[8] = DFFEAS(AG1L23, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[32],  ,  , CG1_take_action_ocimem_a);


--AG1_MonAReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

AG1_MonAReg[9] = DFFEAS(AG1L7, UG1_outclk_wire[0],  ,  , CG1L49, CG1_jdo[33],  ,  , CG1_take_action_ocimem_a);


--HE4_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]
--register power-up is low

HE4_data_reg[0] = DFFEAS(HF1_d_writedata[16], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1]
--register power-up is low

HE4_data_reg[1] = DFFEAS(HF1_d_writedata[17], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2]
--register power-up is low

HE4_data_reg[2] = DFFEAS(HF1_d_writedata[18], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]
--register power-up is low

HE4_data_reg[3] = DFFEAS(HF1_d_writedata[19], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]
--register power-up is low

HE4_data_reg[4] = DFFEAS(HF1_d_writedata[20], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]
--register power-up is low

HE4_data_reg[5] = DFFEAS(HF1_d_writedata[21], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6]
--register power-up is low

HE4_data_reg[6] = DFFEAS(HF1_d_writedata[22], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]
--register power-up is low

HE4_data_reg[7] = DFFEAS(HF1_d_writedata[23], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]
--register power-up is low

HE4_data_reg[8] = DFFEAS(HF1_d_writedata[24], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9]
--register power-up is low

HE4_data_reg[9] = DFFEAS(HF1_d_writedata[25], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10]
--register power-up is low

HE4_data_reg[10] = DFFEAS(HF1_d_writedata[26], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11]
--register power-up is low

HE4_data_reg[11] = DFFEAS(HF1_d_writedata[27], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12]
--register power-up is low

HE4_data_reg[12] = DFFEAS(HF1_d_writedata[28], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]
--register power-up is low

HE4_data_reg[13] = DFFEAS(HF1_d_writedata[29], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14]
--register power-up is low

HE4_data_reg[14] = DFFEAS(HF1_d_writedata[30], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--HE4_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15]
--register power-up is low

HE4_data_reg[15] = DFFEAS(HF1_d_writedata[31], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  , HE4_use_reg,  );


--DD1_shiftreg_data[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[24]
--register power-up is low

DD1_shiftreg_data[24] = DFFEAS(DD1L84, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--BD1_data_out[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[25]
--register power-up is low

BD1_data_out[25] = DFFEAS(FD1L5, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[24]
--register power-up is low

DD1_shiftreg_mask[24] = DFFEAS(DD1L129, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--ZC3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
ZC3_counter_comb_bita2_adder_eqn = ( ZC3_counter_reg_bit[2] ) + ( !QC1L67 ) + ( ZC3L8 );
ZC3_counter_comb_bita2 = SUM(ZC3_counter_comb_bita2_adder_eqn);

--ZC3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
ZC3L12_adder_eqn = ( ZC3_counter_reg_bit[2] ) + ( !QC1L67 ) + ( ZC3L8 );
ZC3L12 = CARRY(ZC3L12_adder_eqn);


--ZC3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
ZC3_counter_comb_bita1_adder_eqn = ( ZC3_counter_reg_bit[1] ) + ( !QC1L67 ) + ( ZC3L4 );
ZC3_counter_comb_bita1 = SUM(ZC3_counter_comb_bita1_adder_eqn);

--ZC3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
ZC3L8_adder_eqn = ( ZC3_counter_reg_bit[1] ) + ( !QC1L67 ) + ( ZC3L4 );
ZC3L8 = CARRY(ZC3L8_adder_eqn);


--ZC3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
ZC3_counter_comb_bita0_adder_eqn = ( ZC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC3_counter_comb_bita0 = SUM(ZC3_counter_comb_bita0_adder_eqn);

--ZC3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
ZC3L4_adder_eqn = ( ZC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC3L4 = CARRY(ZC3L4_adder_eqn);


--ZC3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
ZC3_counter_comb_bita6_adder_eqn = ( ZC3_counter_reg_bit[6] ) + ( !QC1L67 ) + ( ZC3L24 );
ZC3_counter_comb_bita6 = SUM(ZC3_counter_comb_bita6_adder_eqn);


--ZC3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
ZC3_counter_comb_bita5_adder_eqn = ( ZC3_counter_reg_bit[5] ) + ( !QC1L67 ) + ( ZC3L20 );
ZC3_counter_comb_bita5 = SUM(ZC3_counter_comb_bita5_adder_eqn);

--ZC3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
ZC3L24_adder_eqn = ( ZC3_counter_reg_bit[5] ) + ( !QC1L67 ) + ( ZC3L20 );
ZC3L24 = CARRY(ZC3L24_adder_eqn);


--ZC3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
ZC3_counter_comb_bita4_adder_eqn = ( ZC3_counter_reg_bit[4] ) + ( !QC1L67 ) + ( ZC3L16 );
ZC3_counter_comb_bita4 = SUM(ZC3_counter_comb_bita4_adder_eqn);

--ZC3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
ZC3L20_adder_eqn = ( ZC3_counter_reg_bit[4] ) + ( !QC1L67 ) + ( ZC3L16 );
ZC3L20 = CARRY(ZC3L20_adder_eqn);


--ZC3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
ZC3_counter_comb_bita3_adder_eqn = ( ZC3_counter_reg_bit[3] ) + ( !QC1L67 ) + ( ZC3L12 );
ZC3_counter_comb_bita3 = SUM(ZC3_counter_comb_bita3_adder_eqn);

--ZC3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
ZC3L16_adder_eqn = ( ZC3_counter_reg_bit[3] ) + ( !QC1L67 ) + ( ZC3L12 );
ZC3L16 = CARRY(ZC3L16_adder_eqn);


--ZC4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
ZC4_counter_comb_bita2_adder_eqn = ( ZC4_counter_reg_bit[2] ) + ( !QC1L69 ) + ( ZC4L8 );
ZC4_counter_comb_bita2 = SUM(ZC4_counter_comb_bita2_adder_eqn);

--ZC4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
ZC4L12_adder_eqn = ( ZC4_counter_reg_bit[2] ) + ( !QC1L69 ) + ( ZC4L8 );
ZC4L12 = CARRY(ZC4L12_adder_eqn);


--ZC4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
ZC4_counter_comb_bita1_adder_eqn = ( ZC4_counter_reg_bit[1] ) + ( !QC1L69 ) + ( ZC4L4 );
ZC4_counter_comb_bita1 = SUM(ZC4_counter_comb_bita1_adder_eqn);

--ZC4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
ZC4L8_adder_eqn = ( ZC4_counter_reg_bit[1] ) + ( !QC1L69 ) + ( ZC4L4 );
ZC4L8 = CARRY(ZC4L8_adder_eqn);


--ZC4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
ZC4_counter_comb_bita0_adder_eqn = ( ZC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC4_counter_comb_bita0 = SUM(ZC4_counter_comb_bita0_adder_eqn);

--ZC4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
ZC4L4_adder_eqn = ( ZC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC4L4 = CARRY(ZC4L4_adder_eqn);


--ZC4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
ZC4_counter_comb_bita6_adder_eqn = ( ZC4_counter_reg_bit[6] ) + ( !QC1L69 ) + ( ZC4L24 );
ZC4_counter_comb_bita6 = SUM(ZC4_counter_comb_bita6_adder_eqn);


--ZC4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
ZC4_counter_comb_bita5_adder_eqn = ( ZC4_counter_reg_bit[5] ) + ( !QC1L69 ) + ( ZC4L20 );
ZC4_counter_comb_bita5 = SUM(ZC4_counter_comb_bita5_adder_eqn);

--ZC4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
ZC4L24_adder_eqn = ( ZC4_counter_reg_bit[5] ) + ( !QC1L69 ) + ( ZC4L20 );
ZC4L24 = CARRY(ZC4L24_adder_eqn);


--ZC4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
ZC4_counter_comb_bita4_adder_eqn = ( ZC4_counter_reg_bit[4] ) + ( !QC1L69 ) + ( ZC4L16 );
ZC4_counter_comb_bita4 = SUM(ZC4_counter_comb_bita4_adder_eqn);

--ZC4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
ZC4L20_adder_eqn = ( ZC4_counter_reg_bit[4] ) + ( !QC1L69 ) + ( ZC4L16 );
ZC4L20 = CARRY(ZC4L20_adder_eqn);


--ZC4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
ZC4_counter_comb_bita3_adder_eqn = ( ZC4_counter_reg_bit[3] ) + ( !QC1L69 ) + ( ZC4L12 );
ZC4_counter_comb_bita3 = SUM(ZC4_counter_comb_bita3_adder_eqn);

--ZC4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
ZC4L16_adder_eqn = ( ZC4_counter_reg_bit[3] ) + ( !QC1L69 ) + ( ZC4L12 );
ZC4L16 = CARRY(ZC4L16_adder_eqn);


--XC3_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[12]_PORT_A_data_in = HF1_d_writedata[12];
XC3_q_b[12]_PORT_A_data_in_reg = DFFE(XC3_q_b[12]_PORT_A_data_in, XC3_q_b[12]_clock_0, , , );
XC3_q_b[12]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[12]_PORT_A_address_reg = DFFE(XC3_q_b[12]_PORT_A_address, XC3_q_b[12]_clock_0, , , );
XC3_q_b[12]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[12]_PORT_B_address_reg = DFFE(XC3_q_b[12]_PORT_B_address, XC3_q_b[12]_clock_1, , , );
XC3_q_b[12]_PORT_A_write_enable = QC1L67;
XC3_q_b[12]_PORT_A_write_enable_reg = DFFE(XC3_q_b[12]_PORT_A_write_enable, XC3_q_b[12]_clock_0, , , );
XC3_q_b[12]_PORT_B_read_enable = VCC;
XC3_q_b[12]_PORT_B_read_enable_reg = DFFE(XC3_q_b[12]_PORT_B_read_enable, XC3_q_b[12]_clock_1, , , );
XC3_q_b[12]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[12]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[12]_clock_enable_0 = QC1L67;
XC3_q_b[12]_PORT_B_data_out = MEMORY(XC3_q_b[12]_PORT_A_data_in_reg, , XC3_q_b[12]_PORT_A_address_reg, XC3_q_b[12]_PORT_B_address_reg, XC3_q_b[12]_PORT_A_write_enable_reg, , , XC3_q_b[12]_PORT_B_read_enable_reg, , , XC3_q_b[12]_clock_0, XC3_q_b[12]_clock_1, XC3_q_b[12]_clock_enable_0, , , , , );
XC3_q_b[12] = XC3_q_b[12]_PORT_B_data_out[0];


--XC4_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[12]_PORT_A_data_in = HF1_d_writedata[12];
XC4_q_b[12]_PORT_A_data_in_reg = DFFE(XC4_q_b[12]_PORT_A_data_in, XC4_q_b[12]_clock_0, , , );
XC4_q_b[12]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[12]_PORT_A_address_reg = DFFE(XC4_q_b[12]_PORT_A_address, XC4_q_b[12]_clock_0, , , );
XC4_q_b[12]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[12]_PORT_B_address_reg = DFFE(XC4_q_b[12]_PORT_B_address, XC4_q_b[12]_clock_1, , , );
XC4_q_b[12]_PORT_A_write_enable = QC1L69;
XC4_q_b[12]_PORT_A_write_enable_reg = DFFE(XC4_q_b[12]_PORT_A_write_enable, XC4_q_b[12]_clock_0, , , );
XC4_q_b[12]_PORT_B_read_enable = VCC;
XC4_q_b[12]_PORT_B_read_enable_reg = DFFE(XC4_q_b[12]_PORT_B_read_enable, XC4_q_b[12]_clock_1, , , );
XC4_q_b[12]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[12]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[12]_clock_enable_0 = QC1L69;
XC4_q_b[12]_PORT_B_data_out = MEMORY(XC4_q_b[12]_PORT_A_data_in_reg, , XC4_q_b[12]_PORT_A_address_reg, XC4_q_b[12]_PORT_B_address_reg, XC4_q_b[12]_PORT_A_write_enable_reg, , , XC4_q_b[12]_PORT_B_read_enable_reg, , , XC4_q_b[12]_clock_0, XC4_q_b[12]_clock_1, XC4_q_b[12]_clock_enable_0, , , , , );
XC4_q_b[12] = XC4_q_b[12]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[11]
--register power-up is low

QC1_data_out_shift_reg[11] = DFFEAS(QC1L94, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DG1_sr[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

DG1_sr[18] = DFFEAS(DG1L68, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--RF1_break_readreg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

RF1_break_readreg[16] = DFFEAS(CG1_jdo[16], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
AG1L23_adder_eqn = ( AG1_MonAReg[8] ) + ( GND ) + ( AG1L36 );
AG1L23 = SUM(AG1L23_adder_eqn);

--AG1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
AG1L24_adder_eqn = ( AG1_MonAReg[8] ) + ( GND ) + ( AG1L36 );
AG1L24 = CARRY(AG1L24_adder_eqn);


--YD9_mem[4][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]
--register power-up is low

YD9_mem[4][87] = DFFEAS(XD9L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L5, YD9_mem[5][87],  ,  , YD9_mem_used[5]);


--YD9_mem[4][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]
--register power-up is low

YD9_mem[4][88] = DFFEAS(HE4L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L5, YD9_mem[5][88],  ,  , YD9_mem_used[5]);


--YD9_mem[4][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]
--register power-up is low

YD9_mem[4][19] = DFFEAS(HE4L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L5, YD9_mem[5][19],  ,  , YD9_mem_used[5]);


--MG1_q_a[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[5]_PORT_A_data_in = AG1L137;
MG1_q_a[5]_PORT_A_data_in_reg = DFFE(MG1_q_a[5]_PORT_A_data_in, MG1_q_a[5]_clock_0, , , MG1_q_a[5]_clock_enable_0);
MG1_q_a[5]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[5]_PORT_A_address_reg = DFFE(MG1_q_a[5]_PORT_A_address, MG1_q_a[5]_clock_0, , , MG1_q_a[5]_clock_enable_0);
MG1_q_a[5]_PORT_A_write_enable = AG1L165;
MG1_q_a[5]_PORT_A_write_enable_reg = DFFE(MG1_q_a[5]_PORT_A_write_enable, MG1_q_a[5]_clock_0, , , MG1_q_a[5]_clock_enable_0);
MG1_q_a[5]_PORT_A_read_enable = !AG1L165;
MG1_q_a[5]_PORT_A_read_enable_reg = DFFE(MG1_q_a[5]_PORT_A_read_enable, MG1_q_a[5]_clock_0, , , MG1_q_a[5]_clock_enable_0);
MG1_q_a[5]_PORT_A_byte_mask = AG1L127;
MG1_q_a[5]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[5]_PORT_A_byte_mask, MG1_q_a[5]_clock_0, , , MG1_q_a[5]_clock_enable_0);
MG1_q_a[5]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[5]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[5]_PORT_A_data_out = MEMORY(MG1_q_a[5]_PORT_A_data_in_reg, , MG1_q_a[5]_PORT_A_address_reg, , MG1_q_a[5]_PORT_A_write_enable_reg, MG1_q_a[5]_PORT_A_read_enable_reg, , , MG1_q_a[5]_PORT_A_byte_mask_reg, , MG1_q_a[5]_clock_0, , MG1_q_a[5]_clock_enable_0, , , , , );
MG1_q_a[5] = MG1_q_a[5]_PORT_A_data_out[0];


--WD1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
WD1_counter_comb_bita3_adder_eqn = ( WD1_counter_reg_bit[3] ) + ( !BC1_fifo_wr ) + ( WD1L11 );
WD1_counter_comb_bita3 = SUM(WD1_counter_comb_bita3_adder_eqn);

--WD1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
WD1L15_adder_eqn = ( WD1_counter_reg_bit[3] ) + ( !BC1_fifo_wr ) + ( WD1L11 );
WD1L15 = CARRY(WD1L15_adder_eqn);


--WD1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
WD1_counter_comb_bita0_adder_eqn = ( WD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD1_counter_comb_bita0 = SUM(WD1_counter_comb_bita0_adder_eqn);

--WD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
WD1L3_adder_eqn = ( WD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD1L3 = CARRY(WD1L3_adder_eqn);


--WD1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
WD1_counter_comb_bita2_adder_eqn = ( WD1_counter_reg_bit[2] ) + ( !BC1_fifo_wr ) + ( WD1L7 );
WD1_counter_comb_bita2 = SUM(WD1_counter_comb_bita2_adder_eqn);

--WD1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
WD1L11_adder_eqn = ( WD1_counter_reg_bit[2] ) + ( !BC1_fifo_wr ) + ( WD1L7 );
WD1L11 = CARRY(WD1L11_adder_eqn);


--WD1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
WD1_counter_comb_bita1_adder_eqn = ( WD1_counter_reg_bit[1] ) + ( !BC1_fifo_wr ) + ( WD1L3 );
WD1_counter_comb_bita1 = SUM(WD1_counter_comb_bita1_adder_eqn);

--WD1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
WD1L7_adder_eqn = ( WD1_counter_reg_bit[1] ) + ( !BC1_fifo_wr ) + ( WD1L3 );
WD1L7 = CARRY(WD1L7_adder_eqn);


--WD1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
WD1_counter_comb_bita5_adder_eqn = ( WD1_counter_reg_bit[5] ) + ( !BC1_fifo_wr ) + ( WD1L19 );
WD1_counter_comb_bita5 = SUM(WD1_counter_comb_bita5_adder_eqn);


--WD1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
WD1_counter_comb_bita4_adder_eqn = ( WD1_counter_reg_bit[4] ) + ( !BC1_fifo_wr ) + ( WD1L15 );
WD1_counter_comb_bita4 = SUM(WD1_counter_comb_bita4_adder_eqn);

--WD1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
WD1L19_adder_eqn = ( WD1_counter_reg_bit[4] ) + ( !BC1_fifo_wr ) + ( WD1L15 );
WD1L19 = CARRY(WD1L19_adder_eqn);


--WD2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
WD2_counter_comb_bita0_adder_eqn = ( WD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD2_counter_comb_bita0 = SUM(WD2_counter_comb_bita0_adder_eqn);

--WD2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
WD2L3_adder_eqn = ( WD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD2L3 = CARRY(WD2L3_adder_eqn);


--MC1L2 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~1
MC1L2_adder_eqn = ( !MC1_internal_counter[5] ) + ( VCC ) + ( MC1L7 );
MC1L2 = SUM(MC1L2_adder_eqn);

--MC1L3 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~2
MC1L3_adder_eqn = ( !MC1_internal_counter[5] ) + ( VCC ) + ( MC1L7 );
MC1L3 = CARRY(MC1L3_adder_eqn);


--MC1L6 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~5
MC1L6_adder_eqn = ( !MC1_internal_counter[4] ) + ( VCC ) + ( MC1L27 );
MC1L6 = SUM(MC1L6_adder_eqn);

--MC1L7 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~6
MC1L7_adder_eqn = ( !MC1_internal_counter[4] ) + ( VCC ) + ( MC1L27 );
MC1L7 = CARRY(MC1L7_adder_eqn);


--MC1L10 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~9
MC1L10_adder_eqn = ( !MC1_internal_counter[9] ) + ( VCC ) + ( MC1L15 );
MC1L10 = SUM(MC1L10_adder_eqn);


--MC1L14 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~13
MC1L14_adder_eqn = ( !MC1_internal_counter[8] ) + ( VCC ) + ( MC1L19 );
MC1L14 = SUM(MC1L14_adder_eqn);

--MC1L15 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~14
MC1L15_adder_eqn = ( !MC1_internal_counter[8] ) + ( VCC ) + ( MC1L19 );
MC1L15 = CARRY(MC1L15_adder_eqn);


--MC1L18 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~17
MC1L18_adder_eqn = ( !MC1_internal_counter[7] ) + ( VCC ) + ( MC1L23 );
MC1L18 = SUM(MC1L18_adder_eqn);

--MC1L19 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~18
MC1L19_adder_eqn = ( !MC1_internal_counter[7] ) + ( VCC ) + ( MC1L23 );
MC1L19 = CARRY(MC1L19_adder_eqn);


--MC1L22 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~21
MC1L22_adder_eqn = ( !MC1_internal_counter[6] ) + ( VCC ) + ( MC1L3 );
MC1L22 = SUM(MC1L22_adder_eqn);

--MC1L23 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~22
MC1L23_adder_eqn = ( !MC1_internal_counter[6] ) + ( VCC ) + ( MC1L3 );
MC1L23 = CARRY(MC1L23_adder_eqn);


--MC1L26 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~25
MC1L26_adder_eqn = ( !MC1_internal_counter[3] ) + ( VCC ) + ( MC1L31 );
MC1L26 = SUM(MC1L26_adder_eqn);

--MC1L27 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~26
MC1L27_adder_eqn = ( !MC1_internal_counter[3] ) + ( VCC ) + ( MC1L31 );
MC1L27 = CARRY(MC1L27_adder_eqn);


--MC1L30 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~29
MC1L30_adder_eqn = ( !MC1_internal_counter[2] ) + ( VCC ) + ( MC1L35 );
MC1L30 = SUM(MC1L30_adder_eqn);

--MC1L31 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~30
MC1L31_adder_eqn = ( !MC1_internal_counter[2] ) + ( VCC ) + ( MC1L35 );
MC1L31 = CARRY(MC1L31_adder_eqn);


--MC1L34 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~33
MC1L34_adder_eqn = ( !MC1_internal_counter[1] ) + ( VCC ) + ( MC1L39 );
MC1L34 = SUM(MC1L34_adder_eqn);

--MC1L35 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~34
MC1L35_adder_eqn = ( !MC1_internal_counter[1] ) + ( VCC ) + ( MC1L39 );
MC1L35 = CARRY(MC1L35_adder_eqn);


--MC1L38 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~37
MC1L38_adder_eqn = ( !MC1_internal_counter[0] ) + ( VCC ) + ( !VCC );
MC1L38 = SUM(MC1L38_adder_eqn);

--MC1L39 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~38
MC1L39_adder_eqn = ( !MC1_internal_counter[0] ) + ( VCC ) + ( !VCC );
MC1L39 = CARRY(MC1L39_adder_eqn);


--DG1_sr[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

DG1_sr[22] = DFFEAS(DG1L69, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--RF1_break_readreg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

RF1_break_readreg[20] = DFFEAS(CG1_jdo[20], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

AG1_MonDReg[20] = DFFEAS(CG1_jdo[23], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[20],  , AG1L72, !CG1_take_action_ocimem_b);


--RF1_break_readreg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

RF1_break_readreg[19] = DFFEAS(CG1_jdo[19], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

AG1_MonDReg[19] = DFFEAS(CG1_jdo[22], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[19],  , AG1L72, !CG1_take_action_ocimem_b);


--DG1_sr[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

DG1_sr[19] = DFFEAS(DG1L70, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--MG1_q_a[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[11]_PORT_A_data_in = AG1L143;
MG1_q_a[11]_PORT_A_data_in_reg = DFFE(MG1_q_a[11]_PORT_A_data_in, MG1_q_a[11]_clock_0, , , MG1_q_a[11]_clock_enable_0);
MG1_q_a[11]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[11]_PORT_A_address_reg = DFFE(MG1_q_a[11]_PORT_A_address, MG1_q_a[11]_clock_0, , , MG1_q_a[11]_clock_enable_0);
MG1_q_a[11]_PORT_A_write_enable = AG1L165;
MG1_q_a[11]_PORT_A_write_enable_reg = DFFE(MG1_q_a[11]_PORT_A_write_enable, MG1_q_a[11]_clock_0, , , MG1_q_a[11]_clock_enable_0);
MG1_q_a[11]_PORT_A_read_enable = !AG1L165;
MG1_q_a[11]_PORT_A_read_enable_reg = DFFE(MG1_q_a[11]_PORT_A_read_enable, MG1_q_a[11]_clock_0, , , MG1_q_a[11]_clock_enable_0);
MG1_q_a[11]_PORT_A_byte_mask = AG1L128;
MG1_q_a[11]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[11]_PORT_A_byte_mask, MG1_q_a[11]_clock_0, , , MG1_q_a[11]_clock_enable_0);
MG1_q_a[11]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[11]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[11]_PORT_A_data_out = MEMORY(MG1_q_a[11]_PORT_A_data_in_reg, , MG1_q_a[11]_PORT_A_address_reg, , MG1_q_a[11]_PORT_A_write_enable_reg, MG1_q_a[11]_PORT_A_read_enable_reg, , , MG1_q_a[11]_PORT_A_byte_mask_reg, , MG1_q_a[11]_clock_0, , MG1_q_a[11]_clock_enable_0, , , , , );
MG1_q_a[11] = MG1_q_a[11]_PORT_A_data_out[0];


--MG1_q_a[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[12]_PORT_A_data_in = AG1L144;
MG1_q_a[12]_PORT_A_data_in_reg = DFFE(MG1_q_a[12]_PORT_A_data_in, MG1_q_a[12]_clock_0, , , MG1_q_a[12]_clock_enable_0);
MG1_q_a[12]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[12]_PORT_A_address_reg = DFFE(MG1_q_a[12]_PORT_A_address, MG1_q_a[12]_clock_0, , , MG1_q_a[12]_clock_enable_0);
MG1_q_a[12]_PORT_A_write_enable = AG1L165;
MG1_q_a[12]_PORT_A_write_enable_reg = DFFE(MG1_q_a[12]_PORT_A_write_enable, MG1_q_a[12]_clock_0, , , MG1_q_a[12]_clock_enable_0);
MG1_q_a[12]_PORT_A_read_enable = !AG1L165;
MG1_q_a[12]_PORT_A_read_enable_reg = DFFE(MG1_q_a[12]_PORT_A_read_enable, MG1_q_a[12]_clock_0, , , MG1_q_a[12]_clock_enable_0);
MG1_q_a[12]_PORT_A_byte_mask = AG1L128;
MG1_q_a[12]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[12]_PORT_A_byte_mask, MG1_q_a[12]_clock_0, , , MG1_q_a[12]_clock_enable_0);
MG1_q_a[12]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[12]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[12]_PORT_A_data_out = MEMORY(MG1_q_a[12]_PORT_A_data_in_reg, , MG1_q_a[12]_PORT_A_address_reg, , MG1_q_a[12]_PORT_A_write_enable_reg, MG1_q_a[12]_PORT_A_read_enable_reg, , , MG1_q_a[12]_PORT_A_byte_mask_reg, , MG1_q_a[12]_clock_0, , MG1_q_a[12]_clock_enable_0, , , , , );
MG1_q_a[12] = MG1_q_a[12]_PORT_A_data_out[0];


--MG1_q_a[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[13]_PORT_A_data_in = AG1L145;
MG1_q_a[13]_PORT_A_data_in_reg = DFFE(MG1_q_a[13]_PORT_A_data_in, MG1_q_a[13]_clock_0, , , MG1_q_a[13]_clock_enable_0);
MG1_q_a[13]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[13]_PORT_A_address_reg = DFFE(MG1_q_a[13]_PORT_A_address, MG1_q_a[13]_clock_0, , , MG1_q_a[13]_clock_enable_0);
MG1_q_a[13]_PORT_A_write_enable = AG1L165;
MG1_q_a[13]_PORT_A_write_enable_reg = DFFE(MG1_q_a[13]_PORT_A_write_enable, MG1_q_a[13]_clock_0, , , MG1_q_a[13]_clock_enable_0);
MG1_q_a[13]_PORT_A_read_enable = !AG1L165;
MG1_q_a[13]_PORT_A_read_enable_reg = DFFE(MG1_q_a[13]_PORT_A_read_enable, MG1_q_a[13]_clock_0, , , MG1_q_a[13]_clock_enable_0);
MG1_q_a[13]_PORT_A_byte_mask = AG1L128;
MG1_q_a[13]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[13]_PORT_A_byte_mask, MG1_q_a[13]_clock_0, , , MG1_q_a[13]_clock_enable_0);
MG1_q_a[13]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[13]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[13]_PORT_A_data_out = MEMORY(MG1_q_a[13]_PORT_A_data_in_reg, , MG1_q_a[13]_PORT_A_address_reg, , MG1_q_a[13]_PORT_A_write_enable_reg, MG1_q_a[13]_PORT_A_read_enable_reg, , , MG1_q_a[13]_PORT_A_byte_mask_reg, , MG1_q_a[13]_clock_0, , MG1_q_a[13]_clock_enable_0, , , , , );
MG1_q_a[13] = MG1_q_a[13]_PORT_A_data_out[0];


--MG1_q_a[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[14]_PORT_A_data_in = AG1L146;
MG1_q_a[14]_PORT_A_data_in_reg = DFFE(MG1_q_a[14]_PORT_A_data_in, MG1_q_a[14]_clock_0, , , MG1_q_a[14]_clock_enable_0);
MG1_q_a[14]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[14]_PORT_A_address_reg = DFFE(MG1_q_a[14]_PORT_A_address, MG1_q_a[14]_clock_0, , , MG1_q_a[14]_clock_enable_0);
MG1_q_a[14]_PORT_A_write_enable = AG1L165;
MG1_q_a[14]_PORT_A_write_enable_reg = DFFE(MG1_q_a[14]_PORT_A_write_enable, MG1_q_a[14]_clock_0, , , MG1_q_a[14]_clock_enable_0);
MG1_q_a[14]_PORT_A_read_enable = !AG1L165;
MG1_q_a[14]_PORT_A_read_enable_reg = DFFE(MG1_q_a[14]_PORT_A_read_enable, MG1_q_a[14]_clock_0, , , MG1_q_a[14]_clock_enable_0);
MG1_q_a[14]_PORT_A_byte_mask = AG1L128;
MG1_q_a[14]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[14]_PORT_A_byte_mask, MG1_q_a[14]_clock_0, , , MG1_q_a[14]_clock_enable_0);
MG1_q_a[14]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[14]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[14]_PORT_A_data_out = MEMORY(MG1_q_a[14]_PORT_A_data_in_reg, , MG1_q_a[14]_PORT_A_address_reg, , MG1_q_a[14]_PORT_A_write_enable_reg, MG1_q_a[14]_PORT_A_read_enable_reg, , , MG1_q_a[14]_PORT_A_byte_mask_reg, , MG1_q_a[14]_clock_0, , MG1_q_a[14]_clock_enable_0, , , , , );
MG1_q_a[14] = MG1_q_a[14]_PORT_A_data_out[0];


--MG1_q_a[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[15]_PORT_A_data_in = AG1L147;
MG1_q_a[15]_PORT_A_data_in_reg = DFFE(MG1_q_a[15]_PORT_A_data_in, MG1_q_a[15]_clock_0, , , MG1_q_a[15]_clock_enable_0);
MG1_q_a[15]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[15]_PORT_A_address_reg = DFFE(MG1_q_a[15]_PORT_A_address, MG1_q_a[15]_clock_0, , , MG1_q_a[15]_clock_enable_0);
MG1_q_a[15]_PORT_A_write_enable = AG1L165;
MG1_q_a[15]_PORT_A_write_enable_reg = DFFE(MG1_q_a[15]_PORT_A_write_enable, MG1_q_a[15]_clock_0, , , MG1_q_a[15]_clock_enable_0);
MG1_q_a[15]_PORT_A_read_enable = !AG1L165;
MG1_q_a[15]_PORT_A_read_enable_reg = DFFE(MG1_q_a[15]_PORT_A_read_enable, MG1_q_a[15]_clock_0, , , MG1_q_a[15]_clock_enable_0);
MG1_q_a[15]_PORT_A_byte_mask = AG1L128;
MG1_q_a[15]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[15]_PORT_A_byte_mask, MG1_q_a[15]_clock_0, , , MG1_q_a[15]_clock_enable_0);
MG1_q_a[15]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[15]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[15]_PORT_A_data_out = MEMORY(MG1_q_a[15]_PORT_A_data_in_reg, , MG1_q_a[15]_PORT_A_address_reg, , MG1_q_a[15]_PORT_A_write_enable_reg, MG1_q_a[15]_PORT_A_read_enable_reg, , , MG1_q_a[15]_PORT_A_byte_mask_reg, , MG1_q_a[15]_clock_0, , MG1_q_a[15]_clock_enable_0, , , , , );
MG1_q_a[15] = MG1_q_a[15]_PORT_A_data_out[0];


--MG1_q_a[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[16]_PORT_A_data_in = AG1L148;
MG1_q_a[16]_PORT_A_data_in_reg = DFFE(MG1_q_a[16]_PORT_A_data_in, MG1_q_a[16]_clock_0, , , MG1_q_a[16]_clock_enable_0);
MG1_q_a[16]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[16]_PORT_A_address_reg = DFFE(MG1_q_a[16]_PORT_A_address, MG1_q_a[16]_clock_0, , , MG1_q_a[16]_clock_enable_0);
MG1_q_a[16]_PORT_A_write_enable = AG1L165;
MG1_q_a[16]_PORT_A_write_enable_reg = DFFE(MG1_q_a[16]_PORT_A_write_enable, MG1_q_a[16]_clock_0, , , MG1_q_a[16]_clock_enable_0);
MG1_q_a[16]_PORT_A_read_enable = !AG1L165;
MG1_q_a[16]_PORT_A_read_enable_reg = DFFE(MG1_q_a[16]_PORT_A_read_enable, MG1_q_a[16]_clock_0, , , MG1_q_a[16]_clock_enable_0);
MG1_q_a[16]_PORT_A_byte_mask = AG1L129;
MG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[16]_PORT_A_byte_mask, MG1_q_a[16]_clock_0, , , MG1_q_a[16]_clock_enable_0);
MG1_q_a[16]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[16]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[16]_PORT_A_data_out = MEMORY(MG1_q_a[16]_PORT_A_data_in_reg, , MG1_q_a[16]_PORT_A_address_reg, , MG1_q_a[16]_PORT_A_write_enable_reg, MG1_q_a[16]_PORT_A_read_enable_reg, , , MG1_q_a[16]_PORT_A_byte_mask_reg, , MG1_q_a[16]_clock_0, , MG1_q_a[16]_clock_enable_0, , , , , );
MG1_q_a[16] = MG1_q_a[16]_PORT_A_data_out[0];


--MG1_q_a[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[9]_PORT_A_data_in = AG1L141;
MG1_q_a[9]_PORT_A_data_in_reg = DFFE(MG1_q_a[9]_PORT_A_data_in, MG1_q_a[9]_clock_0, , , MG1_q_a[9]_clock_enable_0);
MG1_q_a[9]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[9]_PORT_A_address_reg = DFFE(MG1_q_a[9]_PORT_A_address, MG1_q_a[9]_clock_0, , , MG1_q_a[9]_clock_enable_0);
MG1_q_a[9]_PORT_A_write_enable = AG1L165;
MG1_q_a[9]_PORT_A_write_enable_reg = DFFE(MG1_q_a[9]_PORT_A_write_enable, MG1_q_a[9]_clock_0, , , MG1_q_a[9]_clock_enable_0);
MG1_q_a[9]_PORT_A_read_enable = !AG1L165;
MG1_q_a[9]_PORT_A_read_enable_reg = DFFE(MG1_q_a[9]_PORT_A_read_enable, MG1_q_a[9]_clock_0, , , MG1_q_a[9]_clock_enable_0);
MG1_q_a[9]_PORT_A_byte_mask = AG1L128;
MG1_q_a[9]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[9]_PORT_A_byte_mask, MG1_q_a[9]_clock_0, , , MG1_q_a[9]_clock_enable_0);
MG1_q_a[9]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[9]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[9]_PORT_A_data_out = MEMORY(MG1_q_a[9]_PORT_A_data_in_reg, , MG1_q_a[9]_PORT_A_address_reg, , MG1_q_a[9]_PORT_A_write_enable_reg, MG1_q_a[9]_PORT_A_read_enable_reg, , , MG1_q_a[9]_PORT_A_byte_mask_reg, , MG1_q_a[9]_clock_0, , MG1_q_a[9]_clock_enable_0, , , , , );
MG1_q_a[9] = MG1_q_a[9]_PORT_A_data_out[0];


--LF1_readdata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

LF1_readdata[31] = DFFEAS(QF1L13, UG1_outclk_wire[0],  ,  ,  , MG1_q_a[31],  ,  , !LF1_address[8]);


--MG1_q_a[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[26]_PORT_A_data_in = AG1L158;
MG1_q_a[26]_PORT_A_data_in_reg = DFFE(MG1_q_a[26]_PORT_A_data_in, MG1_q_a[26]_clock_0, , , MG1_q_a[26]_clock_enable_0);
MG1_q_a[26]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[26]_PORT_A_address_reg = DFFE(MG1_q_a[26]_PORT_A_address, MG1_q_a[26]_clock_0, , , MG1_q_a[26]_clock_enable_0);
MG1_q_a[26]_PORT_A_write_enable = AG1L165;
MG1_q_a[26]_PORT_A_write_enable_reg = DFFE(MG1_q_a[26]_PORT_A_write_enable, MG1_q_a[26]_clock_0, , , MG1_q_a[26]_clock_enable_0);
MG1_q_a[26]_PORT_A_read_enable = !AG1L165;
MG1_q_a[26]_PORT_A_read_enable_reg = DFFE(MG1_q_a[26]_PORT_A_read_enable, MG1_q_a[26]_clock_0, , , MG1_q_a[26]_clock_enable_0);
MG1_q_a[26]_PORT_A_byte_mask = AG1L130;
MG1_q_a[26]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[26]_PORT_A_byte_mask, MG1_q_a[26]_clock_0, , , MG1_q_a[26]_clock_enable_0);
MG1_q_a[26]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[26]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[26]_PORT_A_data_out = MEMORY(MG1_q_a[26]_PORT_A_data_in_reg, , MG1_q_a[26]_PORT_A_address_reg, , MG1_q_a[26]_PORT_A_write_enable_reg, MG1_q_a[26]_PORT_A_read_enable_reg, , , MG1_q_a[26]_PORT_A_byte_mask_reg, , MG1_q_a[26]_clock_0, , MG1_q_a[26]_clock_enable_0, , , , , );
MG1_q_a[26] = MG1_q_a[26]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]
--register power-up is low

QC1_right_channel_fifo_write_space[6] = DFFEAS(QC1L34, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--BC1L30 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
BC1L30_adder_eqn = ( !TD1_b_full ) + ( VCC ) + ( BC1L47 );
BC1L30 = SUM(BC1L30_adder_eqn);


--MG1_q_a[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[21]_PORT_A_data_in = AG1L153;
MG1_q_a[21]_PORT_A_data_in_reg = DFFE(MG1_q_a[21]_PORT_A_data_in, MG1_q_a[21]_clock_0, , , MG1_q_a[21]_clock_enable_0);
MG1_q_a[21]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[21]_PORT_A_address_reg = DFFE(MG1_q_a[21]_PORT_A_address, MG1_q_a[21]_clock_0, , , MG1_q_a[21]_clock_enable_0);
MG1_q_a[21]_PORT_A_write_enable = AG1L165;
MG1_q_a[21]_PORT_A_write_enable_reg = DFFE(MG1_q_a[21]_PORT_A_write_enable, MG1_q_a[21]_clock_0, , , MG1_q_a[21]_clock_enable_0);
MG1_q_a[21]_PORT_A_read_enable = !AG1L165;
MG1_q_a[21]_PORT_A_read_enable_reg = DFFE(MG1_q_a[21]_PORT_A_read_enable, MG1_q_a[21]_clock_0, , , MG1_q_a[21]_clock_enable_0);
MG1_q_a[21]_PORT_A_byte_mask = AG1L129;
MG1_q_a[21]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[21]_PORT_A_byte_mask, MG1_q_a[21]_clock_0, , , MG1_q_a[21]_clock_enable_0);
MG1_q_a[21]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[21]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[21]_PORT_A_data_out = MEMORY(MG1_q_a[21]_PORT_A_data_in_reg, , MG1_q_a[21]_PORT_A_address_reg, , MG1_q_a[21]_PORT_A_write_enable_reg, MG1_q_a[21]_PORT_A_read_enable_reg, , , MG1_q_a[21]_PORT_A_byte_mask_reg, , MG1_q_a[21]_clock_0, , MG1_q_a[21]_clock_enable_0, , , , , );
MG1_q_a[21] = MG1_q_a[21]_PORT_A_data_out[0];


--MG1_q_a[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[27]_PORT_A_data_in = AG1L159;
MG1_q_a[27]_PORT_A_data_in_reg = DFFE(MG1_q_a[27]_PORT_A_data_in, MG1_q_a[27]_clock_0, , , MG1_q_a[27]_clock_enable_0);
MG1_q_a[27]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[27]_PORT_A_address_reg = DFFE(MG1_q_a[27]_PORT_A_address, MG1_q_a[27]_clock_0, , , MG1_q_a[27]_clock_enable_0);
MG1_q_a[27]_PORT_A_write_enable = AG1L165;
MG1_q_a[27]_PORT_A_write_enable_reg = DFFE(MG1_q_a[27]_PORT_A_write_enable, MG1_q_a[27]_clock_0, , , MG1_q_a[27]_clock_enable_0);
MG1_q_a[27]_PORT_A_read_enable = !AG1L165;
MG1_q_a[27]_PORT_A_read_enable_reg = DFFE(MG1_q_a[27]_PORT_A_read_enable, MG1_q_a[27]_clock_0, , , MG1_q_a[27]_clock_enable_0);
MG1_q_a[27]_PORT_A_byte_mask = AG1L130;
MG1_q_a[27]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[27]_PORT_A_byte_mask, MG1_q_a[27]_clock_0, , , MG1_q_a[27]_clock_enable_0);
MG1_q_a[27]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[27]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[27]_PORT_A_data_out = MEMORY(MG1_q_a[27]_PORT_A_data_in_reg, , MG1_q_a[27]_PORT_A_address_reg, , MG1_q_a[27]_PORT_A_write_enable_reg, MG1_q_a[27]_PORT_A_read_enable_reg, , , MG1_q_a[27]_PORT_A_byte_mask_reg, , MG1_q_a[27]_clock_0, , MG1_q_a[27]_clock_enable_0, , , , , );
MG1_q_a[27] = MG1_q_a[27]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]
--register power-up is low

QC1_right_channel_fifo_write_space[7] = DFFEAS(QC1L38, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--MG1_q_a[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[28]_PORT_A_data_in = AG1L160;
MG1_q_a[28]_PORT_A_data_in_reg = DFFE(MG1_q_a[28]_PORT_A_data_in, MG1_q_a[28]_clock_0, , , MG1_q_a[28]_clock_enable_0);
MG1_q_a[28]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[28]_PORT_A_address_reg = DFFE(MG1_q_a[28]_PORT_A_address, MG1_q_a[28]_clock_0, , , MG1_q_a[28]_clock_enable_0);
MG1_q_a[28]_PORT_A_write_enable = AG1L165;
MG1_q_a[28]_PORT_A_write_enable_reg = DFFE(MG1_q_a[28]_PORT_A_write_enable, MG1_q_a[28]_clock_0, , , MG1_q_a[28]_clock_enable_0);
MG1_q_a[28]_PORT_A_read_enable = !AG1L165;
MG1_q_a[28]_PORT_A_read_enable_reg = DFFE(MG1_q_a[28]_PORT_A_read_enable, MG1_q_a[28]_clock_0, , , MG1_q_a[28]_clock_enable_0);
MG1_q_a[28]_PORT_A_byte_mask = AG1L130;
MG1_q_a[28]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[28]_PORT_A_byte_mask, MG1_q_a[28]_clock_0, , , MG1_q_a[28]_clock_enable_0);
MG1_q_a[28]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[28]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[28]_PORT_A_data_out = MEMORY(MG1_q_a[28]_PORT_A_data_in_reg, , MG1_q_a[28]_PORT_A_address_reg, , MG1_q_a[28]_PORT_A_write_enable_reg, MG1_q_a[28]_PORT_A_read_enable_reg, , , MG1_q_a[28]_PORT_A_byte_mask_reg, , MG1_q_a[28]_clock_0, , MG1_q_a[28]_clock_enable_0, , , , , );
MG1_q_a[28] = MG1_q_a[28]_PORT_A_data_out[0];


--QC1_left_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]
--register power-up is low

QC1_left_channel_fifo_write_space[0] = DFFEAS(QC1L2, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--MG1_q_a[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[29]_PORT_A_data_in = AG1L161;
MG1_q_a[29]_PORT_A_data_in_reg = DFFE(MG1_q_a[29]_PORT_A_data_in, MG1_q_a[29]_clock_0, , , MG1_q_a[29]_clock_enable_0);
MG1_q_a[29]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[29]_PORT_A_address_reg = DFFE(MG1_q_a[29]_PORT_A_address, MG1_q_a[29]_clock_0, , , MG1_q_a[29]_clock_enable_0);
MG1_q_a[29]_PORT_A_write_enable = AG1L165;
MG1_q_a[29]_PORT_A_write_enable_reg = DFFE(MG1_q_a[29]_PORT_A_write_enable, MG1_q_a[29]_clock_0, , , MG1_q_a[29]_clock_enable_0);
MG1_q_a[29]_PORT_A_read_enable = !AG1L165;
MG1_q_a[29]_PORT_A_read_enable_reg = DFFE(MG1_q_a[29]_PORT_A_read_enable, MG1_q_a[29]_clock_0, , , MG1_q_a[29]_clock_enable_0);
MG1_q_a[29]_PORT_A_byte_mask = AG1L130;
MG1_q_a[29]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[29]_PORT_A_byte_mask, MG1_q_a[29]_clock_0, , , MG1_q_a[29]_clock_enable_0);
MG1_q_a[29]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[29]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[29]_PORT_A_data_out = MEMORY(MG1_q_a[29]_PORT_A_data_in_reg, , MG1_q_a[29]_PORT_A_address_reg, , MG1_q_a[29]_PORT_A_write_enable_reg, MG1_q_a[29]_PORT_A_read_enable_reg, , , MG1_q_a[29]_PORT_A_byte_mask_reg, , MG1_q_a[29]_clock_0, , MG1_q_a[29]_clock_enable_0, , , , , );
MG1_q_a[29] = MG1_q_a[29]_PORT_A_data_out[0];


--QC1_left_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]
--register power-up is low

QC1_left_channel_fifo_write_space[1] = DFFEAS(QC1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--MG1_q_a[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[30]_PORT_A_data_in = AG1L162;
MG1_q_a[30]_PORT_A_data_in_reg = DFFE(MG1_q_a[30]_PORT_A_data_in, MG1_q_a[30]_clock_0, , , MG1_q_a[30]_clock_enable_0);
MG1_q_a[30]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[30]_PORT_A_address_reg = DFFE(MG1_q_a[30]_PORT_A_address, MG1_q_a[30]_clock_0, , , MG1_q_a[30]_clock_enable_0);
MG1_q_a[30]_PORT_A_write_enable = AG1L165;
MG1_q_a[30]_PORT_A_write_enable_reg = DFFE(MG1_q_a[30]_PORT_A_write_enable, MG1_q_a[30]_clock_0, , , MG1_q_a[30]_clock_enable_0);
MG1_q_a[30]_PORT_A_read_enable = !AG1L165;
MG1_q_a[30]_PORT_A_read_enable_reg = DFFE(MG1_q_a[30]_PORT_A_read_enable, MG1_q_a[30]_clock_0, , , MG1_q_a[30]_clock_enable_0);
MG1_q_a[30]_PORT_A_byte_mask = AG1L130;
MG1_q_a[30]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[30]_PORT_A_byte_mask, MG1_q_a[30]_clock_0, , , MG1_q_a[30]_clock_enable_0);
MG1_q_a[30]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[30]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[30]_PORT_A_data_out = MEMORY(MG1_q_a[30]_PORT_A_data_in_reg, , MG1_q_a[30]_PORT_A_address_reg, , MG1_q_a[30]_PORT_A_write_enable_reg, MG1_q_a[30]_PORT_A_read_enable_reg, , , MG1_q_a[30]_PORT_A_byte_mask_reg, , MG1_q_a[30]_clock_0, , MG1_q_a[30]_clock_enable_0, , , , , );
MG1_q_a[30] = MG1_q_a[30]_PORT_A_data_out[0];


--QC1_left_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]
--register power-up is low

QC1_left_channel_fifo_write_space[2] = DFFEAS(QC1L10, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--MG1_q_a[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[8]_PORT_A_data_in = AG1L140;
MG1_q_a[8]_PORT_A_data_in_reg = DFFE(MG1_q_a[8]_PORT_A_data_in, MG1_q_a[8]_clock_0, , , MG1_q_a[8]_clock_enable_0);
MG1_q_a[8]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[8]_PORT_A_address_reg = DFFE(MG1_q_a[8]_PORT_A_address, MG1_q_a[8]_clock_0, , , MG1_q_a[8]_clock_enable_0);
MG1_q_a[8]_PORT_A_write_enable = AG1L165;
MG1_q_a[8]_PORT_A_write_enable_reg = DFFE(MG1_q_a[8]_PORT_A_write_enable, MG1_q_a[8]_clock_0, , , MG1_q_a[8]_clock_enable_0);
MG1_q_a[8]_PORT_A_read_enable = !AG1L165;
MG1_q_a[8]_PORT_A_read_enable_reg = DFFE(MG1_q_a[8]_PORT_A_read_enable, MG1_q_a[8]_clock_0, , , MG1_q_a[8]_clock_enable_0);
MG1_q_a[8]_PORT_A_byte_mask = AG1L128;
MG1_q_a[8]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[8]_PORT_A_byte_mask, MG1_q_a[8]_clock_0, , , MG1_q_a[8]_clock_enable_0);
MG1_q_a[8]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[8]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[8]_PORT_A_data_out = MEMORY(MG1_q_a[8]_PORT_A_data_in_reg, , MG1_q_a[8]_PORT_A_address_reg, , MG1_q_a[8]_PORT_A_write_enable_reg, MG1_q_a[8]_PORT_A_read_enable_reg, , , MG1_q_a[8]_PORT_A_byte_mask_reg, , MG1_q_a[8]_clock_0, , MG1_q_a[8]_clock_enable_0, , , , , );
MG1_q_a[8] = MG1_q_a[8]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2]
--register power-up is low

QC1_right_channel_fifo_write_space[2] = DFFEAS(QC1L42, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--BC1L34 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
BC1L34_adder_eqn = ( !WD1_counter_reg_bit[2] ) + ( GND ) + ( BC1L55 );
BC1L34 = SUM(BC1L34_adder_eqn);

--BC1L35 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
BC1L35_adder_eqn = ( !WD1_counter_reg_bit[2] ) + ( GND ) + ( BC1L55 );
BC1L35 = CARRY(BC1L35_adder_eqn);


--MG1_q_a[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[22]_PORT_A_data_in = AG1L154;
MG1_q_a[22]_PORT_A_data_in_reg = DFFE(MG1_q_a[22]_PORT_A_data_in, MG1_q_a[22]_clock_0, , , MG1_q_a[22]_clock_enable_0);
MG1_q_a[22]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[22]_PORT_A_address_reg = DFFE(MG1_q_a[22]_PORT_A_address, MG1_q_a[22]_clock_0, , , MG1_q_a[22]_clock_enable_0);
MG1_q_a[22]_PORT_A_write_enable = AG1L165;
MG1_q_a[22]_PORT_A_write_enable_reg = DFFE(MG1_q_a[22]_PORT_A_write_enable, MG1_q_a[22]_clock_0, , , MG1_q_a[22]_clock_enable_0);
MG1_q_a[22]_PORT_A_read_enable = !AG1L165;
MG1_q_a[22]_PORT_A_read_enable_reg = DFFE(MG1_q_a[22]_PORT_A_read_enable, MG1_q_a[22]_clock_0, , , MG1_q_a[22]_clock_enable_0);
MG1_q_a[22]_PORT_A_byte_mask = AG1L129;
MG1_q_a[22]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[22]_PORT_A_byte_mask, MG1_q_a[22]_clock_0, , , MG1_q_a[22]_clock_enable_0);
MG1_q_a[22]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[22]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[22]_PORT_A_data_out = MEMORY(MG1_q_a[22]_PORT_A_data_in_reg, , MG1_q_a[22]_PORT_A_address_reg, , MG1_q_a[22]_PORT_A_write_enable_reg, MG1_q_a[22]_PORT_A_read_enable_reg, , , MG1_q_a[22]_PORT_A_byte_mask_reg, , MG1_q_a[22]_clock_0, , MG1_q_a[22]_clock_enable_0, , , , , );
MG1_q_a[22] = MG1_q_a[22]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3]
--register power-up is low

QC1_right_channel_fifo_write_space[3] = DFFEAS(QC1L46, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--BC1L38 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
BC1L38_adder_eqn = ( !WD1_counter_reg_bit[3] ) + ( GND ) + ( BC1L35 );
BC1L38 = SUM(BC1L38_adder_eqn);

--BC1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
BC1L39_adder_eqn = ( !WD1_counter_reg_bit[3] ) + ( GND ) + ( BC1L35 );
BC1L39 = CARRY(BC1L39_adder_eqn);


--MG1_q_a[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[23]_PORT_A_data_in = AG1L155;
MG1_q_a[23]_PORT_A_data_in_reg = DFFE(MG1_q_a[23]_PORT_A_data_in, MG1_q_a[23]_clock_0, , , MG1_q_a[23]_clock_enable_0);
MG1_q_a[23]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[23]_PORT_A_address_reg = DFFE(MG1_q_a[23]_PORT_A_address, MG1_q_a[23]_clock_0, , , MG1_q_a[23]_clock_enable_0);
MG1_q_a[23]_PORT_A_write_enable = AG1L165;
MG1_q_a[23]_PORT_A_write_enable_reg = DFFE(MG1_q_a[23]_PORT_A_write_enable, MG1_q_a[23]_clock_0, , , MG1_q_a[23]_clock_enable_0);
MG1_q_a[23]_PORT_A_read_enable = !AG1L165;
MG1_q_a[23]_PORT_A_read_enable_reg = DFFE(MG1_q_a[23]_PORT_A_read_enable, MG1_q_a[23]_clock_0, , , MG1_q_a[23]_clock_enable_0);
MG1_q_a[23]_PORT_A_byte_mask = AG1L129;
MG1_q_a[23]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[23]_PORT_A_byte_mask, MG1_q_a[23]_clock_0, , , MG1_q_a[23]_clock_enable_0);
MG1_q_a[23]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[23]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[23]_PORT_A_data_out = MEMORY(MG1_q_a[23]_PORT_A_data_in_reg, , MG1_q_a[23]_PORT_A_address_reg, , MG1_q_a[23]_PORT_A_write_enable_reg, MG1_q_a[23]_PORT_A_read_enable_reg, , , MG1_q_a[23]_PORT_A_byte_mask_reg, , MG1_q_a[23]_clock_0, , MG1_q_a[23]_clock_enable_0, , , , , );
MG1_q_a[23] = MG1_q_a[23]_PORT_A_data_out[0];


--MG1_q_a[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[10]_PORT_A_data_in = AG1L142;
MG1_q_a[10]_PORT_A_data_in_reg = DFFE(MG1_q_a[10]_PORT_A_data_in, MG1_q_a[10]_clock_0, , , MG1_q_a[10]_clock_enable_0);
MG1_q_a[10]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[10]_PORT_A_address_reg = DFFE(MG1_q_a[10]_PORT_A_address, MG1_q_a[10]_clock_0, , , MG1_q_a[10]_clock_enable_0);
MG1_q_a[10]_PORT_A_write_enable = AG1L165;
MG1_q_a[10]_PORT_A_write_enable_reg = DFFE(MG1_q_a[10]_PORT_A_write_enable, MG1_q_a[10]_clock_0, , , MG1_q_a[10]_clock_enable_0);
MG1_q_a[10]_PORT_A_read_enable = !AG1L165;
MG1_q_a[10]_PORT_A_read_enable_reg = DFFE(MG1_q_a[10]_PORT_A_read_enable, MG1_q_a[10]_clock_0, , , MG1_q_a[10]_clock_enable_0);
MG1_q_a[10]_PORT_A_byte_mask = AG1L128;
MG1_q_a[10]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[10]_PORT_A_byte_mask, MG1_q_a[10]_clock_0, , , MG1_q_a[10]_clock_enable_0);
MG1_q_a[10]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[10]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[10]_PORT_A_data_out = MEMORY(MG1_q_a[10]_PORT_A_data_in_reg, , MG1_q_a[10]_PORT_A_address_reg, , MG1_q_a[10]_PORT_A_write_enable_reg, MG1_q_a[10]_PORT_A_read_enable_reg, , , MG1_q_a[10]_PORT_A_byte_mask_reg, , MG1_q_a[10]_clock_0, , MG1_q_a[10]_clock_enable_0, , , , , );
MG1_q_a[10] = MG1_q_a[10]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4]
--register power-up is low

QC1_right_channel_fifo_write_space[4] = DFFEAS(QC1L50, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--BC1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
BC1L42_adder_eqn = ( !WD1_counter_reg_bit[4] ) + ( GND ) + ( BC1L39 );
BC1L42 = SUM(BC1L42_adder_eqn);

--BC1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
BC1L43_adder_eqn = ( !WD1_counter_reg_bit[4] ) + ( GND ) + ( BC1L39 );
BC1L43 = CARRY(BC1L43_adder_eqn);


--MG1_q_a[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[24]_PORT_A_data_in = AG1L156;
MG1_q_a[24]_PORT_A_data_in_reg = DFFE(MG1_q_a[24]_PORT_A_data_in, MG1_q_a[24]_clock_0, , , MG1_q_a[24]_clock_enable_0);
MG1_q_a[24]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[24]_PORT_A_address_reg = DFFE(MG1_q_a[24]_PORT_A_address, MG1_q_a[24]_clock_0, , , MG1_q_a[24]_clock_enable_0);
MG1_q_a[24]_PORT_A_write_enable = AG1L165;
MG1_q_a[24]_PORT_A_write_enable_reg = DFFE(MG1_q_a[24]_PORT_A_write_enable, MG1_q_a[24]_clock_0, , , MG1_q_a[24]_clock_enable_0);
MG1_q_a[24]_PORT_A_read_enable = !AG1L165;
MG1_q_a[24]_PORT_A_read_enable_reg = DFFE(MG1_q_a[24]_PORT_A_read_enable, MG1_q_a[24]_clock_0, , , MG1_q_a[24]_clock_enable_0);
MG1_q_a[24]_PORT_A_byte_mask = AG1L130;
MG1_q_a[24]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[24]_PORT_A_byte_mask, MG1_q_a[24]_clock_0, , , MG1_q_a[24]_clock_enable_0);
MG1_q_a[24]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[24]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[24]_PORT_A_data_out = MEMORY(MG1_q_a[24]_PORT_A_data_in_reg, , MG1_q_a[24]_PORT_A_address_reg, , MG1_q_a[24]_PORT_A_write_enable_reg, MG1_q_a[24]_PORT_A_read_enable_reg, , , MG1_q_a[24]_PORT_A_byte_mask_reg, , MG1_q_a[24]_clock_0, , MG1_q_a[24]_clock_enable_0, , , , , );
MG1_q_a[24] = MG1_q_a[24]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5]
--register power-up is low

QC1_right_channel_fifo_write_space[5] = DFFEAS(QC1L54, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--BC1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
BC1L46_adder_eqn = ( !WD1_counter_reg_bit[5] ) + ( GND ) + ( BC1L43 );
BC1L46 = SUM(BC1L46_adder_eqn);

--BC1L47 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
BC1L47_adder_eqn = ( !WD1_counter_reg_bit[5] ) + ( GND ) + ( BC1L43 );
BC1L47 = CARRY(BC1L47_adder_eqn);


--MG1_q_a[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[25]_PORT_A_data_in = AG1L157;
MG1_q_a[25]_PORT_A_data_in_reg = DFFE(MG1_q_a[25]_PORT_A_data_in, MG1_q_a[25]_clock_0, , , MG1_q_a[25]_clock_enable_0);
MG1_q_a[25]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[25]_PORT_A_address_reg = DFFE(MG1_q_a[25]_PORT_A_address, MG1_q_a[25]_clock_0, , , MG1_q_a[25]_clock_enable_0);
MG1_q_a[25]_PORT_A_write_enable = AG1L165;
MG1_q_a[25]_PORT_A_write_enable_reg = DFFE(MG1_q_a[25]_PORT_A_write_enable, MG1_q_a[25]_clock_0, , , MG1_q_a[25]_clock_enable_0);
MG1_q_a[25]_PORT_A_read_enable = !AG1L165;
MG1_q_a[25]_PORT_A_read_enable_reg = DFFE(MG1_q_a[25]_PORT_A_read_enable, MG1_q_a[25]_clock_0, , , MG1_q_a[25]_clock_enable_0);
MG1_q_a[25]_PORT_A_byte_mask = AG1L130;
MG1_q_a[25]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[25]_PORT_A_byte_mask, MG1_q_a[25]_clock_0, , , MG1_q_a[25]_clock_enable_0);
MG1_q_a[25]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[25]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[25]_PORT_A_data_out = MEMORY(MG1_q_a[25]_PORT_A_data_in_reg, , MG1_q_a[25]_PORT_A_address_reg, , MG1_q_a[25]_PORT_A_write_enable_reg, MG1_q_a[25]_PORT_A_read_enable_reg, , , MG1_q_a[25]_PORT_A_byte_mask_reg, , MG1_q_a[25]_clock_0, , MG1_q_a[25]_clock_enable_0, , , , , );
MG1_q_a[25] = MG1_q_a[25]_PORT_A_data_out[0];


--MG1_q_a[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[17]_PORT_A_data_in = AG1L149;
MG1_q_a[17]_PORT_A_data_in_reg = DFFE(MG1_q_a[17]_PORT_A_data_in, MG1_q_a[17]_clock_0, , , MG1_q_a[17]_clock_enable_0);
MG1_q_a[17]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[17]_PORT_A_address_reg = DFFE(MG1_q_a[17]_PORT_A_address, MG1_q_a[17]_clock_0, , , MG1_q_a[17]_clock_enable_0);
MG1_q_a[17]_PORT_A_write_enable = AG1L165;
MG1_q_a[17]_PORT_A_write_enable_reg = DFFE(MG1_q_a[17]_PORT_A_write_enable, MG1_q_a[17]_clock_0, , , MG1_q_a[17]_clock_enable_0);
MG1_q_a[17]_PORT_A_read_enable = !AG1L165;
MG1_q_a[17]_PORT_A_read_enable_reg = DFFE(MG1_q_a[17]_PORT_A_read_enable, MG1_q_a[17]_clock_0, , , MG1_q_a[17]_clock_enable_0);
MG1_q_a[17]_PORT_A_byte_mask = AG1L129;
MG1_q_a[17]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[17]_PORT_A_byte_mask, MG1_q_a[17]_clock_0, , , MG1_q_a[17]_clock_enable_0);
MG1_q_a[17]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[17]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[17]_PORT_A_data_out = MEMORY(MG1_q_a[17]_PORT_A_data_in_reg, , MG1_q_a[17]_PORT_A_address_reg, , MG1_q_a[17]_PORT_A_write_enable_reg, MG1_q_a[17]_PORT_A_read_enable_reg, , , MG1_q_a[17]_PORT_A_byte_mask_reg, , MG1_q_a[17]_clock_0, , MG1_q_a[17]_clock_enable_0, , , , , );
MG1_q_a[17] = MG1_q_a[17]_PORT_A_data_out[0];


--MG1_q_a[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[19]_PORT_A_data_in = AG1L151;
MG1_q_a[19]_PORT_A_data_in_reg = DFFE(MG1_q_a[19]_PORT_A_data_in, MG1_q_a[19]_clock_0, , , MG1_q_a[19]_clock_enable_0);
MG1_q_a[19]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[19]_PORT_A_address_reg = DFFE(MG1_q_a[19]_PORT_A_address, MG1_q_a[19]_clock_0, , , MG1_q_a[19]_clock_enable_0);
MG1_q_a[19]_PORT_A_write_enable = AG1L165;
MG1_q_a[19]_PORT_A_write_enable_reg = DFFE(MG1_q_a[19]_PORT_A_write_enable, MG1_q_a[19]_clock_0, , , MG1_q_a[19]_clock_enable_0);
MG1_q_a[19]_PORT_A_read_enable = !AG1L165;
MG1_q_a[19]_PORT_A_read_enable_reg = DFFE(MG1_q_a[19]_PORT_A_read_enable, MG1_q_a[19]_clock_0, , , MG1_q_a[19]_clock_enable_0);
MG1_q_a[19]_PORT_A_byte_mask = AG1L129;
MG1_q_a[19]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[19]_PORT_A_byte_mask, MG1_q_a[19]_clock_0, , , MG1_q_a[19]_clock_enable_0);
MG1_q_a[19]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[19]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[19]_PORT_A_data_out = MEMORY(MG1_q_a[19]_PORT_A_data_in_reg, , MG1_q_a[19]_PORT_A_address_reg, , MG1_q_a[19]_PORT_A_write_enable_reg, MG1_q_a[19]_PORT_A_read_enable_reg, , , MG1_q_a[19]_PORT_A_byte_mask_reg, , MG1_q_a[19]_clock_0, , MG1_q_a[19]_clock_enable_0, , , , , );
MG1_q_a[19] = MG1_q_a[19]_PORT_A_data_out[0];


--MG1_q_a[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[18]_PORT_A_data_in = AG1L150;
MG1_q_a[18]_PORT_A_data_in_reg = DFFE(MG1_q_a[18]_PORT_A_data_in, MG1_q_a[18]_clock_0, , , MG1_q_a[18]_clock_enable_0);
MG1_q_a[18]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[18]_PORT_A_address_reg = DFFE(MG1_q_a[18]_PORT_A_address, MG1_q_a[18]_clock_0, , , MG1_q_a[18]_clock_enable_0);
MG1_q_a[18]_PORT_A_write_enable = AG1L165;
MG1_q_a[18]_PORT_A_write_enable_reg = DFFE(MG1_q_a[18]_PORT_A_write_enable, MG1_q_a[18]_clock_0, , , MG1_q_a[18]_clock_enable_0);
MG1_q_a[18]_PORT_A_read_enable = !AG1L165;
MG1_q_a[18]_PORT_A_read_enable_reg = DFFE(MG1_q_a[18]_PORT_A_read_enable, MG1_q_a[18]_clock_0, , , MG1_q_a[18]_clock_enable_0);
MG1_q_a[18]_PORT_A_byte_mask = AG1L129;
MG1_q_a[18]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[18]_PORT_A_byte_mask, MG1_q_a[18]_clock_0, , , MG1_q_a[18]_clock_enable_0);
MG1_q_a[18]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[18]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[18]_PORT_A_data_out = MEMORY(MG1_q_a[18]_PORT_A_data_in_reg, , MG1_q_a[18]_PORT_A_address_reg, , MG1_q_a[18]_PORT_A_write_enable_reg, MG1_q_a[18]_PORT_A_read_enable_reg, , , MG1_q_a[18]_PORT_A_byte_mask_reg, , MG1_q_a[18]_clock_0, , MG1_q_a[18]_clock_enable_0, , , , , );
MG1_q_a[18] = MG1_q_a[18]_PORT_A_data_out[0];


--MG1_q_a[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[20]_PORT_A_data_in = AG1L152;
MG1_q_a[20]_PORT_A_data_in_reg = DFFE(MG1_q_a[20]_PORT_A_data_in, MG1_q_a[20]_clock_0, , , MG1_q_a[20]_clock_enable_0);
MG1_q_a[20]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[20]_PORT_A_address_reg = DFFE(MG1_q_a[20]_PORT_A_address, MG1_q_a[20]_clock_0, , , MG1_q_a[20]_clock_enable_0);
MG1_q_a[20]_PORT_A_write_enable = AG1L165;
MG1_q_a[20]_PORT_A_write_enable_reg = DFFE(MG1_q_a[20]_PORT_A_write_enable, MG1_q_a[20]_clock_0, , , MG1_q_a[20]_clock_enable_0);
MG1_q_a[20]_PORT_A_read_enable = !AG1L165;
MG1_q_a[20]_PORT_A_read_enable_reg = DFFE(MG1_q_a[20]_PORT_A_read_enable, MG1_q_a[20]_clock_0, , , MG1_q_a[20]_clock_enable_0);
MG1_q_a[20]_PORT_A_byte_mask = AG1L129;
MG1_q_a[20]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[20]_PORT_A_byte_mask, MG1_q_a[20]_clock_0, , , MG1_q_a[20]_clock_enable_0);
MG1_q_a[20]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[20]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[20]_PORT_A_data_out = MEMORY(MG1_q_a[20]_PORT_A_data_in_reg, , MG1_q_a[20]_PORT_A_address_reg, , MG1_q_a[20]_PORT_A_write_enable_reg, MG1_q_a[20]_PORT_A_read_enable_reg, , , MG1_q_a[20]_PORT_A_byte_mask_reg, , MG1_q_a[20]_clock_0, , MG1_q_a[20]_clock_enable_0, , , , , );
MG1_q_a[20] = MG1_q_a[20]_PORT_A_data_out[0];


--QC1_right_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0]
--register power-up is low

QC1_right_channel_fifo_write_space[0] = DFFEAS(QC1L58, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--BC1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
BC1L50_adder_eqn = ( !WD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BC1L50 = SUM(BC1L50_adder_eqn);

--BC1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
BC1L51_adder_eqn = ( !WD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BC1L51 = CARRY(BC1L51_adder_eqn);


--MG1_q_a[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[6]_PORT_A_data_in = AG1L138;
MG1_q_a[6]_PORT_A_data_in_reg = DFFE(MG1_q_a[6]_PORT_A_data_in, MG1_q_a[6]_clock_0, , , MG1_q_a[6]_clock_enable_0);
MG1_q_a[6]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[6]_PORT_A_address_reg = DFFE(MG1_q_a[6]_PORT_A_address, MG1_q_a[6]_clock_0, , , MG1_q_a[6]_clock_enable_0);
MG1_q_a[6]_PORT_A_write_enable = AG1L165;
MG1_q_a[6]_PORT_A_write_enable_reg = DFFE(MG1_q_a[6]_PORT_A_write_enable, MG1_q_a[6]_clock_0, , , MG1_q_a[6]_clock_enable_0);
MG1_q_a[6]_PORT_A_read_enable = !AG1L165;
MG1_q_a[6]_PORT_A_read_enable_reg = DFFE(MG1_q_a[6]_PORT_A_read_enable, MG1_q_a[6]_clock_0, , , MG1_q_a[6]_clock_enable_0);
MG1_q_a[6]_PORT_A_byte_mask = AG1L127;
MG1_q_a[6]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[6]_PORT_A_byte_mask, MG1_q_a[6]_clock_0, , , MG1_q_a[6]_clock_enable_0);
MG1_q_a[6]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[6]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[6]_PORT_A_data_out = MEMORY(MG1_q_a[6]_PORT_A_data_in_reg, , MG1_q_a[6]_PORT_A_address_reg, , MG1_q_a[6]_PORT_A_write_enable_reg, MG1_q_a[6]_PORT_A_read_enable_reg, , , MG1_q_a[6]_PORT_A_byte_mask_reg, , MG1_q_a[6]_clock_0, , MG1_q_a[6]_clock_enable_0, , , , , );
MG1_q_a[6] = MG1_q_a[6]_PORT_A_data_out[0];


--BC1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
BC1L54_adder_eqn = ( !WD1_counter_reg_bit[1] ) + ( GND ) + ( BC1L51 );
BC1L54 = SUM(BC1L54_adder_eqn);

--BC1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
BC1L55_adder_eqn = ( !WD1_counter_reg_bit[1] ) + ( GND ) + ( BC1L51 );
BC1L55 = CARRY(BC1L55_adder_eqn);


--QC1_right_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1]
--register power-up is low

QC1_right_channel_fifo_write_space[1] = DFFEAS(QC1L62, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--MG1_q_a[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[7]_PORT_A_data_in = AG1L139;
MG1_q_a[7]_PORT_A_data_in_reg = DFFE(MG1_q_a[7]_PORT_A_data_in, MG1_q_a[7]_clock_0, , , MG1_q_a[7]_clock_enable_0);
MG1_q_a[7]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[7]_PORT_A_address_reg = DFFE(MG1_q_a[7]_PORT_A_address, MG1_q_a[7]_clock_0, , , MG1_q_a[7]_clock_enable_0);
MG1_q_a[7]_PORT_A_write_enable = AG1L165;
MG1_q_a[7]_PORT_A_write_enable_reg = DFFE(MG1_q_a[7]_PORT_A_write_enable, MG1_q_a[7]_clock_0, , , MG1_q_a[7]_clock_enable_0);
MG1_q_a[7]_PORT_A_read_enable = !AG1L165;
MG1_q_a[7]_PORT_A_read_enable_reg = DFFE(MG1_q_a[7]_PORT_A_read_enable, MG1_q_a[7]_clock_0, , , MG1_q_a[7]_clock_enable_0);
MG1_q_a[7]_PORT_A_byte_mask = AG1L127;
MG1_q_a[7]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[7]_PORT_A_byte_mask, MG1_q_a[7]_clock_0, , , MG1_q_a[7]_clock_enable_0);
MG1_q_a[7]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[7]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[7]_PORT_A_data_out = MEMORY(MG1_q_a[7]_PORT_A_data_in_reg, , MG1_q_a[7]_PORT_A_address_reg, , MG1_q_a[7]_PORT_A_write_enable_reg, MG1_q_a[7]_PORT_A_read_enable_reg, , , MG1_q_a[7]_PORT_A_byte_mask_reg, , MG1_q_a[7]_clock_0, , MG1_q_a[7]_clock_enable_0, , , , , );
MG1_q_a[7] = MG1_q_a[7]_PORT_A_data_out[0];


--VC2_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

VC2_full_dff = DFFEAS(VC2L3, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--XB1_done_adc_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync
--register power-up is low

XB1_done_adc_channel_sync = DFFEAS(XB1L11, UG1_outclk_wire[0],  ,  ,  ,  ,  , JC1_r_sync_rst,  );


--PC1_data_in_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]
--register power-up is low

PC1_data_in_shift_reg[0] = DFFEAS(AUD_ADCDAT, UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--AD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

AD2_counter_reg_bit[0] = DFFEAS(AD2_counter_comb_bita0, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--AD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

AD2_counter_reg_bit[1] = DFFEAS(AD2_counter_comb_bita1, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--AD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

AD2_counter_reg_bit[2] = DFFEAS(AD2_counter_comb_bita2, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--AD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

AD2_counter_reg_bit[3] = DFFEAS(AD2_counter_comb_bita3, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--AD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

AD2_counter_reg_bit[4] = DFFEAS(AD2_counter_comb_bita4, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--AD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

AD2_counter_reg_bit[5] = DFFEAS(AD2_counter_comb_bita5, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--AD2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

AD2_counter_reg_bit[6] = DFFEAS(AD2_counter_comb_bita6, UG1_outclk_wire[0],  ,  , AD2L1,  ,  , XB1L9,  );


--YC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

YC2_counter_reg_bit[0] = DFFEAS(YC2_counter_comb_bita0, UG1_outclk_wire[0],  ,  , YC2L1,  ,  , XB1L9,  );


--YC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

YC2_counter_reg_bit[1] = DFFEAS(YC2_counter_comb_bita1, UG1_outclk_wire[0],  ,  , YC2L1,  ,  , XB1L9,  );


--YC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

YC2_counter_reg_bit[2] = DFFEAS(YC2_counter_comb_bita2, UG1_outclk_wire[0],  ,  , YC2L1,  ,  , XB1L9,  );


--YC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

YC2_counter_reg_bit[3] = DFFEAS(YC2_counter_comb_bita3, UG1_outclk_wire[0],  ,  , YC2L1,  ,  , XB1L9,  );


--YC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

YC2_counter_reg_bit[4] = DFFEAS(YC2_counter_comb_bita4, UG1_outclk_wire[0],  ,  , YC2L1,  ,  , XB1L9,  );


--YC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

YC2_counter_reg_bit[5] = DFFEAS(YC2_counter_comb_bita5, UG1_outclk_wire[0],  ,  , YC2L1,  ,  , XB1L9,  );


--VC1_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

VC1_full_dff = DFFEAS(VC1L3, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--AD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

AD1_counter_reg_bit[0] = DFFEAS(AD1_counter_comb_bita0, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--AD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

AD1_counter_reg_bit[1] = DFFEAS(AD1_counter_comb_bita1, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--AD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

AD1_counter_reg_bit[2] = DFFEAS(AD1_counter_comb_bita2, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--AD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

AD1_counter_reg_bit[3] = DFFEAS(AD1_counter_comb_bita3, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--AD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

AD1_counter_reg_bit[4] = DFFEAS(AD1_counter_comb_bita4, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--AD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

AD1_counter_reg_bit[5] = DFFEAS(AD1_counter_comb_bita5, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--AD1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

AD1_counter_reg_bit[6] = DFFEAS(AD1_counter_comb_bita6, UG1_outclk_wire[0],  ,  , AD1L1,  ,  , XB1L9,  );


--YC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

YC1_counter_reg_bit[0] = DFFEAS(YC1_counter_comb_bita0, UG1_outclk_wire[0],  ,  , YC1L1,  ,  , XB1L9,  );


--YC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

YC1_counter_reg_bit[1] = DFFEAS(YC1_counter_comb_bita1, UG1_outclk_wire[0],  ,  , YC1L1,  ,  , XB1L9,  );


--YC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

YC1_counter_reg_bit[2] = DFFEAS(YC1_counter_comb_bita2, UG1_outclk_wire[0],  ,  , YC1L1,  ,  , XB1L9,  );


--YC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

YC1_counter_reg_bit[3] = DFFEAS(YC1_counter_comb_bita3, UG1_outclk_wire[0],  ,  , YC1L1,  ,  , XB1L9,  );


--YC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

YC1_counter_reg_bit[4] = DFFEAS(YC1_counter_comb_bita4, UG1_outclk_wire[0],  ,  , YC1L1,  ,  , XB1L9,  );


--YC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

YC1_counter_reg_bit[5] = DFFEAS(YC1_counter_comb_bita5, UG1_outclk_wire[0],  ,  , YC1L1,  ,  , XB1L9,  );


--ZC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

ZC2_counter_reg_bit[0] = DFFEAS(ZC2_counter_comb_bita0, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--DD1_shiftreg_data[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]
--register power-up is low

DD1_shiftreg_data[17] = DFFEAS(DD1L85, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--DD1_new_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data
--register power-up is low

DD1_new_data = DFFEAS(DD1L22, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_external_read_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer
--register power-up is low

YB1_external_read_transfer = DFFEAS(YB1L59, UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1_internal_reset,  );


--YB1_data_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]
--register power-up is low

YB1_data_reg[0] = DFFEAS(HF1_d_writedata[0], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[1]
--register power-up is low

BD1_data_out[1] = DFFEAS(CD1L1, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--PC1_data_in_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2]
--register power-up is low

PC1_data_in_shift_reg[2] = DFFEAS(PC1_data_in_shift_reg[1], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--ZC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

ZC2_counter_reg_bit[2] = DFFEAS(ZC2_counter_comb_bita2, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--YB1_data_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]
--register power-up is low

YB1_data_reg[2] = DFFEAS(HF1_d_writedata[2], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[3]
--register power-up is low

BD1_data_out[3] = DFFEAS(CD1L3, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

ZC1_counter_reg_bit[2] = DFFEAS(ZC1_counter_comb_bita2, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10]
--register power-up is low

PC1_data_in_shift_reg[10] = DFFEAS(PC1_data_in_shift_reg[9], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--QC1_left_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]
--register power-up is low

QC1_left_channel_fifo_write_space[3] = DFFEAS(QC1L14, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--PC1_data_in_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]
--register power-up is low

PC1_data_in_shift_reg[3] = DFFEAS(PC1_data_in_shift_reg[2], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--ZC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

ZC2_counter_reg_bit[3] = DFFEAS(ZC2_counter_comb_bita3, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--YB1_data_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3]
--register power-up is low

YB1_data_reg[3] = DFFEAS(HF1_d_writedata[3], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[4]
--register power-up is low

BD1_data_out[4] = DFFEAS(CD1L4, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

ZC1_counter_reg_bit[3] = DFFEAS(ZC1_counter_comb_bita3, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]
--register power-up is low

PC1_data_in_shift_reg[11] = DFFEAS(PC1_data_in_shift_reg[10], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--QC1_left_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]
--register power-up is low

QC1_left_channel_fifo_write_space[4] = DFFEAS(QC1L18, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--ZC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

ZC2_counter_reg_bit[4] = DFFEAS(ZC2_counter_comb_bita4, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4]
--register power-up is low

PC1_data_in_shift_reg[4] = DFFEAS(PC1_data_in_shift_reg[3], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--YB1_data_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4]
--register power-up is low

YB1_data_reg[4] = DFFEAS(HF1_d_writedata[4], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[5]
--register power-up is low

BD1_data_out[5] = DFFEAS(CD1L5, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

ZC1_counter_reg_bit[4] = DFFEAS(ZC1_counter_comb_bita4, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12]
--register power-up is low

PC1_data_in_shift_reg[12] = DFFEAS(PC1_data_in_shift_reg[11], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--QC1_left_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]
--register power-up is low

QC1_left_channel_fifo_write_space[5] = DFFEAS(QC1L22, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--ZC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

ZC2_counter_reg_bit[5] = DFFEAS(ZC2_counter_comb_bita5, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5]
--register power-up is low

PC1_data_in_shift_reg[5] = DFFEAS(PC1_data_in_shift_reg[4], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--YB1_data_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5]
--register power-up is low

YB1_data_reg[5] = DFFEAS(HF1_d_writedata[5], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[6]
--register power-up is low

BD1_data_out[6] = DFFEAS(CD1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

ZC1_counter_reg_bit[5] = DFFEAS(ZC1_counter_comb_bita5, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]
--register power-up is low

PC1_data_in_shift_reg[13] = DFFEAS(PC1_data_in_shift_reg[12], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--QC1_left_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]
--register power-up is low

QC1_left_channel_fifo_write_space[6] = DFFEAS(QC1L26, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--ZC2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

ZC2_counter_reg_bit[6] = DFFEAS(ZC2_counter_comb_bita6, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]
--register power-up is low

PC1_data_in_shift_reg[6] = DFFEAS(PC1_data_in_shift_reg[5], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--YB1_data_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6]
--register power-up is low

YB1_data_reg[6] = DFFEAS(HF1_d_writedata[6], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[7]
--register power-up is low

BD1_data_out[7] = DFFEAS(CD1L7, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--ZC1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

ZC1_counter_reg_bit[6] = DFFEAS(ZC1_counter_comb_bita6, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]
--register power-up is low

PC1_data_in_shift_reg[14] = DFFEAS(PC1_data_in_shift_reg[13], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--QC1_left_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]
--register power-up is low

QC1_left_channel_fifo_write_space[7] = DFFEAS(QC1L30, UG1_outclk_wire[0],  ,  ,  ,  ,  , !XB1L8,  );


--PC1_data_in_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]
--register power-up is low

PC1_data_in_shift_reg[7] = DFFEAS(PC1_data_in_shift_reg[6], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--YB1_data_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7]
--register power-up is low

YB1_data_reg[7] = DFFEAS(HF1_d_writedata[7], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8]
--register power-up is low

BD1_data_out[8] = DFFEAS(CD1L8, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--PC1_data_in_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]
--register power-up is low

PC1_data_in_shift_reg[15] = DFFEAS(PC1_data_in_shift_reg[14], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--PC1_data_in_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]
--register power-up is low

PC1_data_in_shift_reg[1] = DFFEAS(PC1_data_in_shift_reg[0], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--ZC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

ZC2_counter_reg_bit[1] = DFFEAS(ZC2_counter_comb_bita1, UG1_outclk_wire[0],  ,  , ZC2L1,  ,  , XB1L9,  );


--YB1_data_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1]
--register power-up is low

YB1_data_reg[1] = DFFEAS(HF1_d_writedata[1], UG1_outclk_wire[0],  ,  , YB1L45,  ,  , YB1_internal_reset,  );


--BD1_data_out[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[2]
--register power-up is low

BD1_data_out[2] = DFFEAS(CD1L2, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--PC1_data_in_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]
--register power-up is low

PC1_data_in_shift_reg[8] = DFFEAS(PC1_data_in_shift_reg[7], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--ZC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

ZC1_counter_reg_bit[0] = DFFEAS(ZC1_counter_comb_bita0, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--BD1_data_out[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10]
--register power-up is low

BD1_data_out[10] = DFFEAS(FD1L1, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]
--register power-up is low

YB1_address_for_transfer[0] = DFFEAS(YB1_address_reg[0], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--YB1_data_reg[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[8]
--register power-up is low

YB1_data_reg[8] = DFFEAS(YB1L50, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--PC1_data_in_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]
--register power-up is low

PC1_data_in_shift_reg[9] = DFFEAS(PC1_data_in_shift_reg[8], UG1_outclk_wire[0],  ,  , PC1L24,  ,  , XB1L9,  );


--ZC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

ZC1_counter_reg_bit[1] = DFFEAS(ZC1_counter_comb_bita1, UG1_outclk_wire[0],  ,  , ZC1L1,  ,  , XB1L9,  );


--UD1_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[0]_PORT_A_data_in = HF1_d_writedata[0];
UD1_q_b[0]_PORT_A_data_in_reg = DFFE(UD1_q_b[0]_PORT_A_data_in, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[0]_PORT_A_address_reg = DFFE(UD1_q_b[0]_PORT_A_address, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[0]_PORT_B_address_reg = DFFE(UD1_q_b[0]_PORT_B_address, UD1_q_b[0]_clock_1, , , UD1_q_b[0]_clock_enable_1);
UD1_q_b[0]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[0]_PORT_A_write_enable_reg = DFFE(UD1_q_b[0]_PORT_A_write_enable, UD1_q_b[0]_clock_0, , , );
UD1_q_b[0]_PORT_B_read_enable = VCC;
UD1_q_b[0]_PORT_B_read_enable_reg = DFFE(UD1_q_b[0]_PORT_B_read_enable, UD1_q_b[0]_clock_1, , , UD1_q_b[0]_clock_enable_1);
UD1_q_b[0]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[0]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[0]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[0]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[0]_PORT_B_data_out = MEMORY(UD1_q_b[0]_PORT_A_data_in_reg, , UD1_q_b[0]_PORT_A_address_reg, UD1_q_b[0]_PORT_B_address_reg, UD1_q_b[0]_PORT_A_write_enable_reg, , , UD1_q_b[0]_PORT_B_read_enable_reg, , , UD1_q_b[0]_clock_0, UD1_q_b[0]_clock_1, UD1_q_b[0]_clock_enable_0, UD1_q_b[0]_clock_enable_1, , , , );
UD1_q_b[0] = UD1_q_b[0]_PORT_B_data_out[0];


--ND1_count[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

ND1_count[6] = AMPP_FUNCTION(A1L158, ND1_count[5], !A1L150, !A1L156, ND1L57);


--DG1_sr[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

DG1_sr[25] = DFFEAS(DG1L71, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DG1_sr[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

DG1_sr[5] = DFFEAS(DG1L72, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--RF1_break_readreg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

RF1_break_readreg[3] = DFFEAS(CG1_jdo[3], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DG1_sr[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

DG1_sr[28] = DFFEAS(DG1L73, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DG1_sr[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

DG1_sr[27] = DFFEAS(DG1L74, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DG1_sr[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

DG1_sr[26] = DFFEAS(DG1L75, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--AG1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
AG1L27_adder_eqn = ( AG1_MonAReg[5] ) + ( GND ) + ( AG1L12 );
AG1L27 = SUM(AG1L27_adder_eqn);

--AG1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
AG1L28_adder_eqn = ( AG1_MonAReg[5] ) + ( GND ) + ( AG1L12 );
AG1L28 = CARRY(AG1L28_adder_eqn);


--AG1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
AG1L31_adder_eqn = ( AG1_MonAReg[6] ) + ( GND ) + ( AG1L28 );
AG1L31 = SUM(AG1L31_adder_eqn);

--AG1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
AG1L32_adder_eqn = ( AG1_MonAReg[6] ) + ( GND ) + ( AG1L28 );
AG1L32 = CARRY(AG1L32_adder_eqn);


--AG1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
AG1L35_adder_eqn = ( AG1_MonAReg[7] ) + ( GND ) + ( AG1L32 );
AG1L35 = SUM(AG1L35_adder_eqn);

--AG1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
AG1L36_adder_eqn = ( AG1_MonAReg[7] ) + ( GND ) + ( AG1L32 );
AG1L36 = CARRY(AG1L36_adder_eqn);


--DD1_shiftreg_data[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]
--register power-up is low

DD1_shiftreg_data[23] = DFFEAS(DD1L86, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23]
--register power-up is low

DD1_shiftreg_mask[23] = DFFEAS(DD1L130, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[11]_PORT_A_data_in = HF1_d_writedata[11];
XC3_q_b[11]_PORT_A_data_in_reg = DFFE(XC3_q_b[11]_PORT_A_data_in, XC3_q_b[11]_clock_0, , , );
XC3_q_b[11]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[11]_PORT_A_address_reg = DFFE(XC3_q_b[11]_PORT_A_address, XC3_q_b[11]_clock_0, , , );
XC3_q_b[11]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[11]_PORT_B_address_reg = DFFE(XC3_q_b[11]_PORT_B_address, XC3_q_b[11]_clock_1, , , );
XC3_q_b[11]_PORT_A_write_enable = QC1L67;
XC3_q_b[11]_PORT_A_write_enable_reg = DFFE(XC3_q_b[11]_PORT_A_write_enable, XC3_q_b[11]_clock_0, , , );
XC3_q_b[11]_PORT_B_read_enable = VCC;
XC3_q_b[11]_PORT_B_read_enable_reg = DFFE(XC3_q_b[11]_PORT_B_read_enable, XC3_q_b[11]_clock_1, , , );
XC3_q_b[11]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[11]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[11]_clock_enable_0 = QC1L67;
XC3_q_b[11]_PORT_B_data_out = MEMORY(XC3_q_b[11]_PORT_A_data_in_reg, , XC3_q_b[11]_PORT_A_address_reg, XC3_q_b[11]_PORT_B_address_reg, XC3_q_b[11]_PORT_A_write_enable_reg, , , XC3_q_b[11]_PORT_B_read_enable_reg, , , XC3_q_b[11]_clock_0, XC3_q_b[11]_clock_1, XC3_q_b[11]_clock_enable_0, , , , , );
XC3_q_b[11] = XC3_q_b[11]_PORT_B_data_out[0];


--XC4_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[11]_PORT_A_data_in = HF1_d_writedata[11];
XC4_q_b[11]_PORT_A_data_in_reg = DFFE(XC4_q_b[11]_PORT_A_data_in, XC4_q_b[11]_clock_0, , , );
XC4_q_b[11]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[11]_PORT_A_address_reg = DFFE(XC4_q_b[11]_PORT_A_address, XC4_q_b[11]_clock_0, , , );
XC4_q_b[11]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[11]_PORT_B_address_reg = DFFE(XC4_q_b[11]_PORT_B_address, XC4_q_b[11]_clock_1, , , );
XC4_q_b[11]_PORT_A_write_enable = QC1L69;
XC4_q_b[11]_PORT_A_write_enable_reg = DFFE(XC4_q_b[11]_PORT_A_write_enable, XC4_q_b[11]_clock_0, , , );
XC4_q_b[11]_PORT_B_read_enable = VCC;
XC4_q_b[11]_PORT_B_read_enable_reg = DFFE(XC4_q_b[11]_PORT_B_read_enable, XC4_q_b[11]_clock_1, , , );
XC4_q_b[11]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[11]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[11]_clock_enable_0 = QC1L69;
XC4_q_b[11]_PORT_B_data_out = MEMORY(XC4_q_b[11]_PORT_A_data_in_reg, , XC4_q_b[11]_PORT_A_address_reg, XC4_q_b[11]_PORT_B_address_reg, XC4_q_b[11]_PORT_A_write_enable_reg, , , XC4_q_b[11]_PORT_B_read_enable_reg, , , XC4_q_b[11]_clock_0, XC4_q_b[11]_clock_1, XC4_q_b[11]_clock_enable_0, , , , , );
XC4_q_b[11] = XC4_q_b[11]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10]
--register power-up is low

QC1_data_out_shift_reg[10] = DFFEAS(QC1L95, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--RF1_break_readreg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

RF1_break_readreg[17] = DFFEAS(CG1_jdo[17], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

AG1_MonDReg[17] = DFFEAS(CG1_jdo[20], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[17],  , AG1L72, !CG1_take_action_ocimem_b);


--YD9_mem[5][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]
--register power-up is low

YD9_mem[5][87] = DFFEAS(XD9L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L6, YD9_mem[6][87],  ,  , YD9_mem_used[6]);


--YD9_mem[5][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]
--register power-up is low

YD9_mem[5][88] = DFFEAS(HE4L95, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L6, YD9_mem[6][88],  ,  , YD9_mem_used[6]);


--YD9_mem[5][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]
--register power-up is low

YD9_mem[5][19] = DFFEAS(HE4L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L6, YD9_mem[6][19],  ,  , YD9_mem_used[6]);


--WD2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
WD2_counter_comb_bita2_adder_eqn = ( WD2_counter_reg_bit[2] ) + ( !BC1_wr_rfifo ) + ( WD2L7 );
WD2_counter_comb_bita2 = SUM(WD2_counter_comb_bita2_adder_eqn);

--WD2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
WD2L11_adder_eqn = ( WD2_counter_reg_bit[2] ) + ( !BC1_wr_rfifo ) + ( WD2L7 );
WD2L11 = CARRY(WD2L11_adder_eqn);


--WD2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
WD2_counter_comb_bita1_adder_eqn = ( WD2_counter_reg_bit[1] ) + ( !BC1_wr_rfifo ) + ( WD2L3 );
WD2_counter_comb_bita1 = SUM(WD2_counter_comb_bita1_adder_eqn);

--WD2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
WD2L7_adder_eqn = ( WD2_counter_reg_bit[1] ) + ( !BC1_wr_rfifo ) + ( WD2L3 );
WD2L7 = CARRY(WD2L7_adder_eqn);


--WD2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
WD2_counter_comb_bita4_adder_eqn = ( WD2_counter_reg_bit[4] ) + ( !BC1_wr_rfifo ) + ( WD2L15 );
WD2_counter_comb_bita4 = SUM(WD2_counter_comb_bita4_adder_eqn);

--WD2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
WD2L19_adder_eqn = ( WD2_counter_reg_bit[4] ) + ( !BC1_wr_rfifo ) + ( WD2L15 );
WD2L19 = CARRY(WD2L19_adder_eqn);


--WD2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
WD2_counter_comb_bita3_adder_eqn = ( WD2_counter_reg_bit[3] ) + ( !BC1_wr_rfifo ) + ( WD2L11 );
WD2_counter_comb_bita3 = SUM(WD2_counter_comb_bita3_adder_eqn);

--WD2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
WD2L15_adder_eqn = ( WD2_counter_reg_bit[3] ) + ( !BC1_wr_rfifo ) + ( WD2L11 );
WD2L15 = CARRY(WD2L15_adder_eqn);


--WD2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
WD2_counter_comb_bita5_adder_eqn = ( WD2_counter_reg_bit[5] ) + ( !BC1_wr_rfifo ) + ( WD2L19 );
WD2_counter_comb_bita5 = SUM(WD2_counter_comb_bita5_adder_eqn);


--DG1_sr[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

DG1_sr[23] = DFFEAS(DG1L76, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--RF1_break_readreg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

RF1_break_readreg[21] = DFFEAS(CG1_jdo[21], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

AG1_MonDReg[21] = DFFEAS(CG1_jdo[24], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[21],  , AG1L72, !CG1_take_action_ocimem_b);


--RF1_break_readreg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

RF1_break_readreg[18] = DFFEAS(CG1_jdo[18], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

AG1_MonDReg[13] = DFFEAS(CG1_jdo[16], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[13],  , AG1L72, !CG1_take_action_ocimem_b);


--AG1_MonDReg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

AG1_MonDReg[14] = DFFEAS(CG1_jdo[17], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[14],  , AG1L72, !CG1_take_action_ocimem_b);


--AG1_MonDReg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

AG1_MonDReg[15] = DFFEAS(CG1_jdo[18], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[15],  , AG1L72, !CG1_take_action_ocimem_b);


--MG1_q_a[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MG1_q_a[31]_PORT_A_data_in = AG1L163;
MG1_q_a[31]_PORT_A_data_in_reg = DFFE(MG1_q_a[31]_PORT_A_data_in, MG1_q_a[31]_clock_0, , , MG1_q_a[31]_clock_enable_0);
MG1_q_a[31]_PORT_A_address = BUS(AG1L119, AG1L120, AG1L121, AG1L122, AG1L123, AG1L124, AG1L125, AG1L126);
MG1_q_a[31]_PORT_A_address_reg = DFFE(MG1_q_a[31]_PORT_A_address, MG1_q_a[31]_clock_0, , , MG1_q_a[31]_clock_enable_0);
MG1_q_a[31]_PORT_A_write_enable = AG1L165;
MG1_q_a[31]_PORT_A_write_enable_reg = DFFE(MG1_q_a[31]_PORT_A_write_enable, MG1_q_a[31]_clock_0, , , MG1_q_a[31]_clock_enable_0);
MG1_q_a[31]_PORT_A_read_enable = !AG1L165;
MG1_q_a[31]_PORT_A_read_enable_reg = DFFE(MG1_q_a[31]_PORT_A_read_enable, MG1_q_a[31]_clock_0, , , MG1_q_a[31]_clock_enable_0);
MG1_q_a[31]_PORT_A_byte_mask = AG1L130;
MG1_q_a[31]_PORT_A_byte_mask_reg = DFFE(MG1_q_a[31]_PORT_A_byte_mask, MG1_q_a[31]_clock_0, , , MG1_q_a[31]_clock_enable_0);
MG1_q_a[31]_clock_0 = UG1_outclk_wire[0];
MG1_q_a[31]_clock_enable_0 = AG1_ociram_reset_req;
MG1_q_a[31]_PORT_A_data_out = MEMORY(MG1_q_a[31]_PORT_A_data_in_reg, , MG1_q_a[31]_PORT_A_address_reg, , MG1_q_a[31]_PORT_A_write_enable_reg, MG1_q_a[31]_PORT_A_read_enable_reg, , , MG1_q_a[31]_PORT_A_byte_mask_reg, , MG1_q_a[31]_clock_0, , MG1_q_a[31]_clock_enable_0, , , , , );
MG1_q_a[31] = MG1_q_a[31]_PORT_A_data_out[0];


--QC1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~1
QC1L34_adder_eqn = ( !ZC4_counter_reg_bit[6] ) + ( GND ) + ( QC1L55 );
QC1L34 = SUM(QC1L34_adder_eqn);

--QC1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~2
QC1L35_adder_eqn = ( !ZC4_counter_reg_bit[6] ) + ( GND ) + ( QC1L55 );
QC1L35 = CARRY(QC1L35_adder_eqn);


--AG1_MonDReg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

AG1_MonDReg[27] = DFFEAS(CG1_jdo[30], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[27],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~5
QC1L38_adder_eqn = ( !VC4_full_dff ) + ( VCC ) + ( QC1L35 );
QC1L38 = SUM(QC1L38_adder_eqn);


--AG1_MonDReg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

AG1_MonDReg[28] = DFFEAS(CG1_jdo[31], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[28],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~1
QC1L2_adder_eqn = ( !ZC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC1L2 = SUM(QC1L2_adder_eqn);

--QC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~2
QC1L3_adder_eqn = ( !ZC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC1L3 = CARRY(QC1L3_adder_eqn);


--QC1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~5
QC1L6_adder_eqn = ( !ZC3_counter_reg_bit[1] ) + ( GND ) + ( QC1L3 );
QC1L6 = SUM(QC1L6_adder_eqn);

--QC1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~6
QC1L7_adder_eqn = ( !ZC3_counter_reg_bit[1] ) + ( GND ) + ( QC1L3 );
QC1L7 = CARRY(QC1L7_adder_eqn);


--AG1_MonDReg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

AG1_MonDReg[30] = DFFEAS(CG1_jdo[33], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[30],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~9
QC1L10_adder_eqn = ( !ZC3_counter_reg_bit[2] ) + ( GND ) + ( QC1L7 );
QC1L10 = SUM(QC1L10_adder_eqn);

--QC1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~10
QC1L11_adder_eqn = ( !ZC3_counter_reg_bit[2] ) + ( GND ) + ( QC1L7 );
QC1L11 = CARRY(QC1L11_adder_eqn);


--QC1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~9
QC1L42_adder_eqn = ( !ZC4_counter_reg_bit[2] ) + ( GND ) + ( QC1L63 );
QC1L42 = SUM(QC1L42_adder_eqn);

--QC1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~10
QC1L43_adder_eqn = ( !ZC4_counter_reg_bit[2] ) + ( GND ) + ( QC1L63 );
QC1L43 = CARRY(QC1L43_adder_eqn);


--AG1_MonDReg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

AG1_MonDReg[22] = DFFEAS(CG1_jdo[25], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[22],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~13
QC1L46_adder_eqn = ( !ZC4_counter_reg_bit[3] ) + ( GND ) + ( QC1L43 );
QC1L46 = SUM(QC1L46_adder_eqn);

--QC1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~14
QC1L47_adder_eqn = ( !ZC4_counter_reg_bit[3] ) + ( GND ) + ( QC1L43 );
QC1L47 = CARRY(QC1L47_adder_eqn);


--AG1_MonDReg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

AG1_MonDReg[23] = DFFEAS(CG1_jdo[26], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[23],  , AG1L72, !CG1_take_action_ocimem_b);


--AG1_MonDReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

AG1_MonDReg[10] = DFFEAS(CG1_jdo[13], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[10],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L50 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~17
QC1L50_adder_eqn = ( !ZC4_counter_reg_bit[4] ) + ( GND ) + ( QC1L47 );
QC1L50 = SUM(QC1L50_adder_eqn);

--QC1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~18
QC1L51_adder_eqn = ( !ZC4_counter_reg_bit[4] ) + ( GND ) + ( QC1L47 );
QC1L51 = CARRY(QC1L51_adder_eqn);


--AG1_MonDReg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

AG1_MonDReg[24] = DFFEAS(CG1_jdo[27], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[24],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~21
QC1L54_adder_eqn = ( !ZC4_counter_reg_bit[5] ) + ( GND ) + ( QC1L51 );
QC1L54 = SUM(QC1L54_adder_eqn);

--QC1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~22
QC1L55_adder_eqn = ( !ZC4_counter_reg_bit[5] ) + ( GND ) + ( QC1L51 );
QC1L55 = CARRY(QC1L55_adder_eqn);


--AG1_MonDReg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

AG1_MonDReg[25] = DFFEAS(CG1_jdo[28], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[25],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~25
QC1L58_adder_eqn = ( !ZC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC1L58 = SUM(QC1L58_adder_eqn);

--QC1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~26
QC1L59_adder_eqn = ( !ZC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC1L59 = CARRY(QC1L59_adder_eqn);


--AG1_MonDReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

AG1_MonDReg[6] = DFFEAS(CG1_jdo[9], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[6],  , AG1L72, !CG1_take_action_ocimem_b);


--QC1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~29
QC1L62_adder_eqn = ( !ZC4_counter_reg_bit[1] ) + ( GND ) + ( QC1L59 );
QC1L62 = SUM(QC1L62_adder_eqn);

--QC1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~30
QC1L63_adder_eqn = ( !ZC4_counter_reg_bit[1] ) + ( GND ) + ( QC1L59 );
QC1L63 = CARRY(QC1L63_adder_eqn);


--AG1_MonDReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

AG1_MonDReg[7] = DFFEAS(CG1_jdo[10], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[7],  , AG1L72, !CG1_take_action_ocimem_b);


--VD4_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
VD4_counter_comb_bita0_adder_eqn = ( VD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD4_counter_comb_bita0 = SUM(VD4_counter_comb_bita0_adder_eqn);

--VD4L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
VD4L3_adder_eqn = ( VD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD4L3 = CARRY(VD4L3_adder_eqn);


--VD4_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
VD4_counter_comb_bita1_adder_eqn = ( VD4_counter_reg_bit[1] ) + ( GND ) + ( VD4L3 );
VD4_counter_comb_bita1 = SUM(VD4_counter_comb_bita1_adder_eqn);

--VD4L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
VD4L7_adder_eqn = ( VD4_counter_reg_bit[1] ) + ( GND ) + ( VD4L3 );
VD4L7 = CARRY(VD4L7_adder_eqn);


--VD4_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
VD4_counter_comb_bita2_adder_eqn = ( VD4_counter_reg_bit[2] ) + ( GND ) + ( VD4L7 );
VD4_counter_comb_bita2 = SUM(VD4_counter_comb_bita2_adder_eqn);

--VD4L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
VD4L11_adder_eqn = ( VD4_counter_reg_bit[2] ) + ( GND ) + ( VD4L7 );
VD4L11 = CARRY(VD4L11_adder_eqn);


--VD4_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
VD4_counter_comb_bita3_adder_eqn = ( VD4_counter_reg_bit[3] ) + ( GND ) + ( VD4L11 );
VD4_counter_comb_bita3 = SUM(VD4_counter_comb_bita3_adder_eqn);

--VD4L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
VD4L15_adder_eqn = ( VD4_counter_reg_bit[3] ) + ( GND ) + ( VD4L11 );
VD4L15 = CARRY(VD4L15_adder_eqn);


--VD4_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
VD4_counter_comb_bita4_adder_eqn = ( VD4_counter_reg_bit[4] ) + ( GND ) + ( VD4L15 );
VD4_counter_comb_bita4 = SUM(VD4_counter_comb_bita4_adder_eqn);

--VD4L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
VD4L19_adder_eqn = ( VD4_counter_reg_bit[4] ) + ( GND ) + ( VD4L15 );
VD4L19 = CARRY(VD4L19_adder_eqn);


--VD4_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
VD4_counter_comb_bita5_adder_eqn = ( VD4_counter_reg_bit[5] ) + ( GND ) + ( VD4L19 );
VD4_counter_comb_bita5 = SUM(VD4_counter_comb_bita5_adder_eqn);


--VD3_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
VD3_counter_comb_bita0_adder_eqn = ( VD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD3_counter_comb_bita0 = SUM(VD3_counter_comb_bita0_adder_eqn);

--VD3L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
VD3L3_adder_eqn = ( VD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD3L3 = CARRY(VD3L3_adder_eqn);


--VD3_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
VD3_counter_comb_bita1_adder_eqn = ( VD3_counter_reg_bit[1] ) + ( GND ) + ( VD3L3 );
VD3_counter_comb_bita1 = SUM(VD3_counter_comb_bita1_adder_eqn);

--VD3L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
VD3L7_adder_eqn = ( VD3_counter_reg_bit[1] ) + ( GND ) + ( VD3L3 );
VD3L7 = CARRY(VD3L7_adder_eqn);


--VD3_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
VD3_counter_comb_bita2_adder_eqn = ( VD3_counter_reg_bit[2] ) + ( GND ) + ( VD3L7 );
VD3_counter_comb_bita2 = SUM(VD3_counter_comb_bita2_adder_eqn);

--VD3L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
VD3L11_adder_eqn = ( VD3_counter_reg_bit[2] ) + ( GND ) + ( VD3L7 );
VD3L11 = CARRY(VD3L11_adder_eqn);


--VD3_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
VD3_counter_comb_bita3_adder_eqn = ( VD3_counter_reg_bit[3] ) + ( GND ) + ( VD3L11 );
VD3_counter_comb_bita3 = SUM(VD3_counter_comb_bita3_adder_eqn);

--VD3L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
VD3L15_adder_eqn = ( VD3_counter_reg_bit[3] ) + ( GND ) + ( VD3L11 );
VD3L15 = CARRY(VD3L15_adder_eqn);


--VD3_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
VD3_counter_comb_bita4_adder_eqn = ( VD3_counter_reg_bit[4] ) + ( GND ) + ( VD3L15 );
VD3_counter_comb_bita4 = SUM(VD3_counter_comb_bita4_adder_eqn);

--VD3L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
VD3L19_adder_eqn = ( VD3_counter_reg_bit[4] ) + ( GND ) + ( VD3L15 );
VD3L19 = CARRY(VD3L19_adder_eqn);


--VD3_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
VD3_counter_comb_bita5_adder_eqn = ( VD3_counter_reg_bit[5] ) + ( GND ) + ( VD3L19 );
VD3_counter_comb_bita5 = SUM(VD3_counter_comb_bita5_adder_eqn);


--SC1_counting is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting
--register power-up is low

SC1_counting = DFFEAS(SC1L17, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--AD2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
AD2_counter_comb_bita0_adder_eqn = ( AD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD2_counter_comb_bita0 = SUM(AD2_counter_comb_bita0_adder_eqn);

--AD2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
AD2L4_adder_eqn = ( AD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD2L4 = CARRY(AD2L4_adder_eqn);


--AD2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
AD2_counter_comb_bita1_adder_eqn = ( AD2_counter_reg_bit[1] ) + ( GND ) + ( AD2L4 );
AD2_counter_comb_bita1 = SUM(AD2_counter_comb_bita1_adder_eqn);

--AD2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
AD2L8_adder_eqn = ( AD2_counter_reg_bit[1] ) + ( GND ) + ( AD2L4 );
AD2L8 = CARRY(AD2L8_adder_eqn);


--AD2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
AD2_counter_comb_bita2_adder_eqn = ( AD2_counter_reg_bit[2] ) + ( GND ) + ( AD2L8 );
AD2_counter_comb_bita2 = SUM(AD2_counter_comb_bita2_adder_eqn);

--AD2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
AD2L12_adder_eqn = ( AD2_counter_reg_bit[2] ) + ( GND ) + ( AD2L8 );
AD2L12 = CARRY(AD2L12_adder_eqn);


--AD2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
AD2_counter_comb_bita3_adder_eqn = ( AD2_counter_reg_bit[3] ) + ( GND ) + ( AD2L12 );
AD2_counter_comb_bita3 = SUM(AD2_counter_comb_bita3_adder_eqn);

--AD2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
AD2L16_adder_eqn = ( AD2_counter_reg_bit[3] ) + ( GND ) + ( AD2L12 );
AD2L16 = CARRY(AD2L16_adder_eqn);


--AD2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
AD2_counter_comb_bita4_adder_eqn = ( AD2_counter_reg_bit[4] ) + ( GND ) + ( AD2L16 );
AD2_counter_comb_bita4 = SUM(AD2_counter_comb_bita4_adder_eqn);

--AD2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
AD2L20_adder_eqn = ( AD2_counter_reg_bit[4] ) + ( GND ) + ( AD2L16 );
AD2L20 = CARRY(AD2L20_adder_eqn);


--AD2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
AD2_counter_comb_bita5_adder_eqn = ( AD2_counter_reg_bit[5] ) + ( GND ) + ( AD2L20 );
AD2_counter_comb_bita5 = SUM(AD2_counter_comb_bita5_adder_eqn);

--AD2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
AD2L24_adder_eqn = ( AD2_counter_reg_bit[5] ) + ( GND ) + ( AD2L20 );
AD2L24 = CARRY(AD2L24_adder_eqn);


--AD2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
AD2_counter_comb_bita6_adder_eqn = ( AD2_counter_reg_bit[6] ) + ( GND ) + ( AD2L24 );
AD2_counter_comb_bita6 = SUM(AD2_counter_comb_bita6_adder_eqn);


--VC2_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

VC2_usedw_is_2_dff = DFFEAS(VC2L39, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--YC2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
YC2_counter_comb_bita0_adder_eqn = ( YC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC2_counter_comb_bita0 = SUM(YC2_counter_comb_bita0_adder_eqn);

--YC2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
YC2L4_adder_eqn = ( YC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC2L4 = CARRY(YC2L4_adder_eqn);


--YC2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
YC2_counter_comb_bita1_adder_eqn = ( YC2_counter_reg_bit[1] ) + ( GND ) + ( YC2L4 );
YC2_counter_comb_bita1 = SUM(YC2_counter_comb_bita1_adder_eqn);

--YC2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
YC2L8_adder_eqn = ( YC2_counter_reg_bit[1] ) + ( GND ) + ( YC2L4 );
YC2L8 = CARRY(YC2L8_adder_eqn);


--YC2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
YC2_counter_comb_bita2_adder_eqn = ( YC2_counter_reg_bit[2] ) + ( GND ) + ( YC2L8 );
YC2_counter_comb_bita2 = SUM(YC2_counter_comb_bita2_adder_eqn);

--YC2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
YC2L12_adder_eqn = ( YC2_counter_reg_bit[2] ) + ( GND ) + ( YC2L8 );
YC2L12 = CARRY(YC2L12_adder_eqn);


--YC2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
YC2_counter_comb_bita3_adder_eqn = ( YC2_counter_reg_bit[3] ) + ( GND ) + ( YC2L12 );
YC2_counter_comb_bita3 = SUM(YC2_counter_comb_bita3_adder_eqn);

--YC2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
YC2L16_adder_eqn = ( YC2_counter_reg_bit[3] ) + ( GND ) + ( YC2L12 );
YC2L16 = CARRY(YC2L16_adder_eqn);


--YC2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
YC2_counter_comb_bita4_adder_eqn = ( YC2_counter_reg_bit[4] ) + ( GND ) + ( YC2L16 );
YC2_counter_comb_bita4 = SUM(YC2_counter_comb_bita4_adder_eqn);

--YC2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
YC2L20_adder_eqn = ( YC2_counter_reg_bit[4] ) + ( GND ) + ( YC2L16 );
YC2L20 = CARRY(YC2L20_adder_eqn);


--YC2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
YC2_counter_comb_bita5_adder_eqn = ( YC2_counter_reg_bit[5] ) + ( GND ) + ( YC2L20 );
YC2_counter_comb_bita5 = SUM(YC2_counter_comb_bita5_adder_eqn);


--AD1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
AD1_counter_comb_bita0_adder_eqn = ( AD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD1_counter_comb_bita0 = SUM(AD1_counter_comb_bita0_adder_eqn);

--AD1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
AD1L4_adder_eqn = ( AD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD1L4 = CARRY(AD1L4_adder_eqn);


--AD1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
AD1_counter_comb_bita1_adder_eqn = ( AD1_counter_reg_bit[1] ) + ( GND ) + ( AD1L4 );
AD1_counter_comb_bita1 = SUM(AD1_counter_comb_bita1_adder_eqn);

--AD1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
AD1L8_adder_eqn = ( AD1_counter_reg_bit[1] ) + ( GND ) + ( AD1L4 );
AD1L8 = CARRY(AD1L8_adder_eqn);


--AD1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
AD1_counter_comb_bita2_adder_eqn = ( AD1_counter_reg_bit[2] ) + ( GND ) + ( AD1L8 );
AD1_counter_comb_bita2 = SUM(AD1_counter_comb_bita2_adder_eqn);

--AD1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
AD1L12_adder_eqn = ( AD1_counter_reg_bit[2] ) + ( GND ) + ( AD1L8 );
AD1L12 = CARRY(AD1L12_adder_eqn);


--AD1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
AD1_counter_comb_bita3_adder_eqn = ( AD1_counter_reg_bit[3] ) + ( GND ) + ( AD1L12 );
AD1_counter_comb_bita3 = SUM(AD1_counter_comb_bita3_adder_eqn);

--AD1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
AD1L16_adder_eqn = ( AD1_counter_reg_bit[3] ) + ( GND ) + ( AD1L12 );
AD1L16 = CARRY(AD1L16_adder_eqn);


--AD1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
AD1_counter_comb_bita4_adder_eqn = ( AD1_counter_reg_bit[4] ) + ( GND ) + ( AD1L16 );
AD1_counter_comb_bita4 = SUM(AD1_counter_comb_bita4_adder_eqn);

--AD1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
AD1L20_adder_eqn = ( AD1_counter_reg_bit[4] ) + ( GND ) + ( AD1L16 );
AD1L20 = CARRY(AD1L20_adder_eqn);


--AD1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
AD1_counter_comb_bita5_adder_eqn = ( AD1_counter_reg_bit[5] ) + ( GND ) + ( AD1L20 );
AD1_counter_comb_bita5 = SUM(AD1_counter_comb_bita5_adder_eqn);

--AD1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
AD1L24_adder_eqn = ( AD1_counter_reg_bit[5] ) + ( GND ) + ( AD1L20 );
AD1L24 = CARRY(AD1L24_adder_eqn);


--AD1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
AD1_counter_comb_bita6_adder_eqn = ( AD1_counter_reg_bit[6] ) + ( GND ) + ( AD1L24 );
AD1_counter_comb_bita6 = SUM(AD1_counter_comb_bita6_adder_eqn);


--VC1_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

VC1_usedw_is_2_dff = DFFEAS(VC1L39, UG1_outclk_wire[0],  ,  ,  ,  ,  , XB1L9,  );


--YC1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
YC1_counter_comb_bita0_adder_eqn = ( YC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC1_counter_comb_bita0 = SUM(YC1_counter_comb_bita0_adder_eqn);

--YC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
YC1L4_adder_eqn = ( YC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YC1L4 = CARRY(YC1L4_adder_eqn);


--YC1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
YC1_counter_comb_bita1_adder_eqn = ( YC1_counter_reg_bit[1] ) + ( GND ) + ( YC1L4 );
YC1_counter_comb_bita1 = SUM(YC1_counter_comb_bita1_adder_eqn);

--YC1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
YC1L8_adder_eqn = ( YC1_counter_reg_bit[1] ) + ( GND ) + ( YC1L4 );
YC1L8 = CARRY(YC1L8_adder_eqn);


--YC1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
YC1_counter_comb_bita2_adder_eqn = ( YC1_counter_reg_bit[2] ) + ( GND ) + ( YC1L8 );
YC1_counter_comb_bita2 = SUM(YC1_counter_comb_bita2_adder_eqn);

--YC1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
YC1L12_adder_eqn = ( YC1_counter_reg_bit[2] ) + ( GND ) + ( YC1L8 );
YC1L12 = CARRY(YC1L12_adder_eqn);


--YC1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
YC1_counter_comb_bita3_adder_eqn = ( YC1_counter_reg_bit[3] ) + ( GND ) + ( YC1L12 );
YC1_counter_comb_bita3 = SUM(YC1_counter_comb_bita3_adder_eqn);

--YC1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
YC1L16_adder_eqn = ( YC1_counter_reg_bit[3] ) + ( GND ) + ( YC1L12 );
YC1L16 = CARRY(YC1L16_adder_eqn);


--YC1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
YC1_counter_comb_bita4_adder_eqn = ( YC1_counter_reg_bit[4] ) + ( GND ) + ( YC1L16 );
YC1_counter_comb_bita4 = SUM(YC1_counter_comb_bita4_adder_eqn);

--YC1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
YC1L20_adder_eqn = ( YC1_counter_reg_bit[4] ) + ( GND ) + ( YC1L16 );
YC1L20 = CARRY(YC1L20_adder_eqn);


--YC1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
YC1_counter_comb_bita5_adder_eqn = ( YC1_counter_reg_bit[5] ) + ( GND ) + ( YC1L20 );
YC1_counter_comb_bita5 = SUM(YC1_counter_comb_bita5_adder_eqn);


--ZC2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
ZC2_counter_comb_bita0_adder_eqn = ( ZC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC2_counter_comb_bita0 = SUM(ZC2_counter_comb_bita0_adder_eqn);

--ZC2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
ZC2L4_adder_eqn = ( ZC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC2L4 = CARRY(ZC2L4_adder_eqn);


--DD1_shiftreg_data[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]
--register power-up is low

DD1_shiftreg_data[16] = DFFEAS(DD1L87, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--BD1_data_out[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[17]
--register power-up is low

BD1_data_out[17] = DFFEAS(FD1L2, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]
--register power-up is low

YB1_address_for_transfer[7] = DFFEAS(YB1_address_reg[7], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--YB1_address_for_transfer[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]
--register power-up is low

YB1_address_for_transfer[6] = DFFEAS(YB1_address_reg[6], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--ZC2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
ZC2_counter_comb_bita2_adder_eqn = ( ZC2_counter_reg_bit[2] ) + ( !PC1L1 ) + ( ZC2L8 );
ZC2_counter_comb_bita2 = SUM(ZC2_counter_comb_bita2_adder_eqn);

--ZC2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
ZC2L12_adder_eqn = ( ZC2_counter_reg_bit[2] ) + ( !PC1L1 ) + ( ZC2L8 );
ZC2L12 = CARRY(ZC2L12_adder_eqn);


--ZC1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
ZC1_counter_comb_bita2_adder_eqn = ( ZC1_counter_reg_bit[2] ) + ( !PC1L3 ) + ( ZC1L8 );
ZC1_counter_comb_bita2 = SUM(ZC1_counter_comb_bita2_adder_eqn);

--ZC1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
ZC1L12_adder_eqn = ( ZC1_counter_reg_bit[2] ) + ( !PC1L3 ) + ( ZC1L8 );
ZC1L12 = CARRY(ZC1L12_adder_eqn);


--QC1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~13
QC1L14_adder_eqn = ( !ZC3_counter_reg_bit[3] ) + ( GND ) + ( QC1L11 );
QC1L14 = SUM(QC1L14_adder_eqn);

--QC1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~14
QC1L15_adder_eqn = ( !ZC3_counter_reg_bit[3] ) + ( GND ) + ( QC1L11 );
QC1L15 = CARRY(QC1L15_adder_eqn);


--ZC2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
ZC2_counter_comb_bita3_adder_eqn = ( ZC2_counter_reg_bit[3] ) + ( !PC1L1 ) + ( ZC2L12 );
ZC2_counter_comb_bita3 = SUM(ZC2_counter_comb_bita3_adder_eqn);

--ZC2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
ZC2L16_adder_eqn = ( ZC2_counter_reg_bit[3] ) + ( !PC1L1 ) + ( ZC2L12 );
ZC2L16 = CARRY(ZC2L16_adder_eqn);


--ZC1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
ZC1_counter_comb_bita3_adder_eqn = ( ZC1_counter_reg_bit[3] ) + ( !PC1L3 ) + ( ZC1L12 );
ZC1_counter_comb_bita3 = SUM(ZC1_counter_comb_bita3_adder_eqn);

--ZC1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
ZC1L16_adder_eqn = ( ZC1_counter_reg_bit[3] ) + ( !PC1L3 ) + ( ZC1L12 );
ZC1L16 = CARRY(ZC1L16_adder_eqn);


--QC1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~17
QC1L18_adder_eqn = ( !ZC3_counter_reg_bit[4] ) + ( GND ) + ( QC1L15 );
QC1L18 = SUM(QC1L18_adder_eqn);

--QC1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~18
QC1L19_adder_eqn = ( !ZC3_counter_reg_bit[4] ) + ( GND ) + ( QC1L15 );
QC1L19 = CARRY(QC1L19_adder_eqn);


--ZC2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
ZC2_counter_comb_bita4_adder_eqn = ( ZC2_counter_reg_bit[4] ) + ( !PC1L1 ) + ( ZC2L16 );
ZC2_counter_comb_bita4 = SUM(ZC2_counter_comb_bita4_adder_eqn);

--ZC2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
ZC2L20_adder_eqn = ( ZC2_counter_reg_bit[4] ) + ( !PC1L1 ) + ( ZC2L16 );
ZC2L20 = CARRY(ZC2L20_adder_eqn);


--ND1_td_shift[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

ND1_td_shift[8] = AMPP_FUNCTION(A1L158, ND1L78, !A1L150, !A1L156, ND1L57);


--ZC1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
ZC1_counter_comb_bita4_adder_eqn = ( ZC1_counter_reg_bit[4] ) + ( !PC1L3 ) + ( ZC1L16 );
ZC1_counter_comb_bita4 = SUM(ZC1_counter_comb_bita4_adder_eqn);

--ZC1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
ZC1L20_adder_eqn = ( ZC1_counter_reg_bit[4] ) + ( !PC1L3 ) + ( ZC1L16 );
ZC1L20 = CARRY(ZC1L20_adder_eqn);


--QC1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~21
QC1L22_adder_eqn = ( !ZC3_counter_reg_bit[5] ) + ( GND ) + ( QC1L19 );
QC1L22 = SUM(QC1L22_adder_eqn);

--QC1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~22
QC1L23_adder_eqn = ( !ZC3_counter_reg_bit[5] ) + ( GND ) + ( QC1L19 );
QC1L23 = CARRY(QC1L23_adder_eqn);


--ZC2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
ZC2_counter_comb_bita5_adder_eqn = ( ZC2_counter_reg_bit[5] ) + ( !PC1L1 ) + ( ZC2L20 );
ZC2_counter_comb_bita5 = SUM(ZC2_counter_comb_bita5_adder_eqn);

--ZC2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
ZC2L24_adder_eqn = ( ZC2_counter_reg_bit[5] ) + ( !PC1L1 ) + ( ZC2L20 );
ZC2L24 = CARRY(ZC2L24_adder_eqn);


--ZC1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
ZC1_counter_comb_bita5_adder_eqn = ( ZC1_counter_reg_bit[5] ) + ( !PC1L3 ) + ( ZC1L20 );
ZC1_counter_comb_bita5 = SUM(ZC1_counter_comb_bita5_adder_eqn);

--ZC1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
ZC1L24_adder_eqn = ( ZC1_counter_reg_bit[5] ) + ( !PC1L3 ) + ( ZC1L20 );
ZC1L24 = CARRY(ZC1L24_adder_eqn);


--QC1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~25
QC1L26_adder_eqn = ( !ZC3_counter_reg_bit[6] ) + ( GND ) + ( QC1L23 );
QC1L26 = SUM(QC1L26_adder_eqn);

--QC1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~26
QC1L27_adder_eqn = ( !ZC3_counter_reg_bit[6] ) + ( GND ) + ( QC1L23 );
QC1L27 = CARRY(QC1L27_adder_eqn);


--ZC2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
ZC2_counter_comb_bita6_adder_eqn = ( ZC2_counter_reg_bit[6] ) + ( !PC1L1 ) + ( ZC2L24 );
ZC2_counter_comb_bita6 = SUM(ZC2_counter_comb_bita6_adder_eqn);


--ZC1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
ZC1_counter_comb_bita6_adder_eqn = ( ZC1_counter_reg_bit[6] ) + ( !PC1L3 ) + ( ZC1L24 );
ZC1_counter_comb_bita6 = SUM(ZC1_counter_comb_bita6_adder_eqn);


--QC1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~29
QC1L30_adder_eqn = ( !VC3_full_dff ) + ( VCC ) + ( QC1L27 );
QC1L30 = SUM(QC1L30_adder_eqn);


--ZC2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
ZC2_counter_comb_bita1_adder_eqn = ( ZC2_counter_reg_bit[1] ) + ( !PC1L1 ) + ( ZC2L4 );
ZC2_counter_comb_bita1 = SUM(ZC2_counter_comb_bita1_adder_eqn);

--ZC2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
ZC2L8_adder_eqn = ( ZC2_counter_reg_bit[1] ) + ( !PC1L1 ) + ( ZC2L4 );
ZC2L8 = CARRY(ZC2L8_adder_eqn);


--ZC1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
ZC1_counter_comb_bita0_adder_eqn = ( ZC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC1_counter_comb_bita0 = SUM(ZC1_counter_comb_bita0_adder_eqn);

--ZC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
ZC1L4_adder_eqn = ( ZC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC1L4 = CARRY(ZC1L4_adder_eqn);


--ZC1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
ZC1_counter_comb_bita1_adder_eqn = ( ZC1_counter_reg_bit[1] ) + ( !PC1L3 ) + ( ZC1L4 );
ZC1_counter_comb_bita1 = SUM(ZC1_counter_comb_bita1_adder_eqn);

--ZC1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
ZC1L8_adder_eqn = ( ZC1_counter_reg_bit[1] ) + ( !PC1L3 ) + ( ZC1L4 );
ZC1L8 = CARRY(ZC1L8_adder_eqn);


--VD2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
VD2_counter_comb_bita0_adder_eqn = ( VD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD2_counter_comb_bita0 = SUM(VD2_counter_comb_bita0_adder_eqn);

--VD2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
VD2L3_adder_eqn = ( VD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD2L3 = CARRY(VD2L3_adder_eqn);


--VD2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
VD2_counter_comb_bita1_adder_eqn = ( VD2_counter_reg_bit[1] ) + ( GND ) + ( VD2L3 );
VD2_counter_comb_bita1 = SUM(VD2_counter_comb_bita1_adder_eqn);

--VD2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
VD2L7_adder_eqn = ( VD2_counter_reg_bit[1] ) + ( GND ) + ( VD2L3 );
VD2L7 = CARRY(VD2L7_adder_eqn);


--VD2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
VD2_counter_comb_bita2_adder_eqn = ( VD2_counter_reg_bit[2] ) + ( GND ) + ( VD2L7 );
VD2_counter_comb_bita2 = SUM(VD2_counter_comb_bita2_adder_eqn);

--VD2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
VD2L11_adder_eqn = ( VD2_counter_reg_bit[2] ) + ( GND ) + ( VD2L7 );
VD2L11 = CARRY(VD2L11_adder_eqn);


--VD2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
VD2_counter_comb_bita3_adder_eqn = ( VD2_counter_reg_bit[3] ) + ( GND ) + ( VD2L11 );
VD2_counter_comb_bita3 = SUM(VD2_counter_comb_bita3_adder_eqn);

--VD2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
VD2L15_adder_eqn = ( VD2_counter_reg_bit[3] ) + ( GND ) + ( VD2L11 );
VD2L15 = CARRY(VD2L15_adder_eqn);


--VD2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
VD2_counter_comb_bita4_adder_eqn = ( VD2_counter_reg_bit[4] ) + ( GND ) + ( VD2L15 );
VD2_counter_comb_bita4 = SUM(VD2_counter_comb_bita4_adder_eqn);

--VD2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
VD2L19_adder_eqn = ( VD2_counter_reg_bit[4] ) + ( GND ) + ( VD2L15 );
VD2L19 = CARRY(VD2L19_adder_eqn);


--VD2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
VD2_counter_comb_bita5_adder_eqn = ( VD2_counter_reg_bit[5] ) + ( GND ) + ( VD2L19 );
VD2_counter_comb_bita5 = SUM(VD2_counter_comb_bita5_adder_eqn);


--VD1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
VD1_counter_comb_bita0_adder_eqn = ( VD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD1_counter_comb_bita0 = SUM(VD1_counter_comb_bita0_adder_eqn);

--VD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
VD1L3_adder_eqn = ( VD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
VD1L3 = CARRY(VD1L3_adder_eqn);


--VD1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
VD1_counter_comb_bita1_adder_eqn = ( VD1_counter_reg_bit[1] ) + ( GND ) + ( VD1L3 );
VD1_counter_comb_bita1 = SUM(VD1_counter_comb_bita1_adder_eqn);

--VD1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
VD1L7_adder_eqn = ( VD1_counter_reg_bit[1] ) + ( GND ) + ( VD1L3 );
VD1L7 = CARRY(VD1L7_adder_eqn);


--VD1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
VD1_counter_comb_bita2_adder_eqn = ( VD1_counter_reg_bit[2] ) + ( GND ) + ( VD1L7 );
VD1_counter_comb_bita2 = SUM(VD1_counter_comb_bita2_adder_eqn);

--VD1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
VD1L11_adder_eqn = ( VD1_counter_reg_bit[2] ) + ( GND ) + ( VD1L7 );
VD1L11 = CARRY(VD1L11_adder_eqn);


--VD1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
VD1_counter_comb_bita3_adder_eqn = ( VD1_counter_reg_bit[3] ) + ( GND ) + ( VD1L11 );
VD1_counter_comb_bita3 = SUM(VD1_counter_comb_bita3_adder_eqn);

--VD1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
VD1L15_adder_eqn = ( VD1_counter_reg_bit[3] ) + ( GND ) + ( VD1L11 );
VD1L15 = CARRY(VD1L15_adder_eqn);


--VD1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
VD1_counter_comb_bita4_adder_eqn = ( VD1_counter_reg_bit[4] ) + ( GND ) + ( VD1L15 );
VD1_counter_comb_bita4 = SUM(VD1_counter_comb_bita4_adder_eqn);

--VD1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
VD1L19_adder_eqn = ( VD1_counter_reg_bit[4] ) + ( GND ) + ( VD1L15 );
VD1L19 = CARRY(VD1L19_adder_eqn);


--VD1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
VD1_counter_comb_bita5_adder_eqn = ( VD1_counter_reg_bit[5] ) + ( GND ) + ( VD1L19 );
VD1_counter_comb_bita5 = SUM(VD1_counter_comb_bita5_adder_eqn);


--UD1_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[1]_PORT_A_data_in = HF1_d_writedata[1];
UD1_q_b[1]_PORT_A_data_in_reg = DFFE(UD1_q_b[1]_PORT_A_data_in, UD1_q_b[1]_clock_0, , , );
UD1_q_b[1]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[1]_PORT_A_address_reg = DFFE(UD1_q_b[1]_PORT_A_address, UD1_q_b[1]_clock_0, , , );
UD1_q_b[1]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[1]_PORT_B_address_reg = DFFE(UD1_q_b[1]_PORT_B_address, UD1_q_b[1]_clock_1, , , UD1_q_b[1]_clock_enable_1);
UD1_q_b[1]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[1]_PORT_A_write_enable_reg = DFFE(UD1_q_b[1]_PORT_A_write_enable, UD1_q_b[1]_clock_0, , , );
UD1_q_b[1]_PORT_B_read_enable = VCC;
UD1_q_b[1]_PORT_B_read_enable_reg = DFFE(UD1_q_b[1]_PORT_B_read_enable, UD1_q_b[1]_clock_1, , , UD1_q_b[1]_clock_enable_1);
UD1_q_b[1]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[1]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[1]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[1]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[1]_PORT_B_data_out = MEMORY(UD1_q_b[1]_PORT_A_data_in_reg, , UD1_q_b[1]_PORT_A_address_reg, UD1_q_b[1]_PORT_B_address_reg, UD1_q_b[1]_PORT_A_write_enable_reg, , , UD1_q_b[1]_PORT_B_read_enable_reg, , , UD1_q_b[1]_clock_0, UD1_q_b[1]_clock_1, UD1_q_b[1]_clock_enable_0, UD1_q_b[1]_clock_enable_1, , , , );
UD1_q_b[1] = UD1_q_b[1]_PORT_B_data_out[0];


--ND1_count[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

ND1_count[5] = AMPP_FUNCTION(A1L158, ND1_count[4], !A1L150, !A1L156, ND1L57);


--RF1_break_readreg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

RF1_break_readreg[24] = DFFEAS(CG1_jdo[24], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DG1_sr[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

DG1_sr[6] = DFFEAS(DG1L77, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--RF1_break_readreg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

RF1_break_readreg[4] = DFFEAS(CG1_jdo[4], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DG1_sr[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

DG1_sr[29] = DFFEAS(DG1L78, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--RF1_break_readreg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

RF1_break_readreg[27] = DFFEAS(CG1_jdo[27], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

RF1_break_readreg[26] = DFFEAS(CG1_jdo[26], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

RF1_break_readreg[25] = DFFEAS(CG1_jdo[25], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DG1_sr[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

DG1_sr[30] = DFFEAS(DG1L79, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DG1_sr[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

DG1_sr[32] = DFFEAS(DG1L83, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DD1_shiftreg_data[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]
--register power-up is low

DD1_shiftreg_data[22] = DFFEAS(DD1L88, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22]
--register power-up is low

DD1_shiftreg_mask[22] = DFFEAS(DD1L131, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[10]_PORT_A_data_in = HF1_d_writedata[10];
XC3_q_b[10]_PORT_A_data_in_reg = DFFE(XC3_q_b[10]_PORT_A_data_in, XC3_q_b[10]_clock_0, , , );
XC3_q_b[10]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[10]_PORT_A_address_reg = DFFE(XC3_q_b[10]_PORT_A_address, XC3_q_b[10]_clock_0, , , );
XC3_q_b[10]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[10]_PORT_B_address_reg = DFFE(XC3_q_b[10]_PORT_B_address, XC3_q_b[10]_clock_1, , , );
XC3_q_b[10]_PORT_A_write_enable = QC1L67;
XC3_q_b[10]_PORT_A_write_enable_reg = DFFE(XC3_q_b[10]_PORT_A_write_enable, XC3_q_b[10]_clock_0, , , );
XC3_q_b[10]_PORT_B_read_enable = VCC;
XC3_q_b[10]_PORT_B_read_enable_reg = DFFE(XC3_q_b[10]_PORT_B_read_enable, XC3_q_b[10]_clock_1, , , );
XC3_q_b[10]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[10]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[10]_clock_enable_0 = QC1L67;
XC3_q_b[10]_PORT_B_data_out = MEMORY(XC3_q_b[10]_PORT_A_data_in_reg, , XC3_q_b[10]_PORT_A_address_reg, XC3_q_b[10]_PORT_B_address_reg, XC3_q_b[10]_PORT_A_write_enable_reg, , , XC3_q_b[10]_PORT_B_read_enable_reg, , , XC3_q_b[10]_clock_0, XC3_q_b[10]_clock_1, XC3_q_b[10]_clock_enable_0, , , , , );
XC3_q_b[10] = XC3_q_b[10]_PORT_B_data_out[0];


--XC4_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[10]_PORT_A_data_in = HF1_d_writedata[10];
XC4_q_b[10]_PORT_A_data_in_reg = DFFE(XC4_q_b[10]_PORT_A_data_in, XC4_q_b[10]_clock_0, , , );
XC4_q_b[10]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[10]_PORT_A_address_reg = DFFE(XC4_q_b[10]_PORT_A_address, XC4_q_b[10]_clock_0, , , );
XC4_q_b[10]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[10]_PORT_B_address_reg = DFFE(XC4_q_b[10]_PORT_B_address, XC4_q_b[10]_clock_1, , , );
XC4_q_b[10]_PORT_A_write_enable = QC1L69;
XC4_q_b[10]_PORT_A_write_enable_reg = DFFE(XC4_q_b[10]_PORT_A_write_enable, XC4_q_b[10]_clock_0, , , );
XC4_q_b[10]_PORT_B_read_enable = VCC;
XC4_q_b[10]_PORT_B_read_enable_reg = DFFE(XC4_q_b[10]_PORT_B_read_enable, XC4_q_b[10]_clock_1, , , );
XC4_q_b[10]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[10]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[10]_clock_enable_0 = QC1L69;
XC4_q_b[10]_PORT_B_data_out = MEMORY(XC4_q_b[10]_PORT_A_data_in_reg, , XC4_q_b[10]_PORT_A_address_reg, XC4_q_b[10]_PORT_B_address_reg, XC4_q_b[10]_PORT_A_write_enable_reg, , , XC4_q_b[10]_PORT_B_read_enable_reg, , , XC4_q_b[10]_clock_0, XC4_q_b[10]_clock_1, XC4_q_b[10]_clock_enable_0, , , , , );
XC4_q_b[10] = XC4_q_b[10]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9]
--register power-up is low

QC1_data_out_shift_reg[9] = DFFEAS(QC1L96, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DG1_sr[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

DG1_sr[16] = DFFEAS(DG1L85, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--DG1_sr[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

DG1_sr[24] = DFFEAS(DG1L88, A1L184,  ,  , DG1L45,  ,  , DG1L44,  );


--RF1_break_readreg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

RF1_break_readreg[22] = DFFEAS(CG1_jdo[22], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--AG1_MonDReg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

AG1_MonDReg[31] = DFFEAS(CG1_jdo[34], UG1_outclk_wire[0],  ,  , AG1L50, MG1_q_a[31],  , AG1L72, !CG1_take_action_ocimem_b);


--DD1_shiftreg_data[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]
--register power-up is low

DD1_shiftreg_data[15] = DFFEAS(DD1L89, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--BD1_data_out[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[16]
--register power-up is low

BD1_data_out[16] = DFFEAS(FD1L3, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]
--register power-up is low

YB1_address_for_transfer[5] = DFFEAS(YB1_address_reg[5], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--UD1_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[2]_PORT_A_data_in = HF1_d_writedata[2];
UD1_q_b[2]_PORT_A_data_in_reg = DFFE(UD1_q_b[2]_PORT_A_data_in, UD1_q_b[2]_clock_0, , , );
UD1_q_b[2]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[2]_PORT_A_address_reg = DFFE(UD1_q_b[2]_PORT_A_address, UD1_q_b[2]_clock_0, , , );
UD1_q_b[2]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[2]_PORT_B_address_reg = DFFE(UD1_q_b[2]_PORT_B_address, UD1_q_b[2]_clock_1, , , UD1_q_b[2]_clock_enable_1);
UD1_q_b[2]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[2]_PORT_A_write_enable_reg = DFFE(UD1_q_b[2]_PORT_A_write_enable, UD1_q_b[2]_clock_0, , , );
UD1_q_b[2]_PORT_B_read_enable = VCC;
UD1_q_b[2]_PORT_B_read_enable_reg = DFFE(UD1_q_b[2]_PORT_B_read_enable, UD1_q_b[2]_clock_1, , , UD1_q_b[2]_clock_enable_1);
UD1_q_b[2]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[2]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[2]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[2]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[2]_PORT_B_data_out = MEMORY(UD1_q_b[2]_PORT_A_data_in_reg, , UD1_q_b[2]_PORT_A_address_reg, UD1_q_b[2]_PORT_B_address_reg, UD1_q_b[2]_PORT_A_write_enable_reg, , , UD1_q_b[2]_PORT_B_read_enable_reg, , , UD1_q_b[2]_clock_0, UD1_q_b[2]_clock_1, UD1_q_b[2]_clock_enable_0, UD1_q_b[2]_clock_enable_1, , , , );
UD1_q_b[2] = UD1_q_b[2]_PORT_B_data_out[0];


--ND1_count[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

ND1_count[4] = AMPP_FUNCTION(A1L158, ND1_count[3], !A1L150, !A1L156, ND1L57);


--RF1_break_readreg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

RF1_break_readreg[5] = DFFEAS(CG1_jdo[5], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

RF1_break_readreg[28] = DFFEAS(CG1_jdo[28], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

RF1_break_readreg[29] = DFFEAS(CG1_jdo[29], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

RF1_break_readreg[30] = DFFEAS(CG1_jdo[30], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

RF1_break_readreg[31] = DFFEAS(CG1_jdo[31], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DD1_shiftreg_data[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21]
--register power-up is low

DD1_shiftreg_data[21] = DFFEAS(DD1L90, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21]
--register power-up is low

DD1_shiftreg_mask[21] = DFFEAS(DD1L132, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[9]_PORT_A_data_in = HF1_d_writedata[9];
XC3_q_b[9]_PORT_A_data_in_reg = DFFE(XC3_q_b[9]_PORT_A_data_in, XC3_q_b[9]_clock_0, , , );
XC3_q_b[9]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[9]_PORT_A_address_reg = DFFE(XC3_q_b[9]_PORT_A_address, XC3_q_b[9]_clock_0, , , );
XC3_q_b[9]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[9]_PORT_B_address_reg = DFFE(XC3_q_b[9]_PORT_B_address, XC3_q_b[9]_clock_1, , , );
XC3_q_b[9]_PORT_A_write_enable = QC1L67;
XC3_q_b[9]_PORT_A_write_enable_reg = DFFE(XC3_q_b[9]_PORT_A_write_enable, XC3_q_b[9]_clock_0, , , );
XC3_q_b[9]_PORT_B_read_enable = VCC;
XC3_q_b[9]_PORT_B_read_enable_reg = DFFE(XC3_q_b[9]_PORT_B_read_enable, XC3_q_b[9]_clock_1, , , );
XC3_q_b[9]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[9]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[9]_clock_enable_0 = QC1L67;
XC3_q_b[9]_PORT_B_data_out = MEMORY(XC3_q_b[9]_PORT_A_data_in_reg, , XC3_q_b[9]_PORT_A_address_reg, XC3_q_b[9]_PORT_B_address_reg, XC3_q_b[9]_PORT_A_write_enable_reg, , , XC3_q_b[9]_PORT_B_read_enable_reg, , , XC3_q_b[9]_clock_0, XC3_q_b[9]_clock_1, XC3_q_b[9]_clock_enable_0, , , , , );
XC3_q_b[9] = XC3_q_b[9]_PORT_B_data_out[0];


--XC4_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[9]_PORT_A_data_in = HF1_d_writedata[9];
XC4_q_b[9]_PORT_A_data_in_reg = DFFE(XC4_q_b[9]_PORT_A_data_in, XC4_q_b[9]_clock_0, , , );
XC4_q_b[9]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[9]_PORT_A_address_reg = DFFE(XC4_q_b[9]_PORT_A_address, XC4_q_b[9]_clock_0, , , );
XC4_q_b[9]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[9]_PORT_B_address_reg = DFFE(XC4_q_b[9]_PORT_B_address, XC4_q_b[9]_clock_1, , , );
XC4_q_b[9]_PORT_A_write_enable = QC1L69;
XC4_q_b[9]_PORT_A_write_enable_reg = DFFE(XC4_q_b[9]_PORT_A_write_enable, XC4_q_b[9]_clock_0, , , );
XC4_q_b[9]_PORT_B_read_enable = VCC;
XC4_q_b[9]_PORT_B_read_enable_reg = DFFE(XC4_q_b[9]_PORT_B_read_enable, XC4_q_b[9]_clock_1, , , );
XC4_q_b[9]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[9]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[9]_clock_enable_0 = QC1L69;
XC4_q_b[9]_PORT_B_data_out = MEMORY(XC4_q_b[9]_PORT_A_data_in_reg, , XC4_q_b[9]_PORT_A_address_reg, XC4_q_b[9]_PORT_B_address_reg, XC4_q_b[9]_PORT_A_write_enable_reg, , , XC4_q_b[9]_PORT_B_read_enable_reg, , , XC4_q_b[9]_clock_0, XC4_q_b[9]_clock_1, XC4_q_b[9]_clock_enable_0, , , , , );
XC4_q_b[9] = XC4_q_b[9]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]
--register power-up is low

QC1_data_out_shift_reg[8] = DFFEAS(QC1L97, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--RF1_break_readreg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

RF1_break_readreg[15] = DFFEAS(CG1_jdo[15], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DG1_sr[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

DG1_sr[8] = DFFEAS(DG1L89, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--RF1_break_readreg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

RF1_break_readreg[6] = DFFEAS(CG1_jdo[6], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

RF1_break_readreg[23] = DFFEAS(CG1_jdo[23], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DG1_sr[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

DG1_sr[14] = DFFEAS(DG1L90, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--DG1_sr[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

DG1_sr[12] = DFFEAS(DG1L93, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--DG1_sr[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

DG1_sr[11] = DFFEAS(DG1L94, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--DG1_sr[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

DG1_sr[13] = DFFEAS(DG1L95, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--DG1_sr[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

DG1_sr[9] = DFFEAS(DG1L96, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--DG1_sr[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

DG1_sr[10] = DFFEAS(DG1L97, A1L184,  ,  , DG1L22,  ,  , DG1L21,  );


--DD1_shiftreg_data[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[14]
--register power-up is low

DD1_shiftreg_data[14] = DFFEAS(DD1L91, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--BD1_data_out[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[15]
--register power-up is low

BD1_data_out[15] = DFFEAS(FD1L4, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4]
--register power-up is low

YB1_address_for_transfer[4] = DFFEAS(YB1_address_reg[4], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--UD1_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[4]_PORT_A_data_in = HF1_d_writedata[4];
UD1_q_b[4]_PORT_A_data_in_reg = DFFE(UD1_q_b[4]_PORT_A_data_in, UD1_q_b[4]_clock_0, , , );
UD1_q_b[4]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[4]_PORT_A_address_reg = DFFE(UD1_q_b[4]_PORT_A_address, UD1_q_b[4]_clock_0, , , );
UD1_q_b[4]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[4]_PORT_B_address_reg = DFFE(UD1_q_b[4]_PORT_B_address, UD1_q_b[4]_clock_1, , , UD1_q_b[4]_clock_enable_1);
UD1_q_b[4]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[4]_PORT_A_write_enable_reg = DFFE(UD1_q_b[4]_PORT_A_write_enable, UD1_q_b[4]_clock_0, , , );
UD1_q_b[4]_PORT_B_read_enable = VCC;
UD1_q_b[4]_PORT_B_read_enable_reg = DFFE(UD1_q_b[4]_PORT_B_read_enable, UD1_q_b[4]_clock_1, , , UD1_q_b[4]_clock_enable_1);
UD1_q_b[4]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[4]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[4]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[4]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[4]_PORT_B_data_out = MEMORY(UD1_q_b[4]_PORT_A_data_in_reg, , UD1_q_b[4]_PORT_A_address_reg, UD1_q_b[4]_PORT_B_address_reg, UD1_q_b[4]_PORT_A_write_enable_reg, , , UD1_q_b[4]_PORT_B_read_enable_reg, , , UD1_q_b[4]_clock_0, UD1_q_b[4]_clock_1, UD1_q_b[4]_clock_enable_0, UD1_q_b[4]_clock_enable_1, , , , );
UD1_q_b[4] = UD1_q_b[4]_PORT_B_data_out[0];


--UD1_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[5]_PORT_A_data_in = HF1_d_writedata[5];
UD1_q_b[5]_PORT_A_data_in_reg = DFFE(UD1_q_b[5]_PORT_A_data_in, UD1_q_b[5]_clock_0, , , );
UD1_q_b[5]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[5]_PORT_A_address_reg = DFFE(UD1_q_b[5]_PORT_A_address, UD1_q_b[5]_clock_0, , , );
UD1_q_b[5]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[5]_PORT_B_address_reg = DFFE(UD1_q_b[5]_PORT_B_address, UD1_q_b[5]_clock_1, , , UD1_q_b[5]_clock_enable_1);
UD1_q_b[5]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[5]_PORT_A_write_enable_reg = DFFE(UD1_q_b[5]_PORT_A_write_enable, UD1_q_b[5]_clock_0, , , );
UD1_q_b[5]_PORT_B_read_enable = VCC;
UD1_q_b[5]_PORT_B_read_enable_reg = DFFE(UD1_q_b[5]_PORT_B_read_enable, UD1_q_b[5]_clock_1, , , UD1_q_b[5]_clock_enable_1);
UD1_q_b[5]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[5]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[5]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[5]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[5]_PORT_B_data_out = MEMORY(UD1_q_b[5]_PORT_A_data_in_reg, , UD1_q_b[5]_PORT_A_address_reg, UD1_q_b[5]_PORT_B_address_reg, UD1_q_b[5]_PORT_A_write_enable_reg, , , UD1_q_b[5]_PORT_B_read_enable_reg, , , UD1_q_b[5]_clock_0, UD1_q_b[5]_clock_1, UD1_q_b[5]_clock_enable_0, UD1_q_b[5]_clock_enable_1, , , , );
UD1_q_b[5] = UD1_q_b[5]_PORT_B_data_out[0];


--UD1_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[6]_PORT_A_data_in = HF1_d_writedata[6];
UD1_q_b[6]_PORT_A_data_in_reg = DFFE(UD1_q_b[6]_PORT_A_data_in, UD1_q_b[6]_clock_0, , , );
UD1_q_b[6]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[6]_PORT_A_address_reg = DFFE(UD1_q_b[6]_PORT_A_address, UD1_q_b[6]_clock_0, , , );
UD1_q_b[6]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[6]_PORT_B_address_reg = DFFE(UD1_q_b[6]_PORT_B_address, UD1_q_b[6]_clock_1, , , UD1_q_b[6]_clock_enable_1);
UD1_q_b[6]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[6]_PORT_A_write_enable_reg = DFFE(UD1_q_b[6]_PORT_A_write_enable, UD1_q_b[6]_clock_0, , , );
UD1_q_b[6]_PORT_B_read_enable = VCC;
UD1_q_b[6]_PORT_B_read_enable_reg = DFFE(UD1_q_b[6]_PORT_B_read_enable, UD1_q_b[6]_clock_1, , , UD1_q_b[6]_clock_enable_1);
UD1_q_b[6]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[6]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[6]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[6]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[6]_PORT_B_data_out = MEMORY(UD1_q_b[6]_PORT_A_data_in_reg, , UD1_q_b[6]_PORT_A_address_reg, UD1_q_b[6]_PORT_B_address_reg, UD1_q_b[6]_PORT_A_write_enable_reg, , , UD1_q_b[6]_PORT_B_read_enable_reg, , , UD1_q_b[6]_clock_0, UD1_q_b[6]_clock_1, UD1_q_b[6]_clock_enable_0, UD1_q_b[6]_clock_enable_1, , , , );
UD1_q_b[6] = UD1_q_b[6]_PORT_B_data_out[0];


--UD1_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
UD1_q_b[3]_PORT_A_data_in = HF1_d_writedata[3];
UD1_q_b[3]_PORT_A_data_in_reg = DFFE(UD1_q_b[3]_PORT_A_data_in, UD1_q_b[3]_clock_0, , , );
UD1_q_b[3]_PORT_A_address = BUS(VD2_counter_reg_bit[0], VD2_counter_reg_bit[1], VD2_counter_reg_bit[2], VD2_counter_reg_bit[3], VD2_counter_reg_bit[4], VD2_counter_reg_bit[5]);
UD1_q_b[3]_PORT_A_address_reg = DFFE(UD1_q_b[3]_PORT_A_address, UD1_q_b[3]_clock_0, , , );
UD1_q_b[3]_PORT_B_address = BUS(VD1_counter_reg_bit[0], VD1_counter_reg_bit[1], VD1_counter_reg_bit[2], VD1_counter_reg_bit[3], VD1_counter_reg_bit[4], VD1_counter_reg_bit[5]);
UD1_q_b[3]_PORT_B_address_reg = DFFE(UD1_q_b[3]_PORT_B_address, UD1_q_b[3]_clock_1, , , UD1_q_b[3]_clock_enable_1);
UD1_q_b[3]_PORT_A_write_enable = BC1_fifo_wr;
UD1_q_b[3]_PORT_A_write_enable_reg = DFFE(UD1_q_b[3]_PORT_A_write_enable, UD1_q_b[3]_clock_0, , , );
UD1_q_b[3]_PORT_B_read_enable = VCC;
UD1_q_b[3]_PORT_B_read_enable_reg = DFFE(UD1_q_b[3]_PORT_B_read_enable, UD1_q_b[3]_clock_1, , , UD1_q_b[3]_clock_enable_1);
UD1_q_b[3]_clock_0 = UG1_outclk_wire[0];
UD1_q_b[3]_clock_1 = UG1_outclk_wire[0];
UD1_q_b[3]_clock_enable_0 = BC1_fifo_wr;
UD1_q_b[3]_clock_enable_1 = BC1_rd_wfifo;
UD1_q_b[3]_PORT_B_data_out = MEMORY(UD1_q_b[3]_PORT_A_data_in_reg, , UD1_q_b[3]_PORT_A_address_reg, UD1_q_b[3]_PORT_B_address_reg, UD1_q_b[3]_PORT_A_write_enable_reg, , , UD1_q_b[3]_PORT_B_read_enable_reg, , , UD1_q_b[3]_clock_0, UD1_q_b[3]_clock_1, UD1_q_b[3]_clock_enable_0, UD1_q_b[3]_clock_enable_1, , , , );
UD1_q_b[3] = UD1_q_b[3]_PORT_B_data_out[0];


--ND1_count[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

ND1_count[3] = AMPP_FUNCTION(A1L158, ND1_count[2], !A1L150, !A1L156, ND1L57);


--DD1_shiftreg_data[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[20]
--register power-up is low

DD1_shiftreg_data[20] = DFFEAS(DD1L92, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[20]
--register power-up is low

DD1_shiftreg_mask[20] = DFFEAS(DD1L133, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[8]_PORT_A_data_in = HF1_d_writedata[8];
XC3_q_b[8]_PORT_A_data_in_reg = DFFE(XC3_q_b[8]_PORT_A_data_in, XC3_q_b[8]_clock_0, , , );
XC3_q_b[8]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[8]_PORT_A_address_reg = DFFE(XC3_q_b[8]_PORT_A_address, XC3_q_b[8]_clock_0, , , );
XC3_q_b[8]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[8]_PORT_B_address_reg = DFFE(XC3_q_b[8]_PORT_B_address, XC3_q_b[8]_clock_1, , , );
XC3_q_b[8]_PORT_A_write_enable = QC1L67;
XC3_q_b[8]_PORT_A_write_enable_reg = DFFE(XC3_q_b[8]_PORT_A_write_enable, XC3_q_b[8]_clock_0, , , );
XC3_q_b[8]_PORT_B_read_enable = VCC;
XC3_q_b[8]_PORT_B_read_enable_reg = DFFE(XC3_q_b[8]_PORT_B_read_enable, XC3_q_b[8]_clock_1, , , );
XC3_q_b[8]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[8]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[8]_clock_enable_0 = QC1L67;
XC3_q_b[8]_PORT_B_data_out = MEMORY(XC3_q_b[8]_PORT_A_data_in_reg, , XC3_q_b[8]_PORT_A_address_reg, XC3_q_b[8]_PORT_B_address_reg, XC3_q_b[8]_PORT_A_write_enable_reg, , , XC3_q_b[8]_PORT_B_read_enable_reg, , , XC3_q_b[8]_clock_0, XC3_q_b[8]_clock_1, XC3_q_b[8]_clock_enable_0, , , , , );
XC3_q_b[8] = XC3_q_b[8]_PORT_B_data_out[0];


--XC4_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[8]_PORT_A_data_in = HF1_d_writedata[8];
XC4_q_b[8]_PORT_A_data_in_reg = DFFE(XC4_q_b[8]_PORT_A_data_in, XC4_q_b[8]_clock_0, , , );
XC4_q_b[8]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[8]_PORT_A_address_reg = DFFE(XC4_q_b[8]_PORT_A_address, XC4_q_b[8]_clock_0, , , );
XC4_q_b[8]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[8]_PORT_B_address_reg = DFFE(XC4_q_b[8]_PORT_B_address, XC4_q_b[8]_clock_1, , , );
XC4_q_b[8]_PORT_A_write_enable = QC1L69;
XC4_q_b[8]_PORT_A_write_enable_reg = DFFE(XC4_q_b[8]_PORT_A_write_enable, XC4_q_b[8]_clock_0, , , );
XC4_q_b[8]_PORT_B_read_enable = VCC;
XC4_q_b[8]_PORT_B_read_enable_reg = DFFE(XC4_q_b[8]_PORT_B_read_enable, XC4_q_b[8]_clock_1, , , );
XC4_q_b[8]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[8]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[8]_clock_enable_0 = QC1L69;
XC4_q_b[8]_PORT_B_data_out = MEMORY(XC4_q_b[8]_PORT_A_data_in_reg, , XC4_q_b[8]_PORT_A_address_reg, XC4_q_b[8]_PORT_B_address_reg, XC4_q_b[8]_PORT_A_write_enable_reg, , , XC4_q_b[8]_PORT_B_read_enable_reg, , , XC4_q_b[8]_clock_0, XC4_q_b[8]_clock_1, XC4_q_b[8]_clock_enable_0, , , , , );
XC4_q_b[8] = XC4_q_b[8]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[7]
--register power-up is low

QC1_data_out_shift_reg[7] = DFFEAS(QC1L98, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--RF1_break_readreg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

RF1_break_readreg[7] = DFFEAS(CG1_jdo[7], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

RF1_break_readreg[13] = DFFEAS(CG1_jdo[13], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

RF1_break_readreg[14] = DFFEAS(CG1_jdo[14], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

RF1_break_readreg[11] = DFFEAS(CG1_jdo[11], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

RF1_break_readreg[10] = DFFEAS(CG1_jdo[10], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

RF1_break_readreg[12] = DFFEAS(CG1_jdo[12], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

RF1_break_readreg[8] = DFFEAS(CG1_jdo[8], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--RF1_break_readreg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

RF1_break_readreg[9] = DFFEAS(CG1_jdo[9], UG1_outclk_wire[0],  ,  , RF1L17,  ,  , RF1L18,  );


--DD1_shiftreg_data[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13]
--register power-up is low

DD1_shiftreg_data[13] = DFFEAS(DD1L93, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--BD1_data_out[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[14]
--register power-up is low

BD1_data_out[14] = DFFEAS(CD1L12, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]
--register power-up is low

YB1_address_for_transfer[3] = DFFEAS(YB1_address_reg[3], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--ND1_count[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

ND1_count[2] = AMPP_FUNCTION(A1L158, ND1_count[1], !A1L150, !A1L156, ND1L57);


--DD1_shiftreg_data[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[19]
--register power-up is low

DD1_shiftreg_data[19] = DFFEAS(DD1L94, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]
--register power-up is low

DD1_shiftreg_mask[19] = DFFEAS(DD1L134, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[7]_PORT_A_data_in = HF1_d_writedata[7];
XC3_q_b[7]_PORT_A_data_in_reg = DFFE(XC3_q_b[7]_PORT_A_data_in, XC3_q_b[7]_clock_0, , , );
XC3_q_b[7]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[7]_PORT_A_address_reg = DFFE(XC3_q_b[7]_PORT_A_address, XC3_q_b[7]_clock_0, , , );
XC3_q_b[7]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[7]_PORT_B_address_reg = DFFE(XC3_q_b[7]_PORT_B_address, XC3_q_b[7]_clock_1, , , );
XC3_q_b[7]_PORT_A_write_enable = QC1L67;
XC3_q_b[7]_PORT_A_write_enable_reg = DFFE(XC3_q_b[7]_PORT_A_write_enable, XC3_q_b[7]_clock_0, , , );
XC3_q_b[7]_PORT_B_read_enable = VCC;
XC3_q_b[7]_PORT_B_read_enable_reg = DFFE(XC3_q_b[7]_PORT_B_read_enable, XC3_q_b[7]_clock_1, , , );
XC3_q_b[7]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[7]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[7]_clock_enable_0 = QC1L67;
XC3_q_b[7]_PORT_B_data_out = MEMORY(XC3_q_b[7]_PORT_A_data_in_reg, , XC3_q_b[7]_PORT_A_address_reg, XC3_q_b[7]_PORT_B_address_reg, XC3_q_b[7]_PORT_A_write_enable_reg, , , XC3_q_b[7]_PORT_B_read_enable_reg, , , XC3_q_b[7]_clock_0, XC3_q_b[7]_clock_1, XC3_q_b[7]_clock_enable_0, , , , , );
XC3_q_b[7] = XC3_q_b[7]_PORT_B_data_out[0];


--XC4_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[7]_PORT_A_data_in = HF1_d_writedata[7];
XC4_q_b[7]_PORT_A_data_in_reg = DFFE(XC4_q_b[7]_PORT_A_data_in, XC4_q_b[7]_clock_0, , , );
XC4_q_b[7]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[7]_PORT_A_address_reg = DFFE(XC4_q_b[7]_PORT_A_address, XC4_q_b[7]_clock_0, , , );
XC4_q_b[7]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[7]_PORT_B_address_reg = DFFE(XC4_q_b[7]_PORT_B_address, XC4_q_b[7]_clock_1, , , );
XC4_q_b[7]_PORT_A_write_enable = QC1L69;
XC4_q_b[7]_PORT_A_write_enable_reg = DFFE(XC4_q_b[7]_PORT_A_write_enable, XC4_q_b[7]_clock_0, , , );
XC4_q_b[7]_PORT_B_read_enable = VCC;
XC4_q_b[7]_PORT_B_read_enable_reg = DFFE(XC4_q_b[7]_PORT_B_read_enable, XC4_q_b[7]_clock_1, , , );
XC4_q_b[7]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[7]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[7]_clock_enable_0 = QC1L69;
XC4_q_b[7]_PORT_B_data_out = MEMORY(XC4_q_b[7]_PORT_A_data_in_reg, , XC4_q_b[7]_PORT_A_address_reg, XC4_q_b[7]_PORT_B_address_reg, XC4_q_b[7]_PORT_A_write_enable_reg, , , XC4_q_b[7]_PORT_B_read_enable_reg, , , XC4_q_b[7]_clock_0, XC4_q_b[7]_clock_1, XC4_q_b[7]_clock_enable_0, , , , , );
XC4_q_b[7] = XC4_q_b[7]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6]
--register power-up is low

QC1_data_out_shift_reg[6] = DFFEAS(QC1L99, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DD1_shiftreg_data[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]
--register power-up is low

DD1_shiftreg_data[12] = DFFEAS(DD1L95, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--BD1_data_out[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[13]
--register power-up is low

BD1_data_out[13] = DFFEAS(CD1L11, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]
--register power-up is low

YB1_address_for_transfer[2] = DFFEAS(YB1_address_reg[2], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--DD1_shiftreg_mask[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[18]
--register power-up is low

DD1_shiftreg_mask[18] = DFFEAS(DD1L135, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[6]_PORT_A_data_in = HF1_d_writedata[6];
XC3_q_b[6]_PORT_A_data_in_reg = DFFE(XC3_q_b[6]_PORT_A_data_in, XC3_q_b[6]_clock_0, , , );
XC3_q_b[6]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[6]_PORT_A_address_reg = DFFE(XC3_q_b[6]_PORT_A_address, XC3_q_b[6]_clock_0, , , );
XC3_q_b[6]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[6]_PORT_B_address_reg = DFFE(XC3_q_b[6]_PORT_B_address, XC3_q_b[6]_clock_1, , , );
XC3_q_b[6]_PORT_A_write_enable = QC1L67;
XC3_q_b[6]_PORT_A_write_enable_reg = DFFE(XC3_q_b[6]_PORT_A_write_enable, XC3_q_b[6]_clock_0, , , );
XC3_q_b[6]_PORT_B_read_enable = VCC;
XC3_q_b[6]_PORT_B_read_enable_reg = DFFE(XC3_q_b[6]_PORT_B_read_enable, XC3_q_b[6]_clock_1, , , );
XC3_q_b[6]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[6]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[6]_clock_enable_0 = QC1L67;
XC3_q_b[6]_PORT_B_data_out = MEMORY(XC3_q_b[6]_PORT_A_data_in_reg, , XC3_q_b[6]_PORT_A_address_reg, XC3_q_b[6]_PORT_B_address_reg, XC3_q_b[6]_PORT_A_write_enable_reg, , , XC3_q_b[6]_PORT_B_read_enable_reg, , , XC3_q_b[6]_clock_0, XC3_q_b[6]_clock_1, XC3_q_b[6]_clock_enable_0, , , , , );
XC3_q_b[6] = XC3_q_b[6]_PORT_B_data_out[0];


--XC4_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[6]_PORT_A_data_in = HF1_d_writedata[6];
XC4_q_b[6]_PORT_A_data_in_reg = DFFE(XC4_q_b[6]_PORT_A_data_in, XC4_q_b[6]_clock_0, , , );
XC4_q_b[6]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[6]_PORT_A_address_reg = DFFE(XC4_q_b[6]_PORT_A_address, XC4_q_b[6]_clock_0, , , );
XC4_q_b[6]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[6]_PORT_B_address_reg = DFFE(XC4_q_b[6]_PORT_B_address, XC4_q_b[6]_clock_1, , , );
XC4_q_b[6]_PORT_A_write_enable = QC1L69;
XC4_q_b[6]_PORT_A_write_enable_reg = DFFE(XC4_q_b[6]_PORT_A_write_enable, XC4_q_b[6]_clock_0, , , );
XC4_q_b[6]_PORT_B_read_enable = VCC;
XC4_q_b[6]_PORT_B_read_enable_reg = DFFE(XC4_q_b[6]_PORT_B_read_enable, XC4_q_b[6]_clock_1, , , );
XC4_q_b[6]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[6]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[6]_clock_enable_0 = QC1L69;
XC4_q_b[6]_PORT_B_data_out = MEMORY(XC4_q_b[6]_PORT_A_data_in_reg, , XC4_q_b[6]_PORT_A_address_reg, XC4_q_b[6]_PORT_B_address_reg, XC4_q_b[6]_PORT_A_write_enable_reg, , , XC4_q_b[6]_PORT_B_read_enable_reg, , , XC4_q_b[6]_clock_0, XC4_q_b[6]_clock_1, XC4_q_b[6]_clock_enable_0, , , , , );
XC4_q_b[6] = XC4_q_b[6]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]
--register power-up is low

QC1_data_out_shift_reg[5] = DFFEAS(QC1L100, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DD1_shiftreg_data[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[11]
--register power-up is low

DD1_shiftreg_data[11] = DFFEAS(DD1L96, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , DD1L53,  );


--BD1_data_out[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[12]
--register power-up is low

BD1_data_out[12] = DFFEAS(CD1L10, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--YB1_address_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]
--register power-up is low

YB1_address_for_transfer[1] = DFFEAS(YB1_address_reg[1], UG1_outclk_wire[0],  ,  , YB1L110,  ,  , YB1L107,  );


--DD1_shiftreg_mask[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[17]
--register power-up is low

DD1_shiftreg_mask[17] = DFFEAS(DD1L136, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[5]_PORT_A_data_in = HF1_d_writedata[5];
XC3_q_b[5]_PORT_A_data_in_reg = DFFE(XC3_q_b[5]_PORT_A_data_in, XC3_q_b[5]_clock_0, , , );
XC3_q_b[5]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[5]_PORT_A_address_reg = DFFE(XC3_q_b[5]_PORT_A_address, XC3_q_b[5]_clock_0, , , );
XC3_q_b[5]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[5]_PORT_B_address_reg = DFFE(XC3_q_b[5]_PORT_B_address, XC3_q_b[5]_clock_1, , , );
XC3_q_b[5]_PORT_A_write_enable = QC1L67;
XC3_q_b[5]_PORT_A_write_enable_reg = DFFE(XC3_q_b[5]_PORT_A_write_enable, XC3_q_b[5]_clock_0, , , );
XC3_q_b[5]_PORT_B_read_enable = VCC;
XC3_q_b[5]_PORT_B_read_enable_reg = DFFE(XC3_q_b[5]_PORT_B_read_enable, XC3_q_b[5]_clock_1, , , );
XC3_q_b[5]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[5]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[5]_clock_enable_0 = QC1L67;
XC3_q_b[5]_PORT_B_data_out = MEMORY(XC3_q_b[5]_PORT_A_data_in_reg, , XC3_q_b[5]_PORT_A_address_reg, XC3_q_b[5]_PORT_B_address_reg, XC3_q_b[5]_PORT_A_write_enable_reg, , , XC3_q_b[5]_PORT_B_read_enable_reg, , , XC3_q_b[5]_clock_0, XC3_q_b[5]_clock_1, XC3_q_b[5]_clock_enable_0, , , , , );
XC3_q_b[5] = XC3_q_b[5]_PORT_B_data_out[0];


--XC4_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[5]_PORT_A_data_in = HF1_d_writedata[5];
XC4_q_b[5]_PORT_A_data_in_reg = DFFE(XC4_q_b[5]_PORT_A_data_in, XC4_q_b[5]_clock_0, , , );
XC4_q_b[5]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[5]_PORT_A_address_reg = DFFE(XC4_q_b[5]_PORT_A_address, XC4_q_b[5]_clock_0, , , );
XC4_q_b[5]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[5]_PORT_B_address_reg = DFFE(XC4_q_b[5]_PORT_B_address, XC4_q_b[5]_clock_1, , , );
XC4_q_b[5]_PORT_A_write_enable = QC1L69;
XC4_q_b[5]_PORT_A_write_enable_reg = DFFE(XC4_q_b[5]_PORT_A_write_enable, XC4_q_b[5]_clock_0, , , );
XC4_q_b[5]_PORT_B_read_enable = VCC;
XC4_q_b[5]_PORT_B_read_enable_reg = DFFE(XC4_q_b[5]_PORT_B_read_enable, XC4_q_b[5]_clock_1, , , );
XC4_q_b[5]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[5]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[5]_clock_enable_0 = QC1L69;
XC4_q_b[5]_PORT_B_data_out = MEMORY(XC4_q_b[5]_PORT_A_data_in_reg, , XC4_q_b[5]_PORT_A_address_reg, XC4_q_b[5]_PORT_B_address_reg, XC4_q_b[5]_PORT_A_write_enable_reg, , , XC4_q_b[5]_PORT_B_read_enable_reg, , , XC4_q_b[5]_clock_0, XC4_q_b[5]_clock_1, XC4_q_b[5]_clock_enable_0, , , , , );
XC4_q_b[5] = XC4_q_b[5]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4]
--register power-up is low

QC1_data_out_shift_reg[4] = DFFEAS(QC1L101, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--BD1_data_out[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[11]
--register power-up is low

BD1_data_out[11] = DFFEAS(CD1L9, UG1_outclk_wire[0],  ,  ,  ,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[16]
--register power-up is low

DD1_shiftreg_mask[16] = DFFEAS(DD1L137, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[4]_PORT_A_data_in = HF1_d_writedata[4];
XC3_q_b[4]_PORT_A_data_in_reg = DFFE(XC3_q_b[4]_PORT_A_data_in, XC3_q_b[4]_clock_0, , , );
XC3_q_b[4]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[4]_PORT_A_address_reg = DFFE(XC3_q_b[4]_PORT_A_address, XC3_q_b[4]_clock_0, , , );
XC3_q_b[4]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[4]_PORT_B_address_reg = DFFE(XC3_q_b[4]_PORT_B_address, XC3_q_b[4]_clock_1, , , );
XC3_q_b[4]_PORT_A_write_enable = QC1L67;
XC3_q_b[4]_PORT_A_write_enable_reg = DFFE(XC3_q_b[4]_PORT_A_write_enable, XC3_q_b[4]_clock_0, , , );
XC3_q_b[4]_PORT_B_read_enable = VCC;
XC3_q_b[4]_PORT_B_read_enable_reg = DFFE(XC3_q_b[4]_PORT_B_read_enable, XC3_q_b[4]_clock_1, , , );
XC3_q_b[4]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[4]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[4]_clock_enable_0 = QC1L67;
XC3_q_b[4]_PORT_B_data_out = MEMORY(XC3_q_b[4]_PORT_A_data_in_reg, , XC3_q_b[4]_PORT_A_address_reg, XC3_q_b[4]_PORT_B_address_reg, XC3_q_b[4]_PORT_A_write_enable_reg, , , XC3_q_b[4]_PORT_B_read_enable_reg, , , XC3_q_b[4]_clock_0, XC3_q_b[4]_clock_1, XC3_q_b[4]_clock_enable_0, , , , , );
XC3_q_b[4] = XC3_q_b[4]_PORT_B_data_out[0];


--XC4_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[4]_PORT_A_data_in = HF1_d_writedata[4];
XC4_q_b[4]_PORT_A_data_in_reg = DFFE(XC4_q_b[4]_PORT_A_data_in, XC4_q_b[4]_clock_0, , , );
XC4_q_b[4]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[4]_PORT_A_address_reg = DFFE(XC4_q_b[4]_PORT_A_address, XC4_q_b[4]_clock_0, , , );
XC4_q_b[4]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[4]_PORT_B_address_reg = DFFE(XC4_q_b[4]_PORT_B_address, XC4_q_b[4]_clock_1, , , );
XC4_q_b[4]_PORT_A_write_enable = QC1L69;
XC4_q_b[4]_PORT_A_write_enable_reg = DFFE(XC4_q_b[4]_PORT_A_write_enable, XC4_q_b[4]_clock_0, , , );
XC4_q_b[4]_PORT_B_read_enable = VCC;
XC4_q_b[4]_PORT_B_read_enable_reg = DFFE(XC4_q_b[4]_PORT_B_read_enable, XC4_q_b[4]_clock_1, , , );
XC4_q_b[4]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[4]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[4]_clock_enable_0 = QC1L69;
XC4_q_b[4]_PORT_B_data_out = MEMORY(XC4_q_b[4]_PORT_A_data_in_reg, , XC4_q_b[4]_PORT_A_address_reg, XC4_q_b[4]_PORT_B_address_reg, XC4_q_b[4]_PORT_A_write_enable_reg, , , XC4_q_b[4]_PORT_B_read_enable_reg, , , XC4_q_b[4]_clock_0, XC4_q_b[4]_clock_1, XC4_q_b[4]_clock_enable_0, , , , , );
XC4_q_b[4] = XC4_q_b[4]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[3]
--register power-up is low

QC1_data_out_shift_reg[3] = DFFEAS(QC1L102, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DD1_shiftreg_mask[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]
--register power-up is low

DD1_shiftreg_mask[15] = DFFEAS(DD1L138, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[3]_PORT_A_data_in = HF1_d_writedata[3];
XC3_q_b[3]_PORT_A_data_in_reg = DFFE(XC3_q_b[3]_PORT_A_data_in, XC3_q_b[3]_clock_0, , , );
XC3_q_b[3]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[3]_PORT_A_address_reg = DFFE(XC3_q_b[3]_PORT_A_address, XC3_q_b[3]_clock_0, , , );
XC3_q_b[3]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[3]_PORT_B_address_reg = DFFE(XC3_q_b[3]_PORT_B_address, XC3_q_b[3]_clock_1, , , );
XC3_q_b[3]_PORT_A_write_enable = QC1L67;
XC3_q_b[3]_PORT_A_write_enable_reg = DFFE(XC3_q_b[3]_PORT_A_write_enable, XC3_q_b[3]_clock_0, , , );
XC3_q_b[3]_PORT_B_read_enable = VCC;
XC3_q_b[3]_PORT_B_read_enable_reg = DFFE(XC3_q_b[3]_PORT_B_read_enable, XC3_q_b[3]_clock_1, , , );
XC3_q_b[3]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[3]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[3]_clock_enable_0 = QC1L67;
XC3_q_b[3]_PORT_B_data_out = MEMORY(XC3_q_b[3]_PORT_A_data_in_reg, , XC3_q_b[3]_PORT_A_address_reg, XC3_q_b[3]_PORT_B_address_reg, XC3_q_b[3]_PORT_A_write_enable_reg, , , XC3_q_b[3]_PORT_B_read_enable_reg, , , XC3_q_b[3]_clock_0, XC3_q_b[3]_clock_1, XC3_q_b[3]_clock_enable_0, , , , , );
XC3_q_b[3] = XC3_q_b[3]_PORT_B_data_out[0];


--XC4_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[3]_PORT_A_data_in = HF1_d_writedata[3];
XC4_q_b[3]_PORT_A_data_in_reg = DFFE(XC4_q_b[3]_PORT_A_data_in, XC4_q_b[3]_clock_0, , , );
XC4_q_b[3]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[3]_PORT_A_address_reg = DFFE(XC4_q_b[3]_PORT_A_address, XC4_q_b[3]_clock_0, , , );
XC4_q_b[3]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[3]_PORT_B_address_reg = DFFE(XC4_q_b[3]_PORT_B_address, XC4_q_b[3]_clock_1, , , );
XC4_q_b[3]_PORT_A_write_enable = QC1L69;
XC4_q_b[3]_PORT_A_write_enable_reg = DFFE(XC4_q_b[3]_PORT_A_write_enable, XC4_q_b[3]_clock_0, , , );
XC4_q_b[3]_PORT_B_read_enable = VCC;
XC4_q_b[3]_PORT_B_read_enable_reg = DFFE(XC4_q_b[3]_PORT_B_read_enable, XC4_q_b[3]_clock_1, , , );
XC4_q_b[3]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[3]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[3]_clock_enable_0 = QC1L69;
XC4_q_b[3]_PORT_B_data_out = MEMORY(XC4_q_b[3]_PORT_A_data_in_reg, , XC4_q_b[3]_PORT_A_address_reg, XC4_q_b[3]_PORT_B_address_reg, XC4_q_b[3]_PORT_A_write_enable_reg, , , XC4_q_b[3]_PORT_B_read_enable_reg, , , XC4_q_b[3]_clock_0, XC4_q_b[3]_clock_1, XC4_q_b[3]_clock_enable_0, , , , , );
XC4_q_b[3] = XC4_q_b[3]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[2]
--register power-up is low

QC1_data_out_shift_reg[2] = DFFEAS(QC1L103, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DD1_shiftreg_mask[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]
--register power-up is low

DD1_shiftreg_mask[14] = DFFEAS(DD1L139, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[2]_PORT_A_data_in = HF1_d_writedata[2];
XC3_q_b[2]_PORT_A_data_in_reg = DFFE(XC3_q_b[2]_PORT_A_data_in, XC3_q_b[2]_clock_0, , , );
XC3_q_b[2]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[2]_PORT_A_address_reg = DFFE(XC3_q_b[2]_PORT_A_address, XC3_q_b[2]_clock_0, , , );
XC3_q_b[2]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[2]_PORT_B_address_reg = DFFE(XC3_q_b[2]_PORT_B_address, XC3_q_b[2]_clock_1, , , );
XC3_q_b[2]_PORT_A_write_enable = QC1L67;
XC3_q_b[2]_PORT_A_write_enable_reg = DFFE(XC3_q_b[2]_PORT_A_write_enable, XC3_q_b[2]_clock_0, , , );
XC3_q_b[2]_PORT_B_read_enable = VCC;
XC3_q_b[2]_PORT_B_read_enable_reg = DFFE(XC3_q_b[2]_PORT_B_read_enable, XC3_q_b[2]_clock_1, , , );
XC3_q_b[2]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[2]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[2]_clock_enable_0 = QC1L67;
XC3_q_b[2]_PORT_B_data_out = MEMORY(XC3_q_b[2]_PORT_A_data_in_reg, , XC3_q_b[2]_PORT_A_address_reg, XC3_q_b[2]_PORT_B_address_reg, XC3_q_b[2]_PORT_A_write_enable_reg, , , XC3_q_b[2]_PORT_B_read_enable_reg, , , XC3_q_b[2]_clock_0, XC3_q_b[2]_clock_1, XC3_q_b[2]_clock_enable_0, , , , , );
XC3_q_b[2] = XC3_q_b[2]_PORT_B_data_out[0];


--XC4_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[2]_PORT_A_data_in = HF1_d_writedata[2];
XC4_q_b[2]_PORT_A_data_in_reg = DFFE(XC4_q_b[2]_PORT_A_data_in, XC4_q_b[2]_clock_0, , , );
XC4_q_b[2]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[2]_PORT_A_address_reg = DFFE(XC4_q_b[2]_PORT_A_address, XC4_q_b[2]_clock_0, , , );
XC4_q_b[2]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[2]_PORT_B_address_reg = DFFE(XC4_q_b[2]_PORT_B_address, XC4_q_b[2]_clock_1, , , );
XC4_q_b[2]_PORT_A_write_enable = QC1L69;
XC4_q_b[2]_PORT_A_write_enable_reg = DFFE(XC4_q_b[2]_PORT_A_write_enable, XC4_q_b[2]_clock_0, , , );
XC4_q_b[2]_PORT_B_read_enable = VCC;
XC4_q_b[2]_PORT_B_read_enable_reg = DFFE(XC4_q_b[2]_PORT_B_read_enable, XC4_q_b[2]_clock_1, , , );
XC4_q_b[2]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[2]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[2]_clock_enable_0 = QC1L69;
XC4_q_b[2]_PORT_B_data_out = MEMORY(XC4_q_b[2]_PORT_A_data_in_reg, , XC4_q_b[2]_PORT_A_address_reg, XC4_q_b[2]_PORT_B_address_reg, XC4_q_b[2]_PORT_A_write_enable_reg, , , XC4_q_b[2]_PORT_B_read_enable_reg, , , XC4_q_b[2]_clock_0, XC4_q_b[2]_clock_1, XC4_q_b[2]_clock_enable_0, , , , , );
XC4_q_b[2] = XC4_q_b[2]_PORT_B_data_out[0];


--QC1_data_out_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1]
--register power-up is low

QC1_data_out_shift_reg[1] = DFFEAS(QC1L104, UG1_outclk_wire[0],  ,  , QC1L88,  ,  , QC1L86,  );


--DD1_shiftreg_mask[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13]
--register power-up is low

DD1_shiftreg_mask[13] = DFFEAS(DD1L140, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[1]_PORT_A_data_in = HF1_d_writedata[1];
XC3_q_b[1]_PORT_A_data_in_reg = DFFE(XC3_q_b[1]_PORT_A_data_in, XC3_q_b[1]_clock_0, , , );
XC3_q_b[1]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[1]_PORT_A_address_reg = DFFE(XC3_q_b[1]_PORT_A_address, XC3_q_b[1]_clock_0, , , );
XC3_q_b[1]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[1]_PORT_B_address_reg = DFFE(XC3_q_b[1]_PORT_B_address, XC3_q_b[1]_clock_1, , , );
XC3_q_b[1]_PORT_A_write_enable = QC1L67;
XC3_q_b[1]_PORT_A_write_enable_reg = DFFE(XC3_q_b[1]_PORT_A_write_enable, XC3_q_b[1]_clock_0, , , );
XC3_q_b[1]_PORT_B_read_enable = VCC;
XC3_q_b[1]_PORT_B_read_enable_reg = DFFE(XC3_q_b[1]_PORT_B_read_enable, XC3_q_b[1]_clock_1, , , );
XC3_q_b[1]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[1]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[1]_clock_enable_0 = QC1L67;
XC3_q_b[1]_PORT_B_data_out = MEMORY(XC3_q_b[1]_PORT_A_data_in_reg, , XC3_q_b[1]_PORT_A_address_reg, XC3_q_b[1]_PORT_B_address_reg, XC3_q_b[1]_PORT_A_write_enable_reg, , , XC3_q_b[1]_PORT_B_read_enable_reg, , , XC3_q_b[1]_clock_0, XC3_q_b[1]_clock_1, XC3_q_b[1]_clock_enable_0, , , , , );
XC3_q_b[1] = XC3_q_b[1]_PORT_B_data_out[0];


--XC4_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[1]_PORT_A_data_in = HF1_d_writedata[1];
XC4_q_b[1]_PORT_A_data_in_reg = DFFE(XC4_q_b[1]_PORT_A_data_in, XC4_q_b[1]_clock_0, , , );
XC4_q_b[1]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[1]_PORT_A_address_reg = DFFE(XC4_q_b[1]_PORT_A_address, XC4_q_b[1]_clock_0, , , );
XC4_q_b[1]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[1]_PORT_B_address_reg = DFFE(XC4_q_b[1]_PORT_B_address, XC4_q_b[1]_clock_1, , , );
XC4_q_b[1]_PORT_A_write_enable = QC1L69;
XC4_q_b[1]_PORT_A_write_enable_reg = DFFE(XC4_q_b[1]_PORT_A_write_enable, XC4_q_b[1]_clock_0, , , );
XC4_q_b[1]_PORT_B_read_enable = VCC;
XC4_q_b[1]_PORT_B_read_enable_reg = DFFE(XC4_q_b[1]_PORT_B_read_enable, XC4_q_b[1]_clock_1, , , );
XC4_q_b[1]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[1]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[1]_clock_enable_0 = QC1L69;
XC4_q_b[1]_PORT_B_data_out = MEMORY(XC4_q_b[1]_PORT_A_data_in_reg, , XC4_q_b[1]_PORT_A_address_reg, XC4_q_b[1]_PORT_B_address_reg, XC4_q_b[1]_PORT_A_write_enable_reg, , , XC4_q_b[1]_PORT_B_read_enable_reg, , , XC4_q_b[1]_clock_0, XC4_q_b[1]_clock_1, XC4_q_b[1]_clock_enable_0, , , , , );
XC4_q_b[1] = XC4_q_b[1]_PORT_B_data_out[0];


--DD1_shiftreg_mask[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12]
--register power-up is low

DD1_shiftreg_mask[12] = DFFEAS(DD1L141, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--XC3_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC3_q_b[0]_PORT_A_data_in = HF1_d_writedata[0];
XC3_q_b[0]_PORT_A_data_in_reg = DFFE(XC3_q_b[0]_PORT_A_data_in, XC3_q_b[0]_clock_0, , , );
XC3_q_b[0]_PORT_A_address = BUS(AD3_counter_reg_bit[0], AD3_counter_reg_bit[1], AD3_counter_reg_bit[2], AD3_counter_reg_bit[3], AD3_counter_reg_bit[4], AD3_counter_reg_bit[5], AD3_counter_reg_bit[6]);
XC3_q_b[0]_PORT_A_address_reg = DFFE(XC3_q_b[0]_PORT_A_address, XC3_q_b[0]_clock_0, , , );
XC3_q_b[0]_PORT_B_address = BUS(VC3L22, VC3L23, VC3L24, VC3L25, VC3L26, VC3L27, VC3L28);
XC3_q_b[0]_PORT_B_address_reg = DFFE(XC3_q_b[0]_PORT_B_address, XC3_q_b[0]_clock_1, , , );
XC3_q_b[0]_PORT_A_write_enable = QC1L67;
XC3_q_b[0]_PORT_A_write_enable_reg = DFFE(XC3_q_b[0]_PORT_A_write_enable, XC3_q_b[0]_clock_0, , , );
XC3_q_b[0]_PORT_B_read_enable = VCC;
XC3_q_b[0]_PORT_B_read_enable_reg = DFFE(XC3_q_b[0]_PORT_B_read_enable, XC3_q_b[0]_clock_1, , , );
XC3_q_b[0]_clock_0 = UG1_outclk_wire[0];
XC3_q_b[0]_clock_1 = UG1_outclk_wire[0];
XC3_q_b[0]_clock_enable_0 = QC1L67;
XC3_q_b[0]_PORT_B_data_out = MEMORY(XC3_q_b[0]_PORT_A_data_in_reg, , XC3_q_b[0]_PORT_A_address_reg, XC3_q_b[0]_PORT_B_address_reg, XC3_q_b[0]_PORT_A_write_enable_reg, , , XC3_q_b[0]_PORT_B_read_enable_reg, , , XC3_q_b[0]_clock_0, XC3_q_b[0]_clock_1, XC3_q_b[0]_clock_enable_0, , , , , );
XC3_q_b[0] = XC3_q_b[0]_PORT_B_data_out[0];


--XC4_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC4_q_b[0]_PORT_A_data_in = HF1_d_writedata[0];
XC4_q_b[0]_PORT_A_data_in_reg = DFFE(XC4_q_b[0]_PORT_A_data_in, XC4_q_b[0]_clock_0, , , );
XC4_q_b[0]_PORT_A_address = BUS(AD4_counter_reg_bit[0], AD4_counter_reg_bit[1], AD4_counter_reg_bit[2], AD4_counter_reg_bit[3], AD4_counter_reg_bit[4], AD4_counter_reg_bit[5], AD4_counter_reg_bit[6]);
XC4_q_b[0]_PORT_A_address_reg = DFFE(XC4_q_b[0]_PORT_A_address, XC4_q_b[0]_clock_0, , , );
XC4_q_b[0]_PORT_B_address = BUS(VC4L22, VC4L23, VC4L24, VC4L25, VC4L26, VC4L27, VC4L28);
XC4_q_b[0]_PORT_B_address_reg = DFFE(XC4_q_b[0]_PORT_B_address, XC4_q_b[0]_clock_1, , , );
XC4_q_b[0]_PORT_A_write_enable = QC1L69;
XC4_q_b[0]_PORT_A_write_enable_reg = DFFE(XC4_q_b[0]_PORT_A_write_enable, XC4_q_b[0]_clock_0, , , );
XC4_q_b[0]_PORT_B_read_enable = VCC;
XC4_q_b[0]_PORT_B_read_enable_reg = DFFE(XC4_q_b[0]_PORT_B_read_enable, XC4_q_b[0]_clock_1, , , );
XC4_q_b[0]_clock_0 = UG1_outclk_wire[0];
XC4_q_b[0]_clock_1 = UG1_outclk_wire[0];
XC4_q_b[0]_clock_enable_0 = QC1L69;
XC4_q_b[0]_PORT_B_data_out = MEMORY(XC4_q_b[0]_PORT_A_data_in_reg, , XC4_q_b[0]_PORT_A_address_reg, XC4_q_b[0]_PORT_B_address_reg, XC4_q_b[0]_PORT_A_write_enable_reg, , , XC4_q_b[0]_PORT_B_read_enable_reg, , , XC4_q_b[0]_clock_0, XC4_q_b[0]_clock_1, XC4_q_b[0]_clock_enable_0, , , , , );
XC4_q_b[0] = XC4_q_b[0]_PORT_B_data_out[0];


--DD1_shiftreg_mask[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11]
--register power-up is low

DD1_shiftreg_mask[11] = DFFEAS(DD1L142, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10]
--register power-up is low

DD1_shiftreg_mask[10] = DFFEAS(DD1L143, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[9]
--register power-up is low

DD1_shiftreg_mask[9] = DFFEAS(DD1L144, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8]
--register power-up is low

DD1_shiftreg_mask[8] = DFFEAS(DD1L145, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[7]
--register power-up is low

DD1_shiftreg_mask[7] = DFFEAS(DD1L146, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6]
--register power-up is low

DD1_shiftreg_mask[6] = DFFEAS(DD1L147, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]
--register power-up is low

DD1_shiftreg_mask[5] = DFFEAS(DD1L148, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4]
--register power-up is low

DD1_shiftreg_mask[4] = DFFEAS(DD1L149, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[3]
--register power-up is low

DD1_shiftreg_mask[3] = DFFEAS(DD1L150, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2]
--register power-up is low

DD1_shiftreg_mask[2] = DFFEAS(DD1L151, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--DD1_shiftreg_mask[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1]
--register power-up is low

DD1_shiftreg_mask[1] = DFFEAS(DD1L152, UG1_outclk_wire[0],  ,  , DD1L115,  ,  , YB1_internal_reset,  );


--QC1L105 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~18
QC1L105 = ( !QC1L121 & ( (XB1L8 & ((!QC1_read_left_channel & (QC1_data_out_shift_reg[0] & (QC1L87))) # (QC1_read_left_channel & (((XC3_q_b[0])))))) ) ) # ( QC1L121 & ( ((XB1L8 & ((!QC1_read_left_channel & (XC4_q_b[0])) # (QC1_read_left_channel & ((XC3_q_b[0])))))) ) );


--AG1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
AG1L96 = ( !AG1_jtag_ram_rd_d1 & ( (!CG1_take_action_ocimem_b & (!AG1_MonAReg[3] & (AG1_MonAReg[4] & (!AG1_MonAReg[2])))) # (CG1_take_action_ocimem_b & ((((CG1_jdo[32]))))) ) ) # ( AG1_jtag_ram_rd_d1 & ( (((!CG1_take_action_ocimem_b & (MG1_q_a[29])) # (CG1_take_action_ocimem_b & ((CG1_jdo[32]))))) ) );


--AG1L100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
AG1L100 = ( !AG1_jtag_ram_rd_d1 & ( (!CG1_take_action_ocimem_b & (!AG1_MonAReg[3] & (!AG1_MonAReg[4] & (!AG1_MonAReg[2])))) # (CG1_take_action_ocimem_b & ((((CG1_jdo[8]))))) ) ) # ( AG1_jtag_ram_rd_d1 & ( (((!CG1_take_action_ocimem_b & (MG1_q_a[5])) # (CG1_take_action_ocimem_b & ((CG1_jdo[8]))))) ) );


--AG1L104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23
AG1L104 = ( !AG1_jtag_ram_rd_d1 & ( (!CG1_take_action_ocimem_b & (AG1_MonAReg[3] & (!AG1_MonAReg[4] & (!AG1_MonAReg[2])))) # (CG1_take_action_ocimem_b & ((((CG1_jdo[21]))))) ) ) # ( AG1_jtag_ram_rd_d1 & ( (((!CG1_take_action_ocimem_b & (MG1_q_a[18])) # (CG1_take_action_ocimem_b & ((CG1_jdo[21]))))) ) );


--YB1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~16
YB1L90 = ( !HF1_W_alu_result[3] & ( ((!HF1_W_alu_result[2] & (((YB1_control_reg[1])))) # (HF1_W_alu_result[2] & (BD1_auto_init_complete & ((!YB1_start_external_transfer))))) ) ) # ( HF1_W_alu_result[3] & ( (((!HF1_W_alu_result[2] & ((YB1_address_reg[1]))) # (HF1_W_alu_result[2] & (DD1_shiftreg_data[2])))) ) );


--ND1L45 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
ND1L45 = AMPP_FUNCTION(!A1L151, !A1L161, !A1L154, !A1L156, !ND1_state, !A1L159, !A1L152);


--HF1L814 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
HF1L814 = ( !HF1_D_iw[14] & ( (!HF1_D_iw[13] & (HF1_D_iw[12] & (!HF1_D_iw[16] & (!HF1_D_iw[11] & HF1L588)))) ) ) # ( HF1_D_iw[14] & ( (!HF1_D_iw[13] & (HF1_D_iw[12] & (HF1_D_iw[15] & (!HF1_D_iw[11] & HF1L588)))) ) );


--HF1L1031 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
HF1L1031 = ( !HF1_av_ld_waiting_for_data & ( (HF1_E_new_inst & (((HF1_R_ctrl_ld)))) ) ) # ( HF1_av_ld_waiting_for_data & ( ((!HF1_d_read) # ((SE1L3 & (!HE2L35 & !HE1L36)))) ) );


--DC1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~4
DC1L119 = ( !DC1_refresh_request & ( (!DC1_m_state.000000001) # ((((!DC1L318 & DC1_m_state.100000000)) # (DC1_m_state.000010000)) # (DC1L116)) ) ) # ( DC1_refresh_request & ( ((((!DC1L128 & DC1_m_state.000010000)) # (DC1L116))) ) );


--HF1L876 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
HF1L876 = ( !HF1_R_ctrl_rd_ctl_reg & ( (!HF1_R_ctrl_ld & (((!HF1_R_ctrl_br_cmp & ((HF1_W_alu_result[0]))) # (HF1_R_ctrl_br_cmp & (HF1_W_cmp_result))))) # (HF1_R_ctrl_ld & (HF1_av_ld_byte0_data[0])) ) ) # ( HF1_R_ctrl_rd_ctl_reg & ( (!HF1_R_ctrl_ld & (((!HF1_R_ctrl_br_cmp & ((HF1_W_control_rd_data[0]))) # (HF1_R_ctrl_br_cmp & (HF1_W_cmp_result))))) # (HF1_R_ctrl_ld & (HF1_av_ld_byte0_data[0])) ) );


--CE1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
CE1L5 = ( !LE1L3 & ( ((XD9L4 & (HE4_count[0] & (!LE1L21 & !LE1L20)))) ) ) # ( LE1L3 & ( (XE2L1 & (((CE1L10 & (!LE1L21 & !LE1L20))))) ) );


--XD9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~0
XD9L4 = ( !HE4_use_reg & ( ((!YD9_mem_used[7] & ((!GF1L1) # ((!HF1_d_byteenable[0] & !HF1_d_byteenable[1]))))) ) ) # ( HE4_use_reg & ( ((!YD9_mem_used[7] & ((!GF1L1) # ((!HE4_byteen_reg[0] & !HE4_byteen_reg[1]))))) ) );


--DC1L338 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~9
DC1L338 = ( !GF1_rd_address & ( (DC1L333 & (DC1L332 & (DC1L330 & (!GF1_entry_0[42] $ (DC1_active_addr[24]))))) ) ) # ( GF1_rd_address & ( (DC1L333 & (DC1L332 & (DC1L330 & (!GF1_entry_1[42] $ (DC1_active_addr[24]))))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--DRAM_CLK is DRAM_CLK
DRAM_CLK = OUTPUT(UG1_outclk_wire[1]);


--DRAM_CKE is DRAM_CKE
DRAM_CKE = OUTPUT(A1L464);


--DRAM_ADDR[0] is DRAM_ADDR[0]
DRAM_ADDR[0] = OUTPUT(DC1_m_addr[0]);


--DRAM_ADDR[1] is DRAM_ADDR[1]
DRAM_ADDR[1] = OUTPUT(DC1_m_addr[1]);


--DRAM_ADDR[2] is DRAM_ADDR[2]
DRAM_ADDR[2] = OUTPUT(DC1_m_addr[2]);


--DRAM_ADDR[3] is DRAM_ADDR[3]
DRAM_ADDR[3] = OUTPUT(DC1_m_addr[3]);


--DRAM_ADDR[4] is DRAM_ADDR[4]
DRAM_ADDR[4] = OUTPUT(DC1_m_addr[4]);


--DRAM_ADDR[5] is DRAM_ADDR[5]
DRAM_ADDR[5] = OUTPUT(DC1_m_addr[5]);


--DRAM_ADDR[6] is DRAM_ADDR[6]
DRAM_ADDR[6] = OUTPUT(DC1_m_addr[6]);


--DRAM_ADDR[7] is DRAM_ADDR[7]
DRAM_ADDR[7] = OUTPUT(DC1_m_addr[7]);


--DRAM_ADDR[8] is DRAM_ADDR[8]
DRAM_ADDR[8] = OUTPUT(DC1_m_addr[8]);


--DRAM_ADDR[9] is DRAM_ADDR[9]
DRAM_ADDR[9] = OUTPUT(DC1_m_addr[9]);


--DRAM_ADDR[10] is DRAM_ADDR[10]
DRAM_ADDR[10] = OUTPUT(DC1_m_addr[10]);


--DRAM_ADDR[11] is DRAM_ADDR[11]
DRAM_ADDR[11] = OUTPUT(DC1_m_addr[11]);


--DRAM_ADDR[12] is DRAM_ADDR[12]
DRAM_ADDR[12] = OUTPUT(DC1_m_addr[12]);


--DRAM_BA[0] is DRAM_BA[0]
DRAM_BA[0] = OUTPUT(DC1_m_bank[0]);


--DRAM_BA[1] is DRAM_BA[1]
DRAM_BA[1] = OUTPUT(DC1_m_bank[1]);


--DRAM_CS_N is DRAM_CS_N
DRAM_CS_N = OUTPUT(DC1L288);


--DRAM_CAS_N is DRAM_CAS_N
DRAM_CAS_N = OUTPUT(DC1L284);


--DRAM_RAS_N is DRAM_RAS_N
DRAM_RAS_N = OUTPUT(DC1L286);


--DRAM_WE_N is DRAM_WE_N
DRAM_WE_N = OUTPUT(DC1L282);


--DRAM_UDQM is DRAM_UDQM
DRAM_UDQM = OUTPUT(DC1_m_dqm[1]);


--DRAM_LDQM is DRAM_LDQM
DRAM_LDQM = OUTPUT(DC1_m_dqm[0]);


--AUD_DACDAT is AUD_DACDAT
AUD_DACDAT = OUTPUT(QC1_serial_audio_out_data);


--AUD_XCK is AUD_XCK
AUD_XCK = OUTPUT(count[1]);


--FPGA_I2C_SCLK is FPGA_I2C_SCLK
FPGA_I2C_SCLK = OUTPUT(DD1L31);


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(A1L463);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(A1L464);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(A1L463);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(A1L464);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(A1L463);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(A1L464);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(A1L463);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(A1L464);


--A1L203 is pre_syn.bp.NiosII_filter_0_address
A1L203 = OUTPUT(HE3L46);


--A1L204 is pre_syn.bp.NiosII_filter_0_coefs_0__0_
A1L204 = OUTPUT(ZB1L513);


--A1L213 is pre_syn.bp.NiosII_filter_0_coefs_0__10_
A1L213 = OUTPUT(ZB1L517);


--A1L214 is pre_syn.bp.NiosII_filter_0_coefs_0__11_
A1L214 = OUTPUT(ZB1L517);


--A1L215 is pre_syn.bp.NiosII_filter_0_coefs_0__12_
A1L215 = OUTPUT(ZB1L517);


--A1L216 is pre_syn.bp.NiosII_filter_0_coefs_0__13_
A1L216 = OUTPUT(ZB1L517);


--A1L217 is pre_syn.bp.NiosII_filter_0_coefs_0__14_
A1L217 = OUTPUT(ZB1L517);


--A1L205 is pre_syn.bp.NiosII_filter_0_coefs_0__1_
A1L205 = OUTPUT(ZB1L515);


--A1L206 is pre_syn.bp.NiosII_filter_0_coefs_0__2_
A1L206 = OUTPUT(ZB1L515);


--A1L207 is pre_syn.bp.NiosII_filter_0_coefs_0__3_
A1L207 = OUTPUT(ZB1L515);


--A1L208 is pre_syn.bp.NiosII_filter_0_coefs_0__5_
A1L208 = OUTPUT(ZB1L515);


--A1L209 is pre_syn.bp.NiosII_filter_0_coefs_0__6_
A1L209 = OUTPUT(ZB1L513);


--A1L210 is pre_syn.bp.NiosII_filter_0_coefs_0__7_
A1L210 = OUTPUT(ZB1L517);


--A1L211 is pre_syn.bp.NiosII_filter_0_coefs_0__8_
A1L211 = OUTPUT(ZB1L517);


--A1L212 is pre_syn.bp.NiosII_filter_0_coefs_0__9_
A1L212 = OUTPUT(ZB1L517);


--A1L318 is pre_syn.bp.NiosII_filter_0_coefs_10__0_
A1L318 = OUTPUT(ZB1L516);


--A1L326 is pre_syn.bp.NiosII_filter_0_coefs_10__10_
A1L326 = OUTPUT(ZB1L518);


--A1L327 is pre_syn.bp.NiosII_filter_0_coefs_10__11_
A1L327 = OUTPUT(ZB1L516);


--A1L328 is pre_syn.bp.NiosII_filter_0_coefs_10__12_
A1L328 = OUTPUT(ZB1L514);


--A1L329 is pre_syn.bp.NiosII_filter_0_coefs_10__13_
A1L329 = OUTPUT(ZB1L514);


--A1L330 is pre_syn.bp.NiosII_filter_0_coefs_10__14_
A1L330 = OUTPUT(ZB1L514);


--A1L331 is pre_syn.bp.NiosII_filter_0_coefs_10__15_
A1L331 = OUTPUT(ZB1L514);


--A1L319 is pre_syn.bp.NiosII_filter_0_coefs_10__2_
A1L319 = OUTPUT(ZB1L514);


--A1L320 is pre_syn.bp.NiosII_filter_0_coefs_10__3_
A1L320 = OUTPUT(ZB1L514);


--A1L321 is pre_syn.bp.NiosII_filter_0_coefs_10__4_
A1L321 = OUTPUT(ZB1L516);


--A1L322 is pre_syn.bp.NiosII_filter_0_coefs_10__5_
A1L322 = OUTPUT(ZB1L514);


--A1L323 is pre_syn.bp.NiosII_filter_0_coefs_10__7_
A1L323 = OUTPUT(ZB1L514);


--A1L324 is pre_syn.bp.NiosII_filter_0_coefs_10__8_
A1L324 = OUTPUT(ZB1L514);


--A1L325 is pre_syn.bp.NiosII_filter_0_coefs_10__9_
A1L325 = OUTPUT(ZB1L516);


--A1L340 is pre_syn.bp.NiosII_filter_0_coefs_11__10_
A1L340 = OUTPUT(ZB1L514);


--A1L341 is pre_syn.bp.NiosII_filter_0_coefs_11__11_
A1L341 = OUTPUT(ZB1L516);


--A1L332 is pre_syn.bp.NiosII_filter_0_coefs_11__1_
A1L332 = OUTPUT(ZB1L514);


--A1L333 is pre_syn.bp.NiosII_filter_0_coefs_11__2_
A1L333 = OUTPUT(ZB1L516);


--A1L334 is pre_syn.bp.NiosII_filter_0_coefs_11__3_
A1L334 = OUTPUT(ZB1L516);


--A1L335 is pre_syn.bp.NiosII_filter_0_coefs_11__4_
A1L335 = OUTPUT(ZB1L514);


--A1L336 is pre_syn.bp.NiosII_filter_0_coefs_11__5_
A1L336 = OUTPUT(ZB1L518);


--A1L337 is pre_syn.bp.NiosII_filter_0_coefs_11__7_
A1L337 = OUTPUT(ZB1L518);


--A1L338 is pre_syn.bp.NiosII_filter_0_coefs_11__8_
A1L338 = OUTPUT(ZB1L514);


--A1L339 is pre_syn.bp.NiosII_filter_0_coefs_11__9_
A1L339 = OUTPUT(ZB1L516);


--A1L349 is pre_syn.bp.NiosII_filter_0_coefs_12__10_
A1L349 = OUTPUT(ZB1L518);


--A1L342 is pre_syn.bp.NiosII_filter_0_coefs_12__1_
A1L342 = OUTPUT(ZB1L518);


--A1L343 is pre_syn.bp.NiosII_filter_0_coefs_12__2_
A1L343 = OUTPUT(ZB1L514);


--A1L344 is pre_syn.bp.NiosII_filter_0_coefs_12__3_
A1L344 = OUTPUT(ZB1L516);


--A1L345 is pre_syn.bp.NiosII_filter_0_coefs_12__4_
A1L345 = OUTPUT(ZB1L518);


--A1L346 is pre_syn.bp.NiosII_filter_0_coefs_12__5_
A1L346 = OUTPUT(ZB1L514);


--A1L347 is pre_syn.bp.NiosII_filter_0_coefs_12__8_
A1L347 = OUTPUT(ZB1L518);


--A1L348 is pre_syn.bp.NiosII_filter_0_coefs_12__9_
A1L348 = OUTPUT(ZB1L516);


--A1L351 is pre_syn.bp.NiosII_filter_0_coefs_13__10_
A1L351 = OUTPUT(ZB1L516);


--A1L350 is pre_syn.bp.NiosII_filter_0_coefs_13__3_
A1L350 = OUTPUT(ZB1L516);


--A1L352 is pre_syn.bp.NiosII_filter_0_coefs_14__0_
A1L352 = OUTPUT(ZB1L516);


--A1L362 is pre_syn.bp.NiosII_filter_0_coefs_14__10_
A1L362 = OUTPUT(ZB1L514);


--A1L363 is pre_syn.bp.NiosII_filter_0_coefs_14__11_
A1L363 = OUTPUT(ZB1L514);


--A1L364 is pre_syn.bp.NiosII_filter_0_coefs_14__12_
A1L364 = OUTPUT(ZB1L514);


--A1L365 is pre_syn.bp.NiosII_filter_0_coefs_14__13_
A1L365 = OUTPUT(ZB1L514);


--A1L366 is pre_syn.bp.NiosII_filter_0_coefs_14__14_
A1L366 = OUTPUT(ZB1L514);


--A1L367 is pre_syn.bp.NiosII_filter_0_coefs_14__15_
A1L367 = OUTPUT(ZB1L514);


--A1L353 is pre_syn.bp.NiosII_filter_0_coefs_14__1_
A1L353 = OUTPUT(ZB1L514);


--A1L354 is pre_syn.bp.NiosII_filter_0_coefs_14__2_
A1L354 = OUTPUT(ZB1L514);


--A1L355 is pre_syn.bp.NiosII_filter_0_coefs_14__3_
A1L355 = OUTPUT(ZB1L514);


--A1L356 is pre_syn.bp.NiosII_filter_0_coefs_14__4_
A1L356 = OUTPUT(ZB1L514);


--A1L357 is pre_syn.bp.NiosII_filter_0_coefs_14__5_
A1L357 = OUTPUT(ZB1L516);


--A1L358 is pre_syn.bp.NiosII_filter_0_coefs_14__6_
A1L358 = OUTPUT(ZB1L516);


--A1L359 is pre_syn.bp.NiosII_filter_0_coefs_14__7_
A1L359 = OUTPUT(ZB1L518);


--A1L360 is pre_syn.bp.NiosII_filter_0_coefs_14__8_
A1L360 = OUTPUT(ZB1L516);


--A1L361 is pre_syn.bp.NiosII_filter_0_coefs_14__9_
A1L361 = OUTPUT(ZB1L514);


--A1L375 is pre_syn.bp.NiosII_filter_0_coefs_15__10_
A1L375 = OUTPUT(ZB1L514);


--A1L376 is pre_syn.bp.NiosII_filter_0_coefs_15__11_
A1L376 = OUTPUT(ZB1L514);


--A1L377 is pre_syn.bp.NiosII_filter_0_coefs_15__12_
A1L377 = OUTPUT(ZB1L514);


--A1L378 is pre_syn.bp.NiosII_filter_0_coefs_15__13_
A1L378 = OUTPUT(ZB1L514);


--A1L379 is pre_syn.bp.NiosII_filter_0_coefs_15__14_
A1L379 = OUTPUT(ZB1L514);


--A1L380 is pre_syn.bp.NiosII_filter_0_coefs_15__15_
A1L380 = OUTPUT(ZB1L514);


--A1L368 is pre_syn.bp.NiosII_filter_0_coefs_15__1_
A1L368 = OUTPUT(ZB1L518);


--A1L369 is pre_syn.bp.NiosII_filter_0_coefs_15__3_
A1L369 = OUTPUT(ZB1L518);


--A1L370 is pre_syn.bp.NiosII_filter_0_coefs_15__4_
A1L370 = OUTPUT(ZB1L518);


--A1L371 is pre_syn.bp.NiosII_filter_0_coefs_15__5_
A1L371 = OUTPUT(ZB1L516);


--A1L372 is pre_syn.bp.NiosII_filter_0_coefs_15__7_
A1L372 = OUTPUT(ZB1L518);


--A1L373 is pre_syn.bp.NiosII_filter_0_coefs_15__8_
A1L373 = OUTPUT(ZB1L514);


--A1L374 is pre_syn.bp.NiosII_filter_0_coefs_15__9_
A1L374 = OUTPUT(ZB1L514);


--A1L381 is pre_syn.bp.NiosII_filter_0_coefs_16__0_
A1L381 = OUTPUT(ZB1L516);


--A1L382 is pre_syn.bp.NiosII_filter_0_coefs_16__1_
A1L382 = OUTPUT(ZB1L514);


--A1L383 is pre_syn.bp.NiosII_filter_0_coefs_16__2_
A1L383 = OUTPUT(ZB1L514);


--A1L384 is pre_syn.bp.NiosII_filter_0_coefs_16__3_
A1L384 = OUTPUT(ZB1L514);


--A1L385 is pre_syn.bp.NiosII_filter_0_coefs_16__4_
A1L385 = OUTPUT(ZB1L518);


--A1L386 is pre_syn.bp.NiosII_filter_0_coefs_16__5_
A1L386 = OUTPUT(ZB1L514);


--A1L387 is pre_syn.bp.NiosII_filter_0_coefs_16__6_
A1L387 = OUTPUT(ZB1L516);


--A1L225 is pre_syn.bp.NiosII_filter_0_coefs_1__10_
A1L225 = OUTPUT(ZB1L514);


--A1L226 is pre_syn.bp.NiosII_filter_0_coefs_1__11_
A1L226 = OUTPUT(ZB1L514);


--A1L227 is pre_syn.bp.NiosII_filter_0_coefs_1__12_
A1L227 = OUTPUT(ZB1L514);


--A1L228 is pre_syn.bp.NiosII_filter_0_coefs_1__13_
A1L228 = OUTPUT(ZB1L514);


--A1L229 is pre_syn.bp.NiosII_filter_0_coefs_1__14_
A1L229 = OUTPUT(ZB1L514);


--A1L230 is pre_syn.bp.NiosII_filter_0_coefs_1__15_
A1L230 = OUTPUT(ZB1L514);


--A1L218 is pre_syn.bp.NiosII_filter_0_coefs_1__1_
A1L218 = OUTPUT(ZB1L518);


--A1L219 is pre_syn.bp.NiosII_filter_0_coefs_1__3_
A1L219 = OUTPUT(ZB1L518);


--A1L220 is pre_syn.bp.NiosII_filter_0_coefs_1__4_
A1L220 = OUTPUT(ZB1L518);


--A1L221 is pre_syn.bp.NiosII_filter_0_coefs_1__5_
A1L221 = OUTPUT(ZB1L516);


--A1L222 is pre_syn.bp.NiosII_filter_0_coefs_1__7_
A1L222 = OUTPUT(ZB1L518);


--A1L223 is pre_syn.bp.NiosII_filter_0_coefs_1__8_
A1L223 = OUTPUT(ZB1L514);


--A1L224 is pre_syn.bp.NiosII_filter_0_coefs_1__9_
A1L224 = OUTPUT(ZB1L514);


--A1L231 is pre_syn.bp.NiosII_filter_0_coefs_2__0_
A1L231 = OUTPUT(ZB1L516);


--A1L241 is pre_syn.bp.NiosII_filter_0_coefs_2__10_
A1L241 = OUTPUT(ZB1L514);


--A1L242 is pre_syn.bp.NiosII_filter_0_coefs_2__11_
A1L242 = OUTPUT(ZB1L514);


--A1L243 is pre_syn.bp.NiosII_filter_0_coefs_2__12_
A1L243 = OUTPUT(ZB1L514);


--A1L244 is pre_syn.bp.NiosII_filter_0_coefs_2__13_
A1L244 = OUTPUT(ZB1L514);


--A1L245 is pre_syn.bp.NiosII_filter_0_coefs_2__14_
A1L245 = OUTPUT(ZB1L514);


--A1L246 is pre_syn.bp.NiosII_filter_0_coefs_2__15_
A1L246 = OUTPUT(ZB1L514);


--A1L232 is pre_syn.bp.NiosII_filter_0_coefs_2__1_
A1L232 = OUTPUT(ZB1L514);


--A1L233 is pre_syn.bp.NiosII_filter_0_coefs_2__2_
A1L233 = OUTPUT(ZB1L514);


--A1L234 is pre_syn.bp.NiosII_filter_0_coefs_2__3_
A1L234 = OUTPUT(ZB1L514);


--A1L235 is pre_syn.bp.NiosII_filter_0_coefs_2__4_
A1L235 = OUTPUT(ZB1L514);


--A1L236 is pre_syn.bp.NiosII_filter_0_coefs_2__5_
A1L236 = OUTPUT(ZB1L516);


--A1L237 is pre_syn.bp.NiosII_filter_0_coefs_2__6_
A1L237 = OUTPUT(ZB1L516);


--A1L238 is pre_syn.bp.NiosII_filter_0_coefs_2__7_
A1L238 = OUTPUT(ZB1L518);


--A1L239 is pre_syn.bp.NiosII_filter_0_coefs_2__8_
A1L239 = OUTPUT(ZB1L516);


--A1L240 is pre_syn.bp.NiosII_filter_0_coefs_2__9_
A1L240 = OUTPUT(ZB1L514);


--A1L248 is pre_syn.bp.NiosII_filter_0_coefs_3__10_
A1L248 = OUTPUT(ZB1L516);


--A1L247 is pre_syn.bp.NiosII_filter_0_coefs_3__3_
A1L247 = OUTPUT(ZB1L516);


--A1L256 is pre_syn.bp.NiosII_filter_0_coefs_4__10_
A1L256 = OUTPUT(ZB1L518);


--A1L249 is pre_syn.bp.NiosII_filter_0_coefs_4__1_
A1L249 = OUTPUT(ZB1L518);


--A1L250 is pre_syn.bp.NiosII_filter_0_coefs_4__2_
A1L250 = OUTPUT(ZB1L514);


--A1L251 is pre_syn.bp.NiosII_filter_0_coefs_4__3_
A1L251 = OUTPUT(ZB1L516);


--A1L252 is pre_syn.bp.NiosII_filter_0_coefs_4__4_
A1L252 = OUTPUT(ZB1L518);


--A1L253 is pre_syn.bp.NiosII_filter_0_coefs_4__5_
A1L253 = OUTPUT(ZB1L514);


--A1L254 is pre_syn.bp.NiosII_filter_0_coefs_4__8_
A1L254 = OUTPUT(ZB1L518);


--A1L255 is pre_syn.bp.NiosII_filter_0_coefs_4__9_
A1L255 = OUTPUT(ZB1L516);


--A1L265 is pre_syn.bp.NiosII_filter_0_coefs_5__10_
A1L265 = OUTPUT(ZB1L514);


--A1L266 is pre_syn.bp.NiosII_filter_0_coefs_5__11_
A1L266 = OUTPUT(ZB1L516);


--A1L257 is pre_syn.bp.NiosII_filter_0_coefs_5__1_
A1L257 = OUTPUT(ZB1L514);


--A1L258 is pre_syn.bp.NiosII_filter_0_coefs_5__2_
A1L258 = OUTPUT(ZB1L516);


--A1L259 is pre_syn.bp.NiosII_filter_0_coefs_5__3_
A1L259 = OUTPUT(ZB1L516);


--A1L260 is pre_syn.bp.NiosII_filter_0_coefs_5__4_
A1L260 = OUTPUT(ZB1L514);


--A1L261 is pre_syn.bp.NiosII_filter_0_coefs_5__5_
A1L261 = OUTPUT(ZB1L518);


--A1L262 is pre_syn.bp.NiosII_filter_0_coefs_5__7_
A1L262 = OUTPUT(ZB1L518);


--A1L263 is pre_syn.bp.NiosII_filter_0_coefs_5__8_
A1L263 = OUTPUT(ZB1L514);


--A1L264 is pre_syn.bp.NiosII_filter_0_coefs_5__9_
A1L264 = OUTPUT(ZB1L516);


--A1L267 is pre_syn.bp.NiosII_filter_0_coefs_6__0_
A1L267 = OUTPUT(ZB1L516);


--A1L275 is pre_syn.bp.NiosII_filter_0_coefs_6__10_
A1L275 = OUTPUT(ZB1L518);


--A1L276 is pre_syn.bp.NiosII_filter_0_coefs_6__11_
A1L276 = OUTPUT(ZB1L516);


--A1L277 is pre_syn.bp.NiosII_filter_0_coefs_6__12_
A1L277 = OUTPUT(ZB1L514);


--A1L278 is pre_syn.bp.NiosII_filter_0_coefs_6__13_
A1L278 = OUTPUT(ZB1L514);


--A1L279 is pre_syn.bp.NiosII_filter_0_coefs_6__14_
A1L279 = OUTPUT(ZB1L514);


--A1L280 is pre_syn.bp.NiosII_filter_0_coefs_6__15_
A1L280 = OUTPUT(ZB1L514);


--A1L268 is pre_syn.bp.NiosII_filter_0_coefs_6__2_
A1L268 = OUTPUT(ZB1L514);


--A1L269 is pre_syn.bp.NiosII_filter_0_coefs_6__3_
A1L269 = OUTPUT(ZB1L514);


--A1L270 is pre_syn.bp.NiosII_filter_0_coefs_6__4_
A1L270 = OUTPUT(ZB1L516);


--A1L271 is pre_syn.bp.NiosII_filter_0_coefs_6__5_
A1L271 = OUTPUT(ZB1L514);


--A1L272 is pre_syn.bp.NiosII_filter_0_coefs_6__7_
A1L272 = OUTPUT(ZB1L514);


--A1L273 is pre_syn.bp.NiosII_filter_0_coefs_6__8_
A1L273 = OUTPUT(ZB1L514);


--A1L274 is pre_syn.bp.NiosII_filter_0_coefs_6__9_
A1L274 = OUTPUT(ZB1L516);


--A1L281 is pre_syn.bp.NiosII_filter_0_coefs_7__0_
A1L281 = OUTPUT(ZB1L518);


--A1L290 is pre_syn.bp.NiosII_filter_0_coefs_7__11_
A1L290 = OUTPUT(ZB1L514);


--A1L291 is pre_syn.bp.NiosII_filter_0_coefs_7__12_
A1L291 = OUTPUT(ZB1L518);


--A1L292 is pre_syn.bp.NiosII_filter_0_coefs_7__14_
A1L292 = OUTPUT(ZB1L514);


--A1L293 is pre_syn.bp.NiosII_filter_0_coefs_7__15_
A1L293 = OUTPUT(ZB1L514);


--A1L282 is pre_syn.bp.NiosII_filter_0_coefs_7__1_
A1L282 = OUTPUT(ZB1L518);


--A1L283 is pre_syn.bp.NiosII_filter_0_coefs_7__2_
A1L283 = OUTPUT(ZB1L518);


--A1L284 is pre_syn.bp.NiosII_filter_0_coefs_7__3_
A1L284 = OUTPUT(ZB1L516);


--A1L285 is pre_syn.bp.NiosII_filter_0_coefs_7__4_
A1L285 = OUTPUT(ZB1L518);


--A1L286 is pre_syn.bp.NiosII_filter_0_coefs_7__5_
A1L286 = OUTPUT(ZB1L518);


--A1L287 is pre_syn.bp.NiosII_filter_0_coefs_7__6_
A1L287 = OUTPUT(ZB1L516);


--A1L288 is pre_syn.bp.NiosII_filter_0_coefs_7__7_
A1L288 = OUTPUT(ZB1L514);


--A1L289 is pre_syn.bp.NiosII_filter_0_coefs_7__9_
A1L289 = OUTPUT(ZB1L514);


--A1L294 is pre_syn.bp.NiosII_filter_0_coefs_8__0_
A1L294 = OUTPUT(ZB1L516);


--A1L301 is pre_syn.bp.NiosII_filter_0_coefs_8__10_
A1L301 = OUTPUT(ZB1L514);


--A1L302 is pre_syn.bp.NiosII_filter_0_coefs_8__11_
A1L302 = OUTPUT(ZB1L514);


--A1L303 is pre_syn.bp.NiosII_filter_0_coefs_8__12_
A1L303 = OUTPUT(ZB1L516);


--A1L304 is pre_syn.bp.NiosII_filter_0_coefs_8__14_
A1L304 = OUTPUT(ZB1L514);


--A1L295 is pre_syn.bp.NiosII_filter_0_coefs_8__1_
A1L295 = OUTPUT(ZB1L514);


--A1L296 is pre_syn.bp.NiosII_filter_0_coefs_8__4_
A1L296 = OUTPUT(ZB1L514);


--A1L297 is pre_syn.bp.NiosII_filter_0_coefs_8__5_
A1L297 = OUTPUT(ZB1L516);


--A1L298 is pre_syn.bp.NiosII_filter_0_coefs_8__6_
A1L298 = OUTPUT(ZB1L516);


--A1L299 is pre_syn.bp.NiosII_filter_0_coefs_8__7_
A1L299 = OUTPUT(ZB1L514);


--A1L300 is pre_syn.bp.NiosII_filter_0_coefs_8__8_
A1L300 = OUTPUT(ZB1L516);


--A1L305 is pre_syn.bp.NiosII_filter_0_coefs_9__0_
A1L305 = OUTPUT(ZB1L518);


--A1L314 is pre_syn.bp.NiosII_filter_0_coefs_9__11_
A1L314 = OUTPUT(ZB1L514);


--A1L315 is pre_syn.bp.NiosII_filter_0_coefs_9__12_
A1L315 = OUTPUT(ZB1L518);


--A1L316 is pre_syn.bp.NiosII_filter_0_coefs_9__14_
A1L316 = OUTPUT(ZB1L514);


--A1L317 is pre_syn.bp.NiosII_filter_0_coefs_9__15_
A1L317 = OUTPUT(ZB1L514);


--A1L306 is pre_syn.bp.NiosII_filter_0_coefs_9__1_
A1L306 = OUTPUT(ZB1L518);


--A1L307 is pre_syn.bp.NiosII_filter_0_coefs_9__2_
A1L307 = OUTPUT(ZB1L518);


--A1L308 is pre_syn.bp.NiosII_filter_0_coefs_9__3_
A1L308 = OUTPUT(ZB1L516);


--A1L309 is pre_syn.bp.NiosII_filter_0_coefs_9__4_
A1L309 = OUTPUT(ZB1L518);


--A1L310 is pre_syn.bp.NiosII_filter_0_coefs_9__5_
A1L310 = OUTPUT(ZB1L518);


--A1L311 is pre_syn.bp.NiosII_filter_0_coefs_9__6_
A1L311 = OUTPUT(ZB1L516);


--A1L312 is pre_syn.bp.NiosII_filter_0_coefs_9__7_
A1L312 = OUTPUT(ZB1L514);


--A1L313 is pre_syn.bp.NiosII_filter_0_coefs_9__9_
A1L313 = OUTPUT(ZB1L514);


--A1L388 is pre_syn.bp.NiosII_filter_0_data_reg_0_0_
A1L388 = OUTPUT(ZB1_data_reg_0[0]);


--A1L398 is pre_syn.bp.NiosII_filter_0_data_reg_0_10_
A1L398 = OUTPUT(ZB1_data_reg_0[10]);


--A1L399 is pre_syn.bp.NiosII_filter_0_data_reg_0_11_
A1L399 = OUTPUT(ZB1_data_reg_0[11]);


--A1L400 is pre_syn.bp.NiosII_filter_0_data_reg_0_12_
A1L400 = OUTPUT(ZB1_data_reg_0[12]);


--A1L401 is pre_syn.bp.NiosII_filter_0_data_reg_0_13_
A1L401 = OUTPUT(ZB1_data_reg_0[13]);


--A1L402 is pre_syn.bp.NiosII_filter_0_data_reg_0_14_
A1L402 = OUTPUT(ZB1_data_reg_0[14]);


--A1L403 is pre_syn.bp.NiosII_filter_0_data_reg_0_15_
A1L403 = OUTPUT(ZB1_data_reg_0[15]);


--A1L389 is pre_syn.bp.NiosII_filter_0_data_reg_0_1_
A1L389 = OUTPUT(ZB1_data_reg_0[1]);


--A1L390 is pre_syn.bp.NiosII_filter_0_data_reg_0_2_
A1L390 = OUTPUT(ZB1_data_reg_0[2]);


--A1L391 is pre_syn.bp.NiosII_filter_0_data_reg_0_3_
A1L391 = OUTPUT(ZB1_data_reg_0[3]);


--A1L392 is pre_syn.bp.NiosII_filter_0_data_reg_0_4_
A1L392 = OUTPUT(ZB1_data_reg_0[4]);


--A1L393 is pre_syn.bp.NiosII_filter_0_data_reg_0_5_
A1L393 = OUTPUT(ZB1_data_reg_0[5]);


--A1L394 is pre_syn.bp.NiosII_filter_0_data_reg_0_6_
A1L394 = OUTPUT(ZB1_data_reg_0[6]);


--A1L395 is pre_syn.bp.NiosII_filter_0_data_reg_0_7_
A1L395 = OUTPUT(ZB1_data_reg_0[7]);


--A1L396 is pre_syn.bp.NiosII_filter_0_data_reg_0_8_
A1L396 = OUTPUT(ZB1_data_reg_0[8]);


--A1L397 is pre_syn.bp.NiosII_filter_0_data_reg_0_9_
A1L397 = OUTPUT(ZB1_data_reg_0[9]);


--A1L404 is pre_syn.bp.NiosII_filter_0_data_reg_1_0_
A1L404 = OUTPUT(ZB1_data_reg_1[0]);


--A1L414 is pre_syn.bp.NiosII_filter_0_data_reg_1_10_
A1L414 = OUTPUT(ZB1_data_reg_1[10]);


--A1L415 is pre_syn.bp.NiosII_filter_0_data_reg_1_11_
A1L415 = OUTPUT(ZB1_data_reg_1[11]);


--A1L416 is pre_syn.bp.NiosII_filter_0_data_reg_1_12_
A1L416 = OUTPUT(ZB1_data_reg_1[12]);


--A1L417 is pre_syn.bp.NiosII_filter_0_data_reg_1_13_
A1L417 = OUTPUT(ZB1_data_reg_1[13]);


--A1L418 is pre_syn.bp.NiosII_filter_0_data_reg_1_14_
A1L418 = OUTPUT(ZB1_data_reg_1[14]);


--A1L419 is pre_syn.bp.NiosII_filter_0_data_reg_1_15_
A1L419 = OUTPUT(ZB1_data_reg_1[15]);


--A1L405 is pre_syn.bp.NiosII_filter_0_data_reg_1_1_
A1L405 = OUTPUT(ZB1_data_reg_1[1]);


--A1L406 is pre_syn.bp.NiosII_filter_0_data_reg_1_2_
A1L406 = OUTPUT(ZB1_data_reg_1[2]);


--A1L407 is pre_syn.bp.NiosII_filter_0_data_reg_1_3_
A1L407 = OUTPUT(ZB1_data_reg_1[3]);


--A1L408 is pre_syn.bp.NiosII_filter_0_data_reg_1_4_
A1L408 = OUTPUT(ZB1_data_reg_1[4]);


--A1L409 is pre_syn.bp.NiosII_filter_0_data_reg_1_5_
A1L409 = OUTPUT(ZB1_data_reg_1[5]);


--A1L410 is pre_syn.bp.NiosII_filter_0_data_reg_1_6_
A1L410 = OUTPUT(ZB1_data_reg_1[6]);


--A1L411 is pre_syn.bp.NiosII_filter_0_data_reg_1_7_
A1L411 = OUTPUT(ZB1_data_reg_1[7]);


--A1L412 is pre_syn.bp.NiosII_filter_0_data_reg_1_8_
A1L412 = OUTPUT(ZB1_data_reg_1[8]);


--A1L413 is pre_syn.bp.NiosII_filter_0_data_reg_1_9_
A1L413 = OUTPUT(ZB1_data_reg_1[9]);


--A1L420 is pre_syn.bp.NiosII_filter_0_readdata_0_
A1L420 = OUTPUT(ZB1L66);


--A1L430 is pre_syn.bp.NiosII_filter_0_readdata_10_
A1L430 = OUTPUT(ZB1L70);


--A1L431 is pre_syn.bp.NiosII_filter_0_readdata_11_
A1L431 = OUTPUT(ZB1L74);


--A1L432 is pre_syn.bp.NiosII_filter_0_readdata_12_
A1L432 = OUTPUT(ZB1L78);


--A1L433 is pre_syn.bp.NiosII_filter_0_readdata_13_
A1L433 = OUTPUT(ZB1L82);


--A1L434 is pre_syn.bp.NiosII_filter_0_readdata_14_
A1L434 = OUTPUT(ZB1L86);


--A1L435 is pre_syn.bp.NiosII_filter_0_readdata_15_
A1L435 = OUTPUT(ZB1L90);


--A1L421 is pre_syn.bp.NiosII_filter_0_readdata_1_
A1L421 = OUTPUT(ZB1L94);


--A1L422 is pre_syn.bp.NiosII_filter_0_readdata_2_
A1L422 = OUTPUT(ZB1L98);


--A1L423 is pre_syn.bp.NiosII_filter_0_readdata_3_
A1L423 = OUTPUT(ZB1L102);


--A1L424 is pre_syn.bp.NiosII_filter_0_readdata_4_
A1L424 = OUTPUT(ZB1L106);


--A1L425 is pre_syn.bp.NiosII_filter_0_readdata_5_
A1L425 = OUTPUT(ZB1L110);


--A1L426 is pre_syn.bp.NiosII_filter_0_readdata_6_
A1L426 = OUTPUT(ZB1L114);


--A1L427 is pre_syn.bp.NiosII_filter_0_readdata_7_
A1L427 = OUTPUT(ZB1L118);


--A1L428 is pre_syn.bp.NiosII_filter_0_readdata_8_
A1L428 = OUTPUT(ZB1L122);


--A1L429 is pre_syn.bp.NiosII_filter_0_readdata_9_
A1L429 = OUTPUT(ZB1L126);


--A1L436 is pre_syn.bp.NiosII_filter_0_reset_sync_edge
A1L436 = OUTPUT(KD1_edge);


--A1L437 is pre_syn.bp.NiosII_filter_0_write
A1L437 = OUTPUT(ZD4_av_write);


--A1L438 is pre_syn.bp.NiosII_filter_0_writedata_0_
A1L438 = OUTPUT(HE3L30);


--A1L448 is pre_syn.bp.NiosII_filter_0_writedata_10_
A1L448 = OUTPUT(HE3L40);


--A1L449 is pre_syn.bp.NiosII_filter_0_writedata_11_
A1L449 = OUTPUT(HE3L41);


--A1L450 is pre_syn.bp.NiosII_filter_0_writedata_12_
A1L450 = OUTPUT(HE3L42);


--A1L451 is pre_syn.bp.NiosII_filter_0_writedata_13_
A1L451 = OUTPUT(HE3L43);


--A1L452 is pre_syn.bp.NiosII_filter_0_writedata_14_
A1L452 = OUTPUT(HE3L44);


--A1L453 is pre_syn.bp.NiosII_filter_0_writedata_15_
A1L453 = OUTPUT(HE3L45);


--A1L439 is pre_syn.bp.NiosII_filter_0_writedata_1_
A1L439 = OUTPUT(HE3L31);


--A1L440 is pre_syn.bp.NiosII_filter_0_writedata_2_
A1L440 = OUTPUT(HE3L32);


--A1L441 is pre_syn.bp.NiosII_filter_0_writedata_3_
A1L441 = OUTPUT(HE3L33);


--A1L442 is pre_syn.bp.NiosII_filter_0_writedata_4_
A1L442 = OUTPUT(HE3L34);


--A1L443 is pre_syn.bp.NiosII_filter_0_writedata_5_
A1L443 = OUTPUT(HE3L35);


--A1L444 is pre_syn.bp.NiosII_filter_0_writedata_6_
A1L444 = OUTPUT(HE3L36);


--A1L445 is pre_syn.bp.NiosII_filter_0_writedata_7_
A1L445 = OUTPUT(HE3L37);


--A1L446 is pre_syn.bp.NiosII_filter_0_writedata_8_
A1L446 = OUTPUT(HE3L38);


--A1L447 is pre_syn.bp.NiosII_filter_0_writedata_9_
A1L447 = OUTPUT(HE3L39);


--A1L155 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L155 = INPUT();


--A1L160 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L160 = OUTPUT(ND1_adapted_tdo);


--A1L153 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L153 = OUTPUT(A1L152);


--A1L185 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L185 = INPUT();


--A1L181 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L181 = INPUT();


--A1L178 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L178 = INPUT();


--A1L170 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L170 = INPUT();


--A1L174 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L174 = INPUT();


--A1L172 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L172 = INPUT();


--A1L180 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L180 = INPUT();


--A1L169 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L169 = INPUT();


--A1L179 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L179 = INPUT();


--A1L171 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L171 = INPUT();


--A1L175 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L175 = INPUT();


--A1L173 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L173 = INPUT();


--A1L183 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L183 = INPUT();


--A1L162 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L162 = INPUT();


--A1L187 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L187 = OUTPUT(DG1_sr[0]);


--A1L166 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L166 = OUTPUT(DG1_ir_out[0]);


--A1L167 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L167 = OUTPUT(DG1_ir_out[1]);


--GPIO_0[4] is GPIO_0[4]
GPIO_0[4] = BIDIR(A1L87);


--A1L87 is GPIO_0[4]~output
A1L87 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[5] is GPIO_0[5]
GPIO_0[5] = BIDIR(A1L89);


--A1L89 is GPIO_0[5]~output
A1L89 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[6] is GPIO_0[6]
GPIO_0[6] = BIDIR(A1L91);


--A1L91 is GPIO_0[6]~output
A1L91 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[7] is GPIO_0[7]
GPIO_0[7] = BIDIR(A1L93);


--A1L93 is GPIO_0[7]~output
A1L93 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[8] is GPIO_0[8]
GPIO_0[8] = BIDIR(A1L95);


--A1L95 is GPIO_0[8]~output
A1L95 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[9] is GPIO_0[9]
GPIO_0[9] = BIDIR(A1L97);


--A1L97 is GPIO_0[9]~output
A1L97 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[10] is GPIO_0[10]
GPIO_0[10] = BIDIR(A1L99);


--A1L99 is GPIO_0[10]~output
A1L99 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[11] is GPIO_0[11]
GPIO_0[11] = BIDIR(A1L101);


--A1L101 is GPIO_0[11]~output
A1L101 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[12] is GPIO_0[12]
GPIO_0[12] = BIDIR(A1L103);


--A1L103 is GPIO_0[12]~output
A1L103 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[13] is GPIO_0[13]
GPIO_0[13] = BIDIR(A1L105);


--A1L105 is GPIO_0[13]~output
A1L105 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[14] is GPIO_0[14]
GPIO_0[14] = BIDIR(A1L107);


--A1L107 is GPIO_0[14]~output
A1L107 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[15] is GPIO_0[15]
GPIO_0[15] = BIDIR(A1L109);


--A1L109 is GPIO_0[15]~output
A1L109 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[16] is GPIO_0[16]
GPIO_0[16] = BIDIR(A1L111);


--A1L111 is GPIO_0[16]~output
A1L111 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[17] is GPIO_0[17]
GPIO_0[17] = BIDIR(A1L113);


--A1L113 is GPIO_0[17]~output
A1L113 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[18] is GPIO_0[18]
GPIO_0[18] = BIDIR(A1L115);


--A1L115 is GPIO_0[18]~output
A1L115 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[19] is GPIO_0[19]
GPIO_0[19] = BIDIR(A1L117);


--A1L117 is GPIO_0[19]~output
A1L117 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[20] is GPIO_0[20]
GPIO_0[20] = BIDIR(A1L119);


--A1L119 is GPIO_0[20]~output
A1L119 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[21] is GPIO_0[21]
GPIO_0[21] = BIDIR(A1L121);


--A1L121 is GPIO_0[21]~output
A1L121 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[22] is GPIO_0[22]
GPIO_0[22] = BIDIR(A1L123);


--A1L123 is GPIO_0[22]~output
A1L123 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[23] is GPIO_0[23]
GPIO_0[23] = BIDIR(A1L125);


--A1L125 is GPIO_0[23]~output
A1L125 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[24] is GPIO_0[24]
GPIO_0[24] = BIDIR(A1L127);


--A1L127 is GPIO_0[24]~output
A1L127 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[25] is GPIO_0[25]
GPIO_0[25] = BIDIR(A1L129);


--A1L129 is GPIO_0[25]~output
A1L129 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[26] is GPIO_0[26]
GPIO_0[26] = BIDIR(A1L131);


--A1L131 is GPIO_0[26]~output
A1L131 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[27] is GPIO_0[27]
GPIO_0[27] = BIDIR(A1L133);


--A1L133 is GPIO_0[27]~output
A1L133 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[28] is GPIO_0[28]
GPIO_0[28] = BIDIR(A1L135);


--A1L135 is GPIO_0[28]~output
A1L135 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[29] is GPIO_0[29]
GPIO_0[29] = BIDIR(A1L137);


--A1L137 is GPIO_0[29]~output
A1L137 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[30] is GPIO_0[30]
GPIO_0[30] = BIDIR(A1L139);


--A1L139 is GPIO_0[30]~output
A1L139 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[31] is GPIO_0[31]
GPIO_0[31] = BIDIR(A1L141);


--A1L141 is GPIO_0[31]~output
A1L141 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[32] is GPIO_0[32]
GPIO_0[32] = BIDIR(A1L143);


--A1L143 is GPIO_0[32]~output
A1L143 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[33] is GPIO_0[33]
GPIO_0[33] = BIDIR(A1L145);


--A1L145 is GPIO_0[33]~output
A1L145 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[34] is GPIO_0[34]
GPIO_0[34] = BIDIR(A1L147);


--A1L147 is GPIO_0[34]~output
A1L147 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[35] is GPIO_0[35]
GPIO_0[35] = BIDIR(A1L149);


--A1L149 is GPIO_0[35]~output
A1L149 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[0] is DRAM_DQ[0]
DRAM_DQ[0] = BIDIR(A1L39);


--A1L39 is DRAM_DQ[0]~output
A1L39 = OUTPUT_BUFFER.O(.I(DC1_m_data[0]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[1] is DRAM_DQ[1]
DRAM_DQ[1] = BIDIR(A1L41);


--A1L41 is DRAM_DQ[1]~output
A1L41 = OUTPUT_BUFFER.O(.I(DC1_m_data[1]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[2] is DRAM_DQ[2]
DRAM_DQ[2] = BIDIR(A1L43);


--A1L43 is DRAM_DQ[2]~output
A1L43 = OUTPUT_BUFFER.O(.I(DC1_m_data[2]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[3] is DRAM_DQ[3]
DRAM_DQ[3] = BIDIR(A1L45);


--A1L45 is DRAM_DQ[3]~output
A1L45 = OUTPUT_BUFFER.O(.I(DC1_m_data[3]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[4] is DRAM_DQ[4]
DRAM_DQ[4] = BIDIR(A1L47);


--A1L47 is DRAM_DQ[4]~output
A1L47 = OUTPUT_BUFFER.O(.I(DC1_m_data[4]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[5] is DRAM_DQ[5]
DRAM_DQ[5] = BIDIR(A1L49);


--A1L49 is DRAM_DQ[5]~output
A1L49 = OUTPUT_BUFFER.O(.I(DC1_m_data[5]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[6] is DRAM_DQ[6]
DRAM_DQ[6] = BIDIR(A1L51);


--A1L51 is DRAM_DQ[6]~output
A1L51 = OUTPUT_BUFFER.O(.I(DC1_m_data[6]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[7] is DRAM_DQ[7]
DRAM_DQ[7] = BIDIR(A1L53);


--A1L53 is DRAM_DQ[7]~output
A1L53 = OUTPUT_BUFFER.O(.I(DC1_m_data[7]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[8] is DRAM_DQ[8]
DRAM_DQ[8] = BIDIR(A1L55);


--A1L55 is DRAM_DQ[8]~output
A1L55 = OUTPUT_BUFFER.O(.I(DC1_m_data[8]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[9] is DRAM_DQ[9]
DRAM_DQ[9] = BIDIR(A1L57);


--A1L57 is DRAM_DQ[9]~output
A1L57 = OUTPUT_BUFFER.O(.I(DC1_m_data[9]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[10] is DRAM_DQ[10]
DRAM_DQ[10] = BIDIR(A1L59);


--A1L59 is DRAM_DQ[10]~output
A1L59 = OUTPUT_BUFFER.O(.I(DC1_m_data[10]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[11] is DRAM_DQ[11]
DRAM_DQ[11] = BIDIR(A1L61);


--A1L61 is DRAM_DQ[11]~output
A1L61 = OUTPUT_BUFFER.O(.I(DC1_m_data[11]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[12] is DRAM_DQ[12]
DRAM_DQ[12] = BIDIR(A1L63);


--A1L63 is DRAM_DQ[12]~output
A1L63 = OUTPUT_BUFFER.O(.I(DC1_m_data[12]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[13] is DRAM_DQ[13]
DRAM_DQ[13] = BIDIR(A1L65);


--A1L65 is DRAM_DQ[13]~output
A1L65 = OUTPUT_BUFFER.O(.I(DC1_m_data[13]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[14] is DRAM_DQ[14]
DRAM_DQ[14] = BIDIR(A1L67);


--A1L67 is DRAM_DQ[14]~output
A1L67 = OUTPUT_BUFFER.O(.I(DC1_m_data[14]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_DQ[15] is DRAM_DQ[15]
DRAM_DQ[15] = BIDIR(A1L69);


--A1L69 is DRAM_DQ[15]~output
A1L69 = OUTPUT_BUFFER.O(.I(DC1_m_data[15]), .OE(DC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_ADCLRCK is AUD_ADCLRCK
AUD_ADCLRCK = BIDIR(A1L3);


--A1L3 is AUD_ADCLRCK~output
A1L3 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_BCLK is AUD_BCLK
AUD_BCLK = BIDIR(A1L5);


--A1L5 is AUD_BCLK~output
A1L5 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_DACLRCK is AUD_DACLRCK
AUD_DACLRCK = BIDIR(A1L8);


--A1L8 is AUD_DACLRCK~output
A1L8 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--FPGA_I2C_SDAT is FPGA_I2C_SDAT
FPGA_I2C_SDAT = BIDIR(A1L76);


--A1L76 is FPGA_I2C_SDAT~output
A1L76 = OUTPUT_BUFFER.O(.I(DD1L32), .OE(DD1L33), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[0] is GPIO_0[0]
GPIO_0[0] = BIDIR(A1L79);


--A1L79 is GPIO_0[0]~output
A1L79 = OUTPUT_BUFFER.O(.I(AUD_BCLK), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[1] is GPIO_0[1]
GPIO_0[1] = BIDIR(A1L81);


--A1L81 is GPIO_0[1]~output
A1L81 = OUTPUT_BUFFER.O(.I(QC1_serial_audio_out_data), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[2] is GPIO_0[2]
GPIO_0[2] = BIDIR(A1L83);


--A1L83 is GPIO_0[2]~output
A1L83 = OUTPUT_BUFFER.O(.I(AUD_DACLRCK), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[3] is GPIO_0[3]
GPIO_0[3] = BIDIR(A1L85);


--A1L85 is GPIO_0[3]~output
A1L85 = OUTPUT_BUFFER.O(.I(GC1_data_out), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DC1_m_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]
--register power-up is low

DC1_m_addr[4] = DFFEAS(DC1L139, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273,  ,  ,  ,  );


--DC1_m_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]
--register power-up is low

DC1_m_addr[5] = DFFEAS(DC1L137, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273,  ,  ,  ,  );


--DC1_m_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]
--register power-up is low

DC1_m_addr[10] = DFFEAS(DC1L132, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273,  ,  ,  ,  );


--DC1_m_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]
--register power-up is low

DC1_m_addr[11] = DFFEAS(DC1L131, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273,  ,  ,  ,  );


--DC1_m_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]
--register power-up is low

DC1_m_addr[12] = DFFEAS(DC1L130, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L273,  ,  ,  ,  );


--DC1_m_bank[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]
--register power-up is low

DC1_m_bank[0] = DFFEAS(DC1L145, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L167,  ,  ,  ,  );


--DC1_m_bank[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]
--register power-up is low

DC1_m_bank[1] = DFFEAS(DC1L144, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L167,  ,  ,  ,  );


--DC1_m_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]
--register power-up is low

DC1_m_cmd[3] = DFFEAS(DC1L79, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]
--register power-up is low

DC1_m_cmd[1] = DFFEAS(DC1L81, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]
--register power-up is low

DC1_m_cmd[2] = DFFEAS(DC1L80, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]
--register power-up is low

DC1_m_cmd[0] = DFFEAS(DC1L82, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]
--register power-up is low

DC1_m_dqm[1] = DFFEAS(DC1L162, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L167,  ,  ,  ,  );


--DC1_m_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]
--register power-up is low

DC1_m_dqm[0] = DFFEAS(DC1L163, UG1_outclk_wire[0], !JC1_r_sync_rst,  , DC1L167,  ,  ,  ,  );


--count[1] is count[1]
--register power-up is low

count[1] = DFFEAS(A1L15, CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--DD1_s_serial_protocol.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE
--register power-up is low

DD1_s_serial_protocol.STATE_0_IDLE = DFFEAS(DD1L29, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DD1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_clk~0
DD1L31 = (!DD1_s_serial_protocol.STATE_0_IDLE) # (GD1_new_clk);


--HE3_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|use_reg
--register power-up is low

HE3_use_reg = DFFEAS(HE3L48, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[19]~0
HE3L46 = (HE3_use_reg & HE3_address_reg[1]);


--KD1_edge is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|edge
--register power-up is low

KD1_edge = DFFEAS(KD1L2, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--ZB1_data_reg_1[8] is nios_system:NiosII|filter:filter_0|data_reg_1[8]
--register power-up is low

ZB1_data_reg_1[8] = DFFEAS(HE3L38, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[0] is nios_system:NiosII|filter:filter_0|data_reg_1[0]
--register power-up is low

ZB1_data_reg_1[0] = DFFEAS(HE3L30, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[2] is nios_system:NiosII|filter:filter_0|data_reg_1[2]
--register power-up is low

ZB1_data_reg_1[2] = DFFEAS(HE3L32, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[1] is nios_system:NiosII|filter:filter_0|data_reg_1[1]
--register power-up is low

ZB1_data_reg_1[1] = DFFEAS(HE3L31, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1L555 is nios_system:NiosII|filter:filter_0|Equal0~0
ZB1L555 = (!ZB1_data_reg_1[2] & !ZB1_data_reg_1[1]);


--ZB1_data_reg_1[15] is nios_system:NiosII|filter:filter_0|data_reg_1[15]
--register power-up is low

ZB1_data_reg_1[15] = DFFEAS(HE3L45, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[14] is nios_system:NiosII|filter:filter_0|data_reg_1[14]
--register power-up is low

ZB1_data_reg_1[14] = DFFEAS(HE3L44, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[13] is nios_system:NiosII|filter:filter_0|data_reg_1[13]
--register power-up is low

ZB1_data_reg_1[13] = DFFEAS(HE3L43, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[12] is nios_system:NiosII|filter:filter_0|data_reg_1[12]
--register power-up is low

ZB1_data_reg_1[12] = DFFEAS(HE3L42, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[11] is nios_system:NiosII|filter:filter_0|data_reg_1[11]
--register power-up is low

ZB1_data_reg_1[11] = DFFEAS(HE3L41, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[10] is nios_system:NiosII|filter:filter_0|data_reg_1[10]
--register power-up is low

ZB1_data_reg_1[10] = DFFEAS(HE3L40, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1L556 is nios_system:NiosII|filter:filter_0|Equal0~1
ZB1L556 = ( !ZB1_data_reg_1[11] & ( !ZB1_data_reg_1[10] & ( (!ZB1_data_reg_1[15] & (!ZB1_data_reg_1[14] & (!ZB1_data_reg_1[13] & !ZB1_data_reg_1[12]))) ) ) );


--ZB1_data_reg_1[9] is nios_system:NiosII|filter:filter_0|data_reg_1[9]
--register power-up is low

ZB1_data_reg_1[9] = DFFEAS(HE3L39, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[7] is nios_system:NiosII|filter:filter_0|data_reg_1[7]
--register power-up is low

ZB1_data_reg_1[7] = DFFEAS(HE3L37, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[6] is nios_system:NiosII|filter:filter_0|data_reg_1[6]
--register power-up is low

ZB1_data_reg_1[6] = DFFEAS(HE3L36, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[5] is nios_system:NiosII|filter:filter_0|data_reg_1[5]
--register power-up is low

ZB1_data_reg_1[5] = DFFEAS(HE3L35, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[4] is nios_system:NiosII|filter:filter_0|data_reg_1[4]
--register power-up is low

ZB1_data_reg_1[4] = DFFEAS(HE3L34, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1_data_reg_1[3] is nios_system:NiosII|filter:filter_0|data_reg_1[3]
--register power-up is low

ZB1_data_reg_1[3] = DFFEAS(HE3L33, UG1_outclk_wire[0], !KD1_edge,  , ZB1L554,  ,  ,  ,  );


--ZB1L557 is nios_system:NiosII|filter:filter_0|Equal0~2
ZB1L557 = ( !ZB1_data_reg_1[4] & ( !ZB1_data_reg_1[3] & ( (!ZB1_data_reg_1[9] & (!ZB1_data_reg_1[7] & (!ZB1_data_reg_1[6] & !ZB1_data_reg_1[5]))) ) ) );


--ZB1L513 is nios_system:NiosII|filter:filter_0|coefs[0][0]~0
ZB1L513 = ( ZB1L556 & ( ZB1L557 & ( ((!ZB1_data_reg_1[8]) # ((!ZB1_data_reg_1[0]) # (!ZB1L555))) # (KD1_edge) ) ) ) # ( !ZB1L556 & ( ZB1L557 ) ) # ( ZB1L556 & ( !ZB1L557 ) ) # ( !ZB1L556 & ( !ZB1L557 ) );


--ZB1L517 is nios_system:NiosII|filter:filter_0|coefs[0][10]~1
ZB1L517 = ( ZB1L556 & ( ZB1L557 & ( ((!ZB1L555) # (!ZB1_data_reg_1[8] $ (!ZB1_data_reg_1[0]))) # (KD1_edge) ) ) ) # ( !ZB1L556 & ( ZB1L557 ) ) # ( ZB1L556 & ( !ZB1L557 ) ) # ( !ZB1L556 & ( !ZB1L557 ) );


--ZB1L515 is nios_system:NiosII|filter:filter_0|coefs[0][1]~2
ZB1L515 = ( ZB1L556 & ( ZB1L557 & ( (((!ZB1L555) # (ZB1_data_reg_1[0])) # (ZB1_data_reg_1[8])) # (KD1_edge) ) ) ) # ( !ZB1L556 & ( ZB1L557 ) ) # ( ZB1L556 & ( !ZB1L557 ) ) # ( !ZB1L556 & ( !ZB1L557 ) );


--ZB1L518 is nios_system:NiosII|filter:filter_0|coefs[10][10]~3
ZB1L518 = ( ZB1L556 & ( ZB1L557 & ( (!KD1_edge & (ZB1L555 & (!ZB1_data_reg_1[8] $ (ZB1_data_reg_1[0])))) ) ) );


--ZB1_data_reg_0[0] is nios_system:NiosII|filter:filter_0|data_reg_0[0]
--register power-up is low

ZB1_data_reg_0[0] = DFFEAS(HE3L30, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[10] is nios_system:NiosII|filter:filter_0|data_reg_0[10]
--register power-up is low

ZB1_data_reg_0[10] = DFFEAS(HE3L40, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[11] is nios_system:NiosII|filter:filter_0|data_reg_0[11]
--register power-up is low

ZB1_data_reg_0[11] = DFFEAS(HE3L41, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[12] is nios_system:NiosII|filter:filter_0|data_reg_0[12]
--register power-up is low

ZB1_data_reg_0[12] = DFFEAS(HE3L42, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[13] is nios_system:NiosII|filter:filter_0|data_reg_0[13]
--register power-up is low

ZB1_data_reg_0[13] = DFFEAS(HE3L43, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[14] is nios_system:NiosII|filter:filter_0|data_reg_0[14]
--register power-up is low

ZB1_data_reg_0[14] = DFFEAS(HE3L44, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[15] is nios_system:NiosII|filter:filter_0|data_reg_0[15]
--register power-up is low

ZB1_data_reg_0[15] = DFFEAS(HE3L45, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[1] is nios_system:NiosII|filter:filter_0|data_reg_0[1]
--register power-up is low

ZB1_data_reg_0[1] = DFFEAS(HE3L31, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[2] is nios_system:NiosII|filter:filter_0|data_reg_0[2]
--register power-up is low

ZB1_data_reg_0[2] = DFFEAS(HE3L32, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[3] is nios_system:NiosII|filter:filter_0|data_reg_0[3]
--register power-up is low

ZB1_data_reg_0[3] = DFFEAS(HE3L33, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[4] is nios_system:NiosII|filter:filter_0|data_reg_0[4]
--register power-up is low

ZB1_data_reg_0[4] = DFFEAS(HE3L34, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[5] is nios_system:NiosII|filter:filter_0|data_reg_0[5]
--register power-up is low

ZB1_data_reg_0[5] = DFFEAS(HE3L35, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[6] is nios_system:NiosII|filter:filter_0|data_reg_0[6]
--register power-up is low

ZB1_data_reg_0[6] = DFFEAS(HE3L36, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[7] is nios_system:NiosII|filter:filter_0|data_reg_0[7]
--register power-up is low

ZB1_data_reg_0[7] = DFFEAS(HE3L37, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[8] is nios_system:NiosII|filter:filter_0|data_reg_0[8]
--register power-up is low

ZB1_data_reg_0[8] = DFFEAS(HE3L38, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZB1_data_reg_0[9] is nios_system:NiosII|filter:filter_0|data_reg_0[9]
--register power-up is low

ZB1_data_reg_0[9] = DFFEAS(HE3L39, UG1_outclk_wire[0], !KD1_edge,  , ZB1L521,  ,  ,  ,  );


--ZD4_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

ZD4_wait_latency_counter[1] = DFFEAS(ZD4L29, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_rst1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

ND1_rst1 = AMPP_FUNCTION(UG1_outclk_wire[0], GND, !JC1_r_sync_rst);


--HF1_d_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

HF1_d_write = DFFEAS(HF1_E_st_stall, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KE1_write_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

KE1_write_accepted = DFFEAS(KE1L12, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

HF1_d_read = DFFEAS(HF1_d_read_nxt, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KE1_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

KE1_read_accepted = DFFEAS(KE1L9, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD11L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~0
XD11L1 = (ND1_rst1 & (HF1_d_write & !KE1_write_accepted));


--HF1_d_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

HF1_d_byteenable[1] = DFFEAS(HF1L428, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

HF1_d_byteenable[0] = DFFEAS(HF1L431, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD4L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|WideOr0~0
XD4L1 = ( HE3_byteen_reg[0] & ( (!HE3_use_reg & (!HF1_d_byteenable[1] & !HF1_d_byteenable[0])) ) ) # ( !HE3_byteen_reg[0] & ( (!HE3_use_reg & (!HF1_d_byteenable[1] & (!HF1_d_byteenable[0]))) # (HE3_use_reg & (((!HE3_byteen_reg[1])))) ) );


--YD4_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD4_mem_used[1] = DFFEAS(YD4L15, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0
LE1L1 = ( HF1_W_alu_result[26] & ( !HF1_W_alu_result[18] & ( (!HF1_W_alu_result[22] & (!HF1_W_alu_result[23] & (!HF1_W_alu_result[24] & !HF1_W_alu_result[25]))) ) ) );


--LE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~1
LE1L2 = (!HF1_W_alu_result[19] & (!HF1_W_alu_result[20] & !HF1_W_alu_result[21]));


--LE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
LE1L4 = ( HF1_W_alu_result[17] & ( (!HF1_W_alu_result[13] & (!HF1_W_alu_result[14] & (!HF1_W_alu_result[15] & !HF1_W_alu_result[16]))) ) );


--LE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
LE1L7 = ( !HF1_W_alu_result[9] & ( !HF1_W_alu_result[10] & ( (!HF1_W_alu_result[11] & (HF1_W_alu_result[12] & (!HF1_W_alu_result[7] & !HF1_W_alu_result[8]))) ) ) );


--LE1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~0
LE1L14 = (!HF1_W_alu_result[3] & HF1_W_alu_result[6]);


--LE1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~1
LE1L15 = ( LE1L7 & ( LE1L14 & ( (HF1_W_alu_result[5] & (LE1L1 & (LE1L2 & LE1L4))) ) ) );


--LE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~2
LE1L16 = (!HF1_W_alu_result[2] & HF1_W_alu_result[4]);


--ZD4_av_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_write
ZD4_av_write = ( LE1L15 & ( LE1L16 & ( (!ZD4_wait_latency_counter[1] & (XD11L1 & (!XD4L1 & !YD4_mem_used[1]))) ) ) );


--HF1_d_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

HF1_d_writedata[0] = DFFEAS(NF2_q_b[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[0]~1
HE3L30 = (!HE3_use_reg & ((HF1_d_writedata[0]))) # (HE3_use_reg & (HE3_data_reg[0]));


--HE3L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[10]~2
HE3L40 = (!HE3_use_reg & ((HF1_d_writedata[10]))) # (HE3_use_reg & (HE3_data_reg[10]));


--HE3L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[11]~3
HE3L41 = (!HE3_use_reg & ((HF1_d_writedata[11]))) # (HE3_use_reg & (HE3_data_reg[11]));


--HE3L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[12]~4
HE3L42 = (!HE3_use_reg & ((HF1_d_writedata[12]))) # (HE3_use_reg & (HE3_data_reg[12]));


--HE3L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[13]~5
HE3L43 = (!HE3_use_reg & ((HF1_d_writedata[13]))) # (HE3_use_reg & (HE3_data_reg[13]));


--HE3L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[14]~6
HE3L44 = (!HE3_use_reg & ((HF1_d_writedata[14]))) # (HE3_use_reg & (HE3_data_reg[14]));


--HE3L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[15]~7
HE3L45 = (!HE3_use_reg & ((HF1_d_writedata[15]))) # (HE3_use_reg & (HE3_data_reg[15]));


--HF1_d_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

HF1_d_writedata[1] = DFFEAS(NF2_q_b[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[1]~8
HE3L31 = (!HE3_use_reg & ((HF1_d_writedata[1]))) # (HE3_use_reg & (HE3_data_reg[1]));


--HF1_d_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

HF1_d_writedata[2] = DFFEAS(NF2_q_b[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[2]~9
HE3L32 = (!HE3_use_reg & ((HF1_d_writedata[2]))) # (HE3_use_reg & (HE3_data_reg[2]));


--HF1_d_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

HF1_d_writedata[3] = DFFEAS(NF2_q_b[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[3]~10
HE3L33 = (!HE3_use_reg & ((HF1_d_writedata[3]))) # (HE3_use_reg & (HE3_data_reg[3]));


--HF1_d_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

HF1_d_writedata[4] = DFFEAS(NF2_q_b[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[4]~11
HE3L34 = (!HE3_use_reg & ((HF1_d_writedata[4]))) # (HE3_use_reg & (HE3_data_reg[4]));


--HF1_d_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

HF1_d_writedata[5] = DFFEAS(NF2_q_b[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[5]~12
HE3L35 = (!HE3_use_reg & ((HF1_d_writedata[5]))) # (HE3_use_reg & (HE3_data_reg[5]));


--HF1_d_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

HF1_d_writedata[6] = DFFEAS(NF2_q_b[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[6]~13
HE3L36 = (!HE3_use_reg & ((HF1_d_writedata[6]))) # (HE3_use_reg & (HE3_data_reg[6]));


--HF1_d_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

HF1_d_writedata[7] = DFFEAS(NF2_q_b[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[7]~14
HE3L37 = (!HE3_use_reg & ((HF1_d_writedata[7]))) # (HE3_use_reg & (HE3_data_reg[7]));


--HE3L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[8]~15
HE3L38 = (!HE3_use_reg & ((HF1_d_writedata[8]))) # (HE3_use_reg & (HE3_data_reg[8]));


--HE3L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[9]~16
HE3L39 = (!HE3_use_reg & ((HF1_d_writedata[9]))) # (HE3_use_reg & (HE3_data_reg[9]));


--ND1_adapted_tdo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

ND1_adapted_tdo = AMPP_FUNCTION(!A1L158, ND1_td_shift[0], !A1L150);


--A1L152 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L152 = INPUT();


--DG1_sr[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

DG1_sr[0] = DFFEAS(DG1L56, A1L184,  ,  ,  ,  ,  ,  ,  );


--DG1_ir_out[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

DG1_ir_out[0] = DFFEAS(FG3_dreg[0], A1L184,  ,  ,  ,  ,  ,  ,  );


--DG1_ir_out[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

DG1_ir_out[1] = DFFEAS(FG2_dreg[0], A1L184,  ,  ,  ,  ,  ,  ,  );


--CLOCK2_50 is CLOCK2_50
CLOCK2_50 = INPUT();


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--DC1_active_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]
--register power-up is low

DC1_active_addr[0] = DFFEAS(GF1L121, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1_active_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]
--register power-up is low

DC1_active_addr[11] = DFFEAS(GF1L132, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1_m_state.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000
--register power-up is low

DC1_m_state.000001000 = DFFEAS(DC1L91, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_state.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000
--register power-up is low

DC1_m_state.000010000 = DFFEAS(DC1L98, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L166 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0
DC1L166 = (!DC1_m_state.000001000 & !DC1_m_state.000010000);


--DC1_f_pop is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop
--register power-up is low

DC1_f_pop = DFFEAS(DC1L129, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GF1_rd_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address
--register power-up is low

GF1_rd_address = DFFEAS(GF1L102, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_active_addr[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]
--register power-up is low

DC1_active_addr[13] = DFFEAS(GF1L134, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[31]
--register power-up is low

GF1_entry_1[31] = DFFEAS(HE4L83, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[31]
--register power-up is low

GF1_entry_0[31] = DFFEAS(HE4L83, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1L56 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~0
DC1L56 = !DC1_active_addr[13] $ (((!GF1_rd_address & ((!GF1_entry_0[31]))) # (GF1_rd_address & (!GF1_entry_1[31]))));


--GF1_entries[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]
--register power-up is low

GF1_entries[1] = DFFEAS(GF1L8, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GF1_entries[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]
--register power-up is low

GF1_entries[0] = DFFEAS(GF1L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GF1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal1~0
GF1L2 = (!GF1_entries[1] & !GF1_entries[0]);


--DC1_active_addr[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]
--register power-up is low

DC1_active_addr[20] = DFFEAS(GF1L141, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[38]
--register power-up is low

GF1_entry_1[38] = DFFEAS(HE4L90, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[38]
--register power-up is low

GF1_entry_0[38] = DFFEAS(HE4L90, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[38]~0
GF1L141 = (!GF1_rd_address & ((GF1_entry_0[38]))) # (GF1_rd_address & (GF1_entry_1[38]));


--DC1_active_addr[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]
--register power-up is low

DC1_active_addr[21] = DFFEAS(GF1L142, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[39]
--register power-up is low

GF1_entry_1[39] = DFFEAS(HE4L91, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[39]
--register power-up is low

GF1_entry_0[39] = DFFEAS(HE4L91, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[39]~1
GF1L142 = (!GF1_rd_address & ((GF1_entry_0[39]))) # (GF1_rd_address & (GF1_entry_1[39]));


--DC1_active_addr[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]
--register power-up is low

DC1_active_addr[22] = DFFEAS(GF1L143, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[40]
--register power-up is low

GF1_entry_1[40] = DFFEAS(HE4L92, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[40]
--register power-up is low

GF1_entry_0[40] = DFFEAS(HE4L92, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_addr[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]
--register power-up is low

DC1_active_addr[23] = DFFEAS(GF1L144, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[41]
--register power-up is low

GF1_entry_1[41] = DFFEAS(HE4L93, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[41]
--register power-up is low

GF1_entry_0[41] = DFFEAS(HE4L93, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1L329 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~0
DC1L329 = ( DC1L336 & ( DC1L337 & ( !DC1_active_addr[22] $ (((!GF1_rd_address & ((GF1_entry_0[40]))) # (GF1_rd_address & (GF1_entry_1[40])))) ) ) );


--DC1_active_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]
--register power-up is low

DC1_active_addr[10] = DFFEAS(GF1L131, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[28]
--register power-up is low

GF1_entry_1[28] = DFFEAS(HE4L80, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[28]
--register power-up is low

GF1_entry_0[28] = DFFEAS(HE4L80, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[28]~2
GF1L131 = (!GF1_rd_address & ((GF1_entry_0[28]))) # (GF1_rd_address & (GF1_entry_1[28]));


--DC1_active_addr[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[24]
--register power-up is low

DC1_active_addr[24] = DFFEAS(GF1L145, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[42]
--register power-up is low

GF1_entry_1[42] = DFFEAS(HE4L94, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[42]
--register power-up is low

GF1_entry_0[42] = DFFEAS(HE4L94, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1_entry_1[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[29]
--register power-up is low

GF1_entry_1[29] = DFFEAS(HE4L81, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[29]
--register power-up is low

GF1_entry_0[29] = DFFEAS(HE4L81, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]
--register power-up is low

DC1_active_addr[12] = DFFEAS(GF1L133, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[30]
--register power-up is low

GF1_entry_1[30] = DFFEAS(HE4L82, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[30]
--register power-up is low

GF1_entry_0[30] = DFFEAS(HE4L82, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_rnw is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw
--register power-up is low

DC1_active_rnw = DFFEAS(GF1L146, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]
--register power-up is low

GF1_entry_1[43] = DFFEAS(XD9L9, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]
--register power-up is low

GF1_entry_0[43] = DFFEAS(XD9L9, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_cs_n is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n
--register power-up is low

DC1_active_cs_n = DFFEAS(DC1L197, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DC1L330 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~1
DC1L330 = ( !DC1_active_cs_n & ( !DC1_active_rnw $ (((!GF1_rd_address & ((GF1_entry_0[43]))) # (GF1_rd_address & (GF1_entry_1[43])))) ) );


--DC1_active_addr[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]
--register power-up is low

DC1_active_addr[14] = DFFEAS(GF1L135, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[32]
--register power-up is low

GF1_entry_1[32] = DFFEAS(HE4L84, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[32]
--register power-up is low

GF1_entry_0[32] = DFFEAS(HE4L84, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_addr[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]
--register power-up is low

DC1_active_addr[15] = DFFEAS(GF1L136, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[33]
--register power-up is low

GF1_entry_1[33] = DFFEAS(HE4L85, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[33]
--register power-up is low

GF1_entry_0[33] = DFFEAS(HE4L85, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_addr[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]
--register power-up is low

DC1_active_addr[16] = DFFEAS(GF1L137, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[34]
--register power-up is low

GF1_entry_1[34] = DFFEAS(HE4L86, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[34]
--register power-up is low

GF1_entry_0[34] = DFFEAS(HE4L86, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_addr[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]
--register power-up is low

DC1_active_addr[17] = DFFEAS(GF1L138, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[35]
--register power-up is low

GF1_entry_1[35] = DFFEAS(HE4L87, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[35]
--register power-up is low

GF1_entry_0[35] = DFFEAS(HE4L87, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1_active_addr[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]
--register power-up is low

DC1_active_addr[18] = DFFEAS(GF1L139, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[36]
--register power-up is low

GF1_entry_1[36] = DFFEAS(HE4L88, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[36]
--register power-up is low

GF1_entry_0[36] = DFFEAS(HE4L88, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1L57 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~1
DC1L57 = !DC1_active_addr[18] $ (((!GF1_rd_address & ((!GF1_entry_0[36]))) # (GF1_rd_address & (!GF1_entry_1[36]))));


--DC1_active_addr[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]
--register power-up is low

DC1_active_addr[19] = DFFEAS(GF1L140, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[37]
--register power-up is low

GF1_entry_1[37] = DFFEAS(HE4L89, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[37]
--register power-up is low

GF1_entry_0[37] = DFFEAS(HE4L89, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--DC1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~2
DC1L58 = !DC1_active_addr[19] $ (((!GF1_rd_address & ((!GF1_entry_0[37]))) # (GF1_rd_address & (!GF1_entry_1[37]))));


--DC1L331 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~2
DC1L331 = ( DC1L335 & ( GF1L135 & ( (!DC1L57 & (!DC1L58 & (DC1_active_addr[14] & DC1L334))) ) ) ) # ( DC1L335 & ( !GF1L135 & ( (!DC1L57 & (!DC1L58 & (!DC1_active_addr[14] & DC1L334))) ) ) );


--DC1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~0
DC1L128 = ( DC1L331 & ( (!DC1L56 & (!GF1L2 & (DC1L329 & DC1L338))) ) );


--DC1_m_state.000000010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010
--register power-up is low

DC1_m_state.000000010 = DFFEAS(DC1L89, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L271 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~0
DC1L271 = (!DC1L166 & (DC1_f_pop & (DC1L128))) # (DC1L166 & (((DC1_m_state.000000010))));


--GF1_entry_1[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18]
--register power-up is low

GF1_entry_1[18] = DFFEAS(HE4L70, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18]
--register power-up is low

GF1_entry_0[18] = DFFEAS(HE4L70, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[18]~3
GF1L121 = (!GF1_rd_address & ((GF1_entry_0[18]))) # (GF1_rd_address & (GF1_entry_1[18]));


--DC1_i_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]
--register power-up is low

DC1_i_addr[12] = DFFEAS(DC1_i_state.111, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector98~0
DC1L143 = ( GF1L121 & ( DC1_i_addr[12] & ( (!DC1L166 & (((DC1L271)) # (DC1_active_addr[0]))) # (DC1L166 & (((DC1_active_addr[11] & DC1L271)))) ) ) ) # ( !GF1L121 & ( DC1_i_addr[12] & ( (!DC1L166 & (DC1_active_addr[0] & ((!DC1L271)))) # (DC1L166 & (((DC1_active_addr[11] & DC1L271)))) ) ) ) # ( GF1L121 & ( !DC1_i_addr[12] & ( (!DC1L166 & (((DC1L271)) # (DC1_active_addr[0]))) # (DC1L166 & (((!DC1L271) # (DC1_active_addr[11])))) ) ) ) # ( !GF1L121 & ( !DC1_i_addr[12] & ( (!DC1L166 & (DC1_active_addr[0] & ((!DC1L271)))) # (DC1L166 & (((!DC1L271) # (DC1_active_addr[11])))) ) ) );


--JC1_r_sync_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

JC1_r_sync_rst = DFFEAS(JC1L1, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DC1_m_state.001000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000
--register power-up is low

DC1_m_state.001000000 = DFFEAS(DC1L101, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_state.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000
--register power-up is low

DC1_m_state.010000000 = DFFEAS(DC1L102, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_state.100000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000
--register power-up is low

DC1_m_state.100000000 = DFFEAS(DC1L103, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_init_done is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done
--register power-up is low

DC1_init_done = DFFEAS(DC1L259, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_state.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001
--register power-up is low

DC1_m_state.000000001 = DFFEAS(DC1L88, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_state.000000100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100
--register power-up is low

DC1_m_state.000000100 = DFFEAS(DC1L90, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_state.000100000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000
--register power-up is low

DC1_m_state.000100000 = DFFEAS(DC1L99, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L272 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~1
DC1L272 = (!DC1_m_state.000000100 & (!DC1_m_state.000100000 & ((!DC1_init_done) # (DC1_m_state.000000001))));


--DC1L273 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~2
DC1L273 = (!DC1_m_state.010000000 & (!DC1_m_state.100000000 & DC1L272));


--DC1_active_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]
--register power-up is low

DC1_active_addr[1] = DFFEAS(GF1L122, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[19]
--register power-up is low

GF1_entry_1[19] = DFFEAS(HE4L71, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[19]
--register power-up is low

GF1_entry_0[19] = DFFEAS(HE4L71, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[19]~4
GF1L122 = (!GF1_rd_address & ((GF1_entry_0[19]))) # (GF1_rd_address & (GF1_entry_1[19]));


--DC1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector97~0
DC1L142 = ( DC1_active_addr[1] & ( GF1L122 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[12]))) ) ) ) # ( !DC1_active_addr[1] & ( GF1L122 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[12])))) ) ) ) # ( DC1_active_addr[1] & ( !GF1L122 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[12])))) ) ) ) # ( !DC1_active_addr[1] & ( !GF1L122 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[12])))) ) ) );


--DC1_active_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]
--register power-up is low

DC1_active_addr[2] = DFFEAS(GF1L123, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[20]
--register power-up is low

GF1_entry_1[20] = DFFEAS(HE4L72, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[20]
--register power-up is low

GF1_entry_0[20] = DFFEAS(HE4L72, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[20]~5
GF1L123 = (!GF1_rd_address & ((GF1_entry_0[20]))) # (GF1_rd_address & (GF1_entry_1[20]));


--DC1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector96~0
DC1L141 = ( DC1_active_addr[2] & ( GF1L123 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[13]))) ) ) ) # ( !DC1_active_addr[2] & ( GF1L123 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[13])))) ) ) ) # ( DC1_active_addr[2] & ( !GF1L123 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[13])))) ) ) ) # ( !DC1_active_addr[2] & ( !GF1L123 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[13])))) ) ) );


--DC1_active_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]
--register power-up is low

DC1_active_addr[3] = DFFEAS(GF1L124, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[21]
--register power-up is low

GF1_entry_1[21] = DFFEAS(HE4L73, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[21]
--register power-up is low

GF1_entry_0[21] = DFFEAS(HE4L73, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[21]~6
GF1L124 = (!GF1_rd_address & ((GF1_entry_0[21]))) # (GF1_rd_address & (GF1_entry_1[21]));


--DC1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector95~0
DC1L140 = ( DC1_active_addr[3] & ( GF1L124 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[14]))) ) ) ) # ( !DC1_active_addr[3] & ( GF1L124 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[14])))) ) ) ) # ( DC1_active_addr[3] & ( !GF1L124 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[14])))) ) ) ) # ( !DC1_active_addr[3] & ( !GF1L124 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[14])))) ) ) );


--DC1_active_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]
--register power-up is low

DC1_active_addr[4] = DFFEAS(GF1L125, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~0
DC1L138 = (!DC1L166 & (DC1_f_pop & (DC1L128))) # (DC1L166 & (((!DC1_m_state.000000010))));


--GF1_entry_1[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[22]
--register power-up is low

GF1_entry_1[22] = DFFEAS(HE4L74, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[22]
--register power-up is low

GF1_entry_0[22] = DFFEAS(HE4L74, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[22]~7
GF1L125 = (!GF1_rd_address & ((GF1_entry_0[22]))) # (GF1_rd_address & (GF1_entry_1[22]));


--DC1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~1
DC1L139 = ( DC1L138 & ( GF1L125 ) ) # ( !DC1L138 & ( GF1L125 & ( ((!DC1L271 & ((DC1_active_addr[4]))) # (DC1L271 & (DC1_active_addr[15]))) # (DC1_m_state.001000000) ) ) ) # ( DC1L138 & ( !GF1L125 & ( (!DC1L271) # (DC1_m_state.001000000) ) ) ) # ( !DC1L138 & ( !GF1L125 & ( ((!DC1L271 & ((DC1_active_addr[4]))) # (DC1L271 & (DC1_active_addr[15]))) # (DC1_m_state.001000000) ) ) );


--DC1_active_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]
--register power-up is low

DC1_active_addr[5] = DFFEAS(GF1L126, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[23]
--register power-up is low

GF1_entry_1[23] = DFFEAS(HE4L75, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[23]
--register power-up is low

GF1_entry_0[23] = DFFEAS(HE4L75, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[23]~8
GF1L126 = (!GF1_rd_address & ((GF1_entry_0[23]))) # (GF1_rd_address & (GF1_entry_1[23]));


--DC1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector93~0
DC1L137 = ( DC1_active_addr[5] & ( GF1L126 & ( ((!DC1L271) # ((DC1L138) # (DC1_m_state.001000000))) # (DC1_active_addr[16]) ) ) ) # ( !DC1_active_addr[5] & ( GF1L126 & ( (((DC1_active_addr[16] & DC1L271)) # (DC1L138)) # (DC1_m_state.001000000) ) ) ) # ( DC1_active_addr[5] & ( !GF1L126 & ( (!DC1L271) # (((DC1_active_addr[16] & !DC1L138)) # (DC1_m_state.001000000)) ) ) ) # ( !DC1_active_addr[5] & ( !GF1L126 & ( ((!DC1L271 & ((DC1L138))) # (DC1L271 & (DC1_active_addr[16] & !DC1L138))) # (DC1_m_state.001000000) ) ) );


--DC1_active_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]
--register power-up is low

DC1_active_addr[6] = DFFEAS(GF1L127, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24]
--register power-up is low

GF1_entry_1[24] = DFFEAS(HE4L76, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[24]
--register power-up is low

GF1_entry_0[24] = DFFEAS(HE4L76, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[24]~9
GF1L127 = (!GF1_rd_address & ((GF1_entry_0[24]))) # (GF1_rd_address & (GF1_entry_1[24]));


--DC1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector92~0
DC1L136 = ( DC1_active_addr[6] & ( GF1L127 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[17]))) ) ) ) # ( !DC1_active_addr[6] & ( GF1L127 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[17])))) ) ) ) # ( DC1_active_addr[6] & ( !GF1L127 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[17])))) ) ) ) # ( !DC1_active_addr[6] & ( !GF1L127 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[17])))) ) ) );


--DC1_active_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]
--register power-up is low

DC1_active_addr[7] = DFFEAS(GF1L128, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25]
--register power-up is low

GF1_entry_1[25] = DFFEAS(HE4L77, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[25]
--register power-up is low

GF1_entry_0[25] = DFFEAS(HE4L77, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[25]~10
GF1L128 = (!GF1_rd_address & ((GF1_entry_0[25]))) # (GF1_rd_address & (GF1_entry_1[25]));


--DC1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector91~0
DC1L135 = ( DC1_active_addr[7] & ( GF1L128 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[18]))) ) ) ) # ( !DC1_active_addr[7] & ( GF1L128 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[18])))) ) ) ) # ( DC1_active_addr[7] & ( !GF1L128 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[18])))) ) ) ) # ( !DC1_active_addr[7] & ( !GF1L128 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[18])))) ) ) );


--DC1_active_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]
--register power-up is low

DC1_active_addr[8] = DFFEAS(GF1L129, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26]
--register power-up is low

GF1_entry_1[26] = DFFEAS(HE4L78, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[26]
--register power-up is low

GF1_entry_0[26] = DFFEAS(HE4L78, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[26]~11
GF1L129 = (!GF1_rd_address & ((GF1_entry_0[26]))) # (GF1_rd_address & (GF1_entry_1[26]));


--DC1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector90~0
DC1L134 = ( DC1_active_addr[8] & ( GF1L129 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[19]))) ) ) ) # ( !DC1_active_addr[8] & ( GF1L129 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[19])))) ) ) ) # ( DC1_active_addr[8] & ( !GF1L129 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[19])))) ) ) ) # ( !DC1_active_addr[8] & ( !GF1L129 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[19])))) ) ) );


--DC1_active_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]
--register power-up is low

DC1_active_addr[9] = DFFEAS(GF1L130, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--GF1_entry_1[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27]
--register power-up is low

GF1_entry_1[27] = DFFEAS(HE4L79, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[27]
--register power-up is low

GF1_entry_0[27] = DFFEAS(HE4L79, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[27]~12
GF1L130 = (!GF1_rd_address & ((GF1_entry_0[27]))) # (GF1_rd_address & (GF1_entry_1[27]));


--DC1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector89~0
DC1L133 = ( DC1_active_addr[9] & ( GF1L130 & ( (!DC1L166) # ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[20]))) ) ) ) # ( !DC1_active_addr[9] & ( GF1L130 & ( (!DC1L166 & (((DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[20])))) ) ) ) # ( DC1_active_addr[9] & ( !GF1L130 & ( (!DC1L166 & (((!DC1L271)))) # (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[20])))) ) ) ) # ( !DC1_active_addr[9] & ( !GF1L130 & ( (DC1L166 & ((!DC1L271 & ((!DC1_i_addr[12]))) # (DC1L271 & (DC1_active_addr[20])))) ) ) );


--DC1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector88~0
DC1L132 = ( DC1_m_state.001000000 ) # ( !DC1_m_state.001000000 & ( (DC1L166 & ((!DC1_m_state.000000010 & ((!DC1_i_addr[12]))) # (DC1_m_state.000000010 & (DC1_active_addr[21])))) ) );


--DC1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector87~0
DC1L131 = ( DC1_m_state.001000000 ) # ( !DC1_m_state.001000000 & ( (DC1L166 & ((!DC1_m_state.000000010 & ((!DC1_i_addr[12]))) # (DC1_m_state.000000010 & (DC1_active_addr[22])))) ) );


--DC1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector86~0
DC1L130 = ( DC1_m_state.001000000 ) # ( !DC1_m_state.001000000 & ( (DC1L166 & ((!DC1_m_state.000000010 & ((!DC1_i_addr[12]))) # (DC1_m_state.000000010 & (DC1_active_addr[23])))) ) );


--DC1L312 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]~0
DC1L312 = (DC1_f_pop & (DC1L128 & !DC1_m_state.000000010));


--DC1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector100~0
DC1L145 = (!DC1L312 & (DC1_active_addr[10])) # (DC1L312 & ((GF1L131)));


--DC1L167 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0
DC1L167 = (!DC1L166) # (DC1_m_state.000000010);


--GF1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[42]~13
GF1L145 = (!GF1_rd_address & ((GF1_entry_0[42]))) # (GF1_rd_address & (GF1_entry_1[42]));


--DC1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector99~0
DC1L144 = (!DC1L312 & (DC1_active_addr[24])) # (DC1L312 & ((GF1L145)));


--DC1_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request
--register power-up is low

DC1_refresh_request = DFFEAS(DC1L372, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_i_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]
--register power-up is low

DC1_i_cmd[3] = DFFEAS(DC1L60, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_next.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000
--register power-up is low

DC1_m_next.010000000 = DFFEAS(DC1L114, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~0
DC1L78 = ( DC1_refresh_request & ( DC1_m_next.010000000 & ( (!DC1_m_state.001000000 & (!DC1_m_state.010000000 & (DC1_m_state.000000001 & !DC1_m_state.000000100))) ) ) ) # ( !DC1_refresh_request & ( DC1_m_next.010000000 & ( ((!DC1_m_state.010000000 & (DC1_m_state.000000001 & !DC1_m_state.000000100))) # (DC1_m_state.001000000) ) ) ) # ( DC1_refresh_request & ( !DC1_m_next.010000000 & ( ((!DC1_m_state.001000000 & (!DC1_m_state.010000000 & DC1_m_state.000000001))) # (DC1_m_state.000000100) ) ) ) # ( !DC1_refresh_request & ( !DC1_m_next.010000000 & ( (((!DC1_m_state.010000000 & DC1_m_state.000000001)) # (DC1_m_state.000000100)) # (DC1_m_state.001000000) ) ) );


--DC1L79 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~1
DC1L79 = ( DC1_i_cmd[3] & ( DC1L78 & ( (!DC1_active_cs_n & ((!DC1_init_done) # ((DC1_refresh_request) # (DC1_m_state.000000001)))) ) ) ) # ( !DC1_i_cmd[3] & ( DC1L78 & ( (!DC1_active_cs_n & (((DC1_init_done & DC1_refresh_request)) # (DC1_m_state.000000001))) ) ) ) # ( DC1_i_cmd[3] & ( !DC1L78 & ( (!DC1_init_done) # ((DC1_refresh_request) # (DC1_m_state.000000001)) ) ) ) # ( !DC1_i_cmd[3] & ( !DC1L78 & ( ((DC1_init_done & DC1_refresh_request)) # (DC1_m_state.000000001) ) ) );


--DC1L222 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|always5~0
DC1L222 = ( DC1L338 & ( DC1L331 & ( (!DC1_f_pop) # ((!DC1L56 & (!GF1L2 & DC1L329))) ) ) ) # ( !DC1L338 & ( DC1L331 & ( !DC1_f_pop ) ) ) # ( DC1L338 & ( !DC1L331 & ( !DC1_f_pop ) ) ) # ( !DC1L338 & ( !DC1L331 & ( !DC1_f_pop ) ) );


--DC1_i_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]
--register power-up is low

DC1_i_cmd[1] = DFFEAS(DC1L62, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector21~0
DC1L81 = ( DC1L222 & ( DC1_i_cmd[1] & ( (!DC1_m_state.000000001 & (((!DC1_init_done)))) # (DC1_m_state.000000001 & ((!DC1L166) # ((DC1_m_state.010000000)))) ) ) ) # ( !DC1L222 & ( DC1_i_cmd[1] & ( (DC1L166 & ((!DC1_m_state.000000001 & ((!DC1_init_done))) # (DC1_m_state.000000001 & (DC1_m_state.010000000)))) ) ) ) # ( DC1L222 & ( !DC1_i_cmd[1] & ( (DC1_m_state.000000001 & ((!DC1L166) # (DC1_m_state.010000000))) ) ) ) # ( !DC1L222 & ( !DC1_i_cmd[1] & ( (DC1L166 & (DC1_m_state.010000000 & DC1_m_state.000000001)) ) ) );


--DC1L165 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0
DC1L165 = (!DC1_m_state.000000010 & (!DC1_m_state.001000000 & !DC1_m_state.010000000));


--DC1_i_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]
--register power-up is low

DC1_i_cmd[2] = DFFEAS(DC1L61, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector20~0
DC1L80 = (!DC1_m_state.000000001 & (!DC1_init_done & ((DC1_i_cmd[2])))) # (DC1_m_state.000000001 & (((!DC1L165))));


--DC1_i_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]
--register power-up is low

DC1_i_cmd[0] = DFFEAS(DC1L63, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector22~0
DC1L82 = ( DC1L222 & ( DC1_i_cmd[0] & ( (!DC1_m_state.000000001 & (((!DC1_init_done)))) # (DC1_m_state.000000001 & (((DC1_m_state.001000000)) # (DC1_m_state.000010000))) ) ) ) # ( !DC1L222 & ( DC1_i_cmd[0] & ( (!DC1_m_state.000010000 & ((!DC1_m_state.000000001 & ((!DC1_init_done))) # (DC1_m_state.000000001 & (DC1_m_state.001000000)))) ) ) ) # ( DC1L222 & ( !DC1_i_cmd[0] & ( (DC1_m_state.000000001 & ((DC1_m_state.001000000) # (DC1_m_state.000010000))) ) ) ) # ( !DC1L222 & ( !DC1_i_cmd[0] & ( (!DC1_m_state.000010000 & (DC1_m_state.001000000 & DC1_m_state.000000001)) ) ) );


--GF1_entry_1[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[17]
--register power-up is low

GF1_entry_1[17] = DFFEAS(DC1L224, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[17]
--register power-up is low

GF1_entry_0[17] = DFFEAS(DC1L224, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[17]~14
GF1L120 = (!GF1_rd_address & ((GF1_entry_0[17]))) # (GF1_rd_address & (GF1_entry_1[17]));


--DC1_active_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]
--register power-up is low

DC1_active_dqm[1] = DFFEAS(GF1L120, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector117~0
DC1L162 = (!DC1L312 & ((DC1_active_dqm[1]))) # (DC1L312 & (GF1L120));


--GF1_entry_1[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16]
--register power-up is low

GF1_entry_1[16] = DFFEAS(DC1L226, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[16]
--register power-up is low

GF1_entry_0[16] = DFFEAS(DC1L226, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[16]~15
GF1L119 = (!GF1_rd_address & ((GF1_entry_0[16]))) # (GF1_rd_address & (GF1_entry_1[16]));


--DC1_active_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]
--register power-up is low

DC1_active_dqm[0] = DFFEAS(GF1L119, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L163 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector118~0
DC1L163 = (!DC1L312 & ((DC1_active_dqm[0]))) # (DC1L312 & (GF1L119));


--XB1_clear_write_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos
--register power-up is low

XB1_clear_write_fifos = DFFEAS(XB1L7, UG1_outclk_wire[0],  ,  , XB1L4,  ,  ,  ,  );


--XB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~0
XB1L8 = (!JC1_r_sync_rst & !XB1_clear_write_fifos);


--count[0] is count[0]
--register power-up is low

count[0] = DFFEAS(A1L13, CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--A1L15 is count[1]~0
A1L15 = !count[1] $ (!count[0]);


--YD2_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD2_mem_used[1] = DFFEAS(YD2L7, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
LE1L12 = ( LE1L4 & ( LE1L7 & ( (HF1_W_alu_result[6] & (!HF1_W_alu_result[5] & (LE1L1 & LE1L2))) ) ) );


--YB1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset~0
YB1L61 = (HF1_d_byteenable[0] & (!HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & HF1_d_writedata[0])));


--YB1_internal_reset is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset
YB1_internal_reset = ( LE1L12 & ( YB1L61 & ( ((XD11L1 & (!HF1_W_alu_result[4] & !YD2_mem_used[1]))) # (JC1_r_sync_rst) ) ) ) # ( !LE1L12 & ( YB1L61 & ( JC1_r_sync_rst ) ) ) # ( LE1L12 & ( !YB1L61 & ( JC1_r_sync_rst ) ) ) # ( !LE1L12 & ( !YB1L61 & ( JC1_r_sync_rst ) ) );


--YB1_start_external_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer
--register power-up is low

YB1_start_external_transfer = DFFEAS(YB1L109, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~0
DD1L7 = ( BD1_transfer_data & ( (GD1_middle_of_high_level & (!DD1_transfer_complete & ((!BD1_auto_init_complete) # (YB1_start_external_transfer)))) ) ) # ( !BD1_transfer_data & ( (GD1_middle_of_high_level & (!DD1_transfer_complete & (YB1_start_external_transfer & BD1_auto_init_complete))) ) );


--DD1L29 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~11
DD1L29 = ( DD1L7 & ( (!YB1_internal_reset & ((!GD1_middle_of_high_level) # (!DD1_s_serial_protocol.STATE_5_STOP_BIT))) ) ) # ( !DD1L7 & ( (DD1_s_serial_protocol.STATE_0_IDLE & (!YB1_internal_reset & ((!GD1_middle_of_high_level) # (!DD1_s_serial_protocol.STATE_5_STOP_BIT)))) ) );


--JE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0
JE1L2 = ( KE1_read_accepted & ( (ND1_rst1 & (HF1_d_write & !KE1_write_accepted)) ) ) # ( !KE1_read_accepted & ( (ND1_rst1 & (((HF1_d_write & !KE1_write_accepted)) # (HF1_d_read))) ) );


--LE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~3
LE1L17 = (LE1L15 & LE1L16);


--ZD4_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

ZD4_wait_latency_counter[0] = DFFEAS(ZD4L30, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD4L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|uav_waitrequest~0
ZD4L24 = (!ZD4_wait_latency_counter[1] & (ND1_rst1 & ZD4_wait_latency_counter[0]));


--XD4_cp_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|cp_ready
XD4_cp_ready = (!YD4_mem_used[1] & ((ZD4L24) # (XD4L1)));


--HE3_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|count[0]
--register power-up is low

HE3_count[0] = DFFEAS(HE3L9, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|use_reg~0
HE3L48 = ( HE3_count[0] & ( (!HE3_use_reg & (JE1L2 & (LE1L17 & XD4_cp_ready))) # (HE3_use_reg & (((!XD4_cp_ready)))) ) ) # ( !HE3_count[0] & ( ((JE1L2 & (LE1L17 & XD4_cp_ready))) # (HE3_use_reg) ) );


--HE3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|address_reg~0
HE3L3 = !HE3_address_reg[1] $ (!XD4_cp_ready);


--KD1_input_zz is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_zz
--register power-up is low

KD1_input_zz = DFFEAS(KD1_input_z, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KD1_input_zzz is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_zzz
--register power-up is low

KD1_input_zzz = DFFEAS(KD1_input_zz, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--KD1L2 is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|edge~0
KD1L2 = (KD1_input_zz & !KD1_input_zzz);


--ZD4L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|read_latency_shift_reg~0
ZD4L22 = (!YD4_mem_used[1] & (LE1L15 & LE1L16));


--ZB1L554 is nios_system:NiosII|filter:filter_0|data_reg_1[15]~0
ZB1L554 = ( ZD4L22 & ( (HE3L46 & (!ZD4_wait_latency_counter[1] & (XD11L1 & !XD4L1))) ) );


--ZB1L521 is nios_system:NiosII|filter:filter_0|data_reg_0[0]~0
ZB1L521 = ( ZD4L22 & ( (!HE3L46 & (!ZD4_wait_latency_counter[1] & (XD11L1 & !XD4L1))) ) );


--ZD4L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|Add0~0
ZD4L1 = !ZD4_wait_latency_counter[1] $ (!ZD4_wait_latency_counter[0]);


--XD2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read~0
XD2L2 = ( !KE1_read_accepted & ( (ND1_rst1 & HF1_d_read) ) );


--ZD4L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[1]~0
ZD4L28 = (ND1_rst1 & ((!ZD4_wait_latency_counter[0]) # (ZD4_wait_latency_counter[1])));


--ZD4L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter~1
ZD4L29 = ( XD2L2 & ( ZD4L28 & ( (!XD4L1 & (ZD4L22 & ZD4L1)) ) ) ) # ( !XD2L2 & ( ZD4L28 & ( (XD11L1 & (!XD4L1 & (ZD4L22 & ZD4L1))) ) ) );


--HF1_E_new_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

HF1_E_new_inst = DFFEAS(HF1_R_valid, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1043 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
HF1L1043 = (HF1_E_new_inst & HF1_R_ctrl_st);


--KE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
KE1L1 = (!KE1_write_accepted & !HF1_d_read);


--HE4_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]
--register power-up is low

HE4_count[0] = DFFEAS(HE4L34, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~2
LE1L3 = (HF1_W_alu_result[16] & (!HF1_W_alu_result[17] & (LE1L1 & LE1L2)));


--LE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
LE1L18 = (HF1_d_read & (!KE1_read_accepted & !HF1_W_alu_result[4]));


--LE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
LE1L10 = (HF1_W_alu_result[4] & !HF1_W_alu_result[6]);


--LE1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1
LE1L11 = ( LE1L7 & ( LE1L10 & ( (HF1_W_alu_result[5] & (LE1L1 & (LE1L2 & LE1L4))) ) ) );


--LE1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
LE1L8 = ( LE1L4 & ( LE1L7 & ( (!HF1_W_alu_result[6] & (!HF1_W_alu_result[5] & (LE1L1 & LE1L2))) ) ) );


--LE1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1
LE1L5 = (HF1_W_alu_result[11] & !HF1_W_alu_result[12]);


--LE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~2
LE1L6 = (LE1L1 & (LE1L2 & (LE1L4 & LE1L5)));


--LE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~0
LE1L20 = ( LE1L8 & ( LE1L6 ) ) # ( !LE1L8 & ( LE1L6 ) ) # ( LE1L8 & ( !LE1L6 ) ) # ( !LE1L8 & ( !LE1L6 & ( ((LE1L15 & ((LE1L18) # (LE1L16)))) # (LE1L11) ) ) );


--LE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
LE1L9 = ( LE1L4 & ( LE1L7 & ( (!HF1_W_alu_result[4] & (HF1_W_alu_result[5] & (LE1L1 & LE1L2))) ) ) );


--LE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~1
LE1L21 = ( LE1L23 & ( (LE1L1 & (LE1L2 & (LE1L4 & LE1L7))) ) );


--YD9_mem_used[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]
--register power-up is low

YD9_mem_used[7] = DFFEAS(YD9L66, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GF1L1 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal0~0
GF1L1 = (GF1_entries[1] & !GF1_entries[0]);


--HE4_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg
--register power-up is low

HE4_use_reg = DFFEAS(HE4L97, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[8]~2
LE1L24 = ( XD9L4 & ( (HE4_count[0] & (!LE1L3 & (!LE1L20 & !LE1L21))) ) );


--YB1L111 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~0
YB1L111 = (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & LE1L12));


--YB1_s_serial_transfer.STATE_1_PRE_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE
--register power-up is low

YB1_s_serial_transfer.STATE_1_PRE_WRITE = DFFEAS(YB1L101, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--XB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal1~0
XB1L2 = (HF1_W_alu_result[2] & HF1_W_alu_result[3]);


--ZD2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0
ZD2L3 = ( XB1L2 & ( YB1_s_serial_transfer.STATE_6_POST_READ & ( (YB1L111 & ((!XD11L1) # (YB1_s_serial_transfer.STATE_1_PRE_WRITE))) ) ) ) # ( !XB1L2 & ( YB1_s_serial_transfer.STATE_6_POST_READ & ( YB1L111 ) ) ) # ( XB1L2 & ( !YB1_s_serial_transfer.STATE_6_POST_READ & ( (YB1L111 & (!XD2L2 & ((!XD11L1) # (YB1_s_serial_transfer.STATE_1_PRE_WRITE)))) ) ) ) # ( !XB1L2 & ( !YB1_s_serial_transfer.STATE_6_POST_READ & ( YB1L111 ) ) );


--LE1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0
LE1L13 = (HF1_W_alu_result[3] & HF1_W_alu_result[6]);


--YD3_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD3_mem_used[1] = DFFEAS(YD3L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_av_waitrequest is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

BC1_av_waitrequest = DFFEAS(BC1L68, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
CE1L9 = (LE1L9 & (LE1L13 & (!YD3_mem_used[1] & BC1_av_waitrequest)));


--YD5_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD5_mem_used[1] = DFFEAS(YD5L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD5_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]
--register power-up is low

ZD5_wait_latency_counter[1] = DFFEAS(ZD5L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
LE1L19 = (HF1_d_read & (!KE1_read_accepted & (!HF1_W_alu_result[4] & LE1L15)));


--ZD5_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]
--register power-up is low

ZD5_wait_latency_counter[0] = DFFEAS(ZD5L11, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD5L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0
ZD5L4 = ( LE1L18 & ( !ZD5_wait_latency_counter[0] $ (((!XD11L1) # ((!LE1L15) # (YD5_mem_used[1])))) ) ) # ( !LE1L18 & ( ZD5_wait_latency_counter[0] ) );


--YD12_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD12_mem_used[1] = DFFEAS(YD12L7, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD11_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1]
--register power-up is low

ZD11_wait_latency_counter[1] = DFFEAS(ZD11L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD11_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[0]
--register power-up is low

ZD11_wait_latency_counter[0] = DFFEAS(ZD11L11, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~0
ZD11L5 = ( !ZD11_wait_latency_counter[1] & ( ZD11_wait_latency_counter[0] & ( (!XD11L1 & (!HF1_W_alu_result[6] & (LE1L9 & !YD12_mem_used[1]))) ) ) ) # ( !ZD11_wait_latency_counter[1] & ( !ZD11_wait_latency_counter[0] & ( (XD11L1 & (!HF1_W_alu_result[6] & (LE1L9 & !YD12_mem_used[1]))) ) ) );


--CE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
CE1L2 = ( ZD5L4 & ( ZD11L5 & ( ND1_rst1 ) ) ) # ( !ZD5L4 & ( ZD11L5 & ( ND1_rst1 ) ) ) # ( ZD5L4 & ( !ZD11L5 & ( (ND1_rst1 & (!YD5_mem_used[1] & (!ZD5_wait_latency_counter[1] & LE1L19))) ) ) );


--KE2_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

KE2_read_accepted = DFFEAS(KE2L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_i_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

HF1_i_read = DFFEAS(HF1L1083, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FE1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~0
FE1L15 = (ND1_rst1 & (!KE2_read_accepted & !HF1_i_read));


--ME1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
ME1L1 = (!HF1_F_pc[21] & (!HF1_F_pc[20] & (!HF1_F_pc[18] & !HF1_F_pc[17])));


--HF1_F_pc[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[24]
--register power-up is low

HF1_F_pc[24] = DFFEAS(HF1L712, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  ,  ,  );


--HF1_F_pc[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

HF1_F_pc[14] = DFFEAS(HF1L702, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_W_valid,  ,  ,  ,  );


--ME1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~1
ME1L2 = ( !HF1_F_pc[12] & ( !HF1_F_pc[11] & ( (!HF1_F_pc[24] & (HF1_F_pc[14] & (!HF1_F_pc[13] & HF1_F_pc[15]))) ) ) );


--ME1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~2
ME1L3 = ( !HF1_F_pc[23] & ( !HF1_F_pc[22] & ( (!HF1_F_pc[10] & (HF1_F_pc[9] & (!HF1_F_pc[16] & !HF1_F_pc[19]))) ) ) );


--XE2_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

XE2_top_priority_reg[0] = DFFEAS(XE2L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XE2_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

XE2_top_priority_reg[1] = DFFEAS(XE2L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XE2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0
XE2L1 = ( XE2_top_priority_reg[0] & ( XE2_top_priority_reg[1] & ( (!FE1L15) # ((ME1L1 & (ME1L2 & ME1L3))) ) ) ) # ( !XE2_top_priority_reg[0] & ( XE2_top_priority_reg[1] ) ) # ( !XE2_top_priority_reg[0] & ( !XE2_top_priority_reg[1] ) );


--JE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|always2~0
JE1L1 = (!HF1_d_write & (((HF1_d_read & !KE1_read_accepted)))) # (HF1_d_write & ((!KE1_write_accepted) # ((HF1_d_read & !KE1_read_accepted))));


--YD7_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD7_mem_used[1] = DFFEAS(YD7L11, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD7L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0
ZD7L3 = (ND1_rst1 & !YD7_mem_used[1]);


--CE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
CE1L10 = (JE1L1 & ZD7L3);


--CE1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
CE1L11 = ( CE1L10 & ( (LE1L3 & (!LE1L20 & (!LE1L21 & XE2L1))) ) );


--ZD8_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]
--register power-up is low

ZD8_wait_latency_counter[0] = DFFEAS(ZD8L18, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD8_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD8_mem_used[1] = DFFEAS(YD8L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD8_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]
--register power-up is low

ZD8_wait_latency_counter[1] = DFFEAS(ZD8L19, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
CE1L12 = ( LE1L11 & ( !ZD8_wait_latency_counter[1] & ( (ND1_rst1 & (!YD8_mem_used[1] & (!XD11L1 $ (!ZD8_wait_latency_counter[0])))) ) ) );


--YD11_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD11_mem_used[1] = DFFEAS(YD11L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]
--register power-up is low

ZD10_wait_latency_counter[1] = DFFEAS(ZD10L12, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]
--register power-up is low

ZD10_wait_latency_counter[0] = DFFEAS(ZD10L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
CE1L13 = ( !ZD10_wait_latency_counter[1] & ( ZD10_wait_latency_counter[0] & ( (ND1_rst1 & (!XD11L1 & (LE1L8 & !YD11_mem_used[1]))) ) ) ) # ( !ZD10_wait_latency_counter[1] & ( !ZD10_wait_latency_counter[0] & ( (ND1_rst1 & (XD11L1 & (LE1L8 & !YD11_mem_used[1]))) ) ) );


--XE1_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

XE1_top_priority_reg[0] = DFFEAS(XE1L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XE1_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

XE1_top_priority_reg[1] = DFFEAS(XE1L7, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0
XE1L1 = ( ME1L2 & ( ME1L3 & ( (XE1_top_priority_reg[0] & ((!XE1_top_priority_reg[1]) # ((FE1L15 & ME1L1)))) ) ) ) # ( !ME1L2 & ( ME1L3 & ( (XE1_top_priority_reg[0] & !XE1_top_priority_reg[1]) ) ) ) # ( ME1L2 & ( !ME1L3 & ( (XE1_top_priority_reg[0] & !XE1_top_priority_reg[1]) ) ) ) # ( !ME1L2 & ( !ME1L3 & ( (XE1_top_priority_reg[0] & !XE1_top_priority_reg[1]) ) ) );


--YD1_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD1_mem_used[1] = DFFEAS(YD1L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
CE1L14 = (ND1_rst1 & (HF1_W_alu_result[4] & (LE1L12 & !YD1_mem_used[1])));


--CE1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
CE1L15 = ( ZD4L24 & ( HE3_count[0] & ( (!YD4_mem_used[1] & (LE1L15 & LE1L16)) ) ) ) # ( !ZD4L24 & ( HE3_count[0] & ( (XD4L1 & (!YD4_mem_used[1] & (LE1L15 & LE1L16))) ) ) );


--AG1_waitrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

AG1_waitrequest = DFFEAS(AG1L168, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YD6_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD6_mem_used[1] = DFFEAS(YD6L11, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7
CE1L16 = (ND1_rst1 & (!AG1_waitrequest & !YD6_mem_used[1]));


--CE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~8
CE1L17 = ( LE1L5 & ( CE1L16 & ( (JE1L1 & (LE1L1 & (LE1L2 & LE1L4))) ) ) );


--CE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
CE1L3 = ( !CE1L15 & ( CE1L17 & ( (!CE1L12 & (!CE1L13 & (XE1L1 & !CE1L14))) ) ) ) # ( !CE1L15 & ( !CE1L17 & ( (!CE1L12 & (!CE1L13 & !CE1L14)) ) ) );


--CE1_WideOr0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0
CE1_WideOr0 = ( !CE1L11 & ( CE1L3 & ( (!LE1L24 & (!ZD2L3 & (!CE1L9 & !CE1L2))) ) ) );


--ZD4_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

ZD4_read_latency_shift_reg[0] = DFFEAS(ZD4L23, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]
--register power-up is low

YD4_mem[0][87] = DFFEAS(YD4L17, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD4L16,  ,  ,  ,  );


--YD4_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD4_mem_used[0] = DFFEAS(YD4L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD4L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|comb~0
XD4L2 = (YD4_mem_used[0] & ((YD4_mem[0][87]) # (ZD4_read_latency_shift_reg[0])));


--YD4_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]
--register power-up is low

YD4_mem[0][19] = DFFEAS(YD4L18, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD4L16,  ,  ,  ,  );


--YD4_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]
--register power-up is low

YD4_mem[0][88] = DFFEAS(YD4L19, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD4L16,  ,  ,  ,  );


--YD4_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]
--register power-up is low

YD4_mem[0][52] = DFFEAS(YD4L20, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD4L16,  ,  ,  ,  );


--HE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|always10~0
HE1L1 = (!YD4_mem[0][88] & YD4_mem[0][52]);


--HE1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|out_valid~0
HE1L36 = ( UE4_burst_uncompress_address_offset[1] & ( HE1L1 & ( (!XD4L2 & (ZD4_read_latency_shift_reg[0])) # (XD4L2 & ((YD4_mem[0][19]))) ) ) ) # ( !UE4_burst_uncompress_address_offset[1] & ( HE1L1 & ( (!XD4L2 & (ZD4_read_latency_shift_reg[0] & ((UE4_burst_uncompress_address_base[1])))) # (XD4L2 & (((YD4_mem[0][19])))) ) ) ) # ( UE4_burst_uncompress_address_offset[1] & ( !HE1L1 & ( (XD4L2) # (ZD4_read_latency_shift_reg[0]) ) ) ) # ( !UE4_burst_uncompress_address_offset[1] & ( !HE1L1 & ( (XD4L2) # (ZD4_read_latency_shift_reg[0]) ) ) );


--YD10_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid
--register power-up is low

YD10_out_valid = DFFEAS(YD10_internal_out_valid, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--YD9_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD9_mem_used[0] = DFFEAS(YD9L57, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD9_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid
XD9_rp_valid = ((YD9_mem[0][87] & YD9_mem_used[0])) # (YD10_out_valid);


--YD9_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]
--register power-up is low

YD9_mem[0][52] = DFFEAS(YD9L11, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UE9L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
UE9L14 = ( UE9_burst_uncompress_address_base[1] & ( UE9_burst_uncompress_address_offset[1] & ( (YD9_mem_used[0] & (!YD9_mem[0][19] & ((YD9_mem[0][87]) # (YD10_out_valid)))) ) ) ) # ( !UE9_burst_uncompress_address_base[1] & ( UE9_burst_uncompress_address_offset[1] & ( (YD9_mem_used[0] & (!YD9_mem[0][19] & ((YD9_mem[0][87]) # (YD10_out_valid)))) ) ) ) # ( UE9_burst_uncompress_address_base[1] & ( !UE9_burst_uncompress_address_offset[1] & ( (YD9_mem_used[0] & (!YD9_mem[0][19] & ((YD9_mem[0][87]) # (YD10_out_valid)))) ) ) ) # ( !UE9_burst_uncompress_address_base[1] & ( !UE9_burst_uncompress_address_offset[1] & ( (!YD9_mem_used[0]) # ((!YD9_mem[0][19]) # ((!YD10_out_valid & !YD9_mem[0][87]))) ) ) );


--HE2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0
HE2L35 = (XD9_rp_valid & ((!YD9_mem[0][52]) # ((!UE9L14) # (YD9_mem[0][88]))));


--ZD10_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZD10_read_latency_shift_reg[0] = DFFEAS(ZD10L8, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD11_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZD11_read_latency_shift_reg[0] = DFFEAS(ZD11L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD6_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZD6_read_latency_shift_reg[0] = DFFEAS(ZD6L36, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD6_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]
--register power-up is low

YD6_mem[0][84] = DFFEAS(YD6L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD6L12,  ,  ,  ,  );


--YD6_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]
--register power-up is low

YD6_mem[0][66] = DFFEAS(YD6L14, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD6L12,  ,  ,  ,  );


--DE2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src0_valid~0
DE2L1 = (ZD6_read_latency_shift_reg[0] & ((!YD6_mem[0][84]) # (!YD6_mem[0][66])));


--ZD7_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZD7_read_latency_shift_reg[0] = DFFEAS(ZD7L4, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD7_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][84]
--register power-up is low

YD7_mem[0][84] = DFFEAS(YD7L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD7L12,  ,  ,  ,  );


--YD7_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][66]
--register power-up is low

YD7_mem[0][66] = DFFEAS(YD7L14, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD7L12,  ,  ,  ,  );


--DE3L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0
DE3L1 = (ZD7_read_latency_shift_reg[0] & ((!YD7_mem[0][84]) # (!YD7_mem[0][66])));


--ZD1_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZD1_read_latency_shift_reg[0] = DFFEAS(ZD1L5, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD2_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZD2_read_latency_shift_reg[0] = DFFEAS(ZD2L4, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD3_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZD3_read_latency_shift_reg[0] = DFFEAS(ZD3L27, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD5_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZD5_read_latency_shift_reg[0] = DFFEAS(CE1L20, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD8_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZD8_read_latency_shift_reg[0] = DFFEAS(ZD8L14, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
SE1L2 = ( !ZD8_read_latency_shift_reg[0] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD2_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & !ZD5_read_latency_shift_reg[0]))) ) );


--SE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
SE1L3 = ( SE1L2 & ( (!ZD10_read_latency_shift_reg[0] & (!ZD11_read_latency_shift_reg[0] & (!DE2L1 & !DE3L1))) ) );


--KE1_end_begintransfer is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

KE1_end_begintransfer = DFFEAS(KE1L7, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
KE1L2 = ( KE1_end_begintransfer & ( (!HF1_d_read & ((!HF1_d_write) # ((!ND1_rst1 & !KE1_write_accepted)))) ) ) # ( !KE1_end_begintransfer & ( (!HF1_d_read & ((!HF1_d_write) # (!KE1_write_accepted))) ) );


--KE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
KE1L3 = ( !KE1L2 & ( (!HF1_d_read) # (((!SE1L3) # (HE2L35)) # (HE1L36)) ) );


--HF1_E_st_stall is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
HF1_E_st_stall = ( KE1L3 & ( ((HF1_d_write & (KE1L1 & CE1_WideOr0))) # (HF1L1043) ) ) # ( !KE1L3 & ( (HF1L1043) # (HF1_d_write) ) );


--KE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
KE1L12 = ( CE1_WideOr0 & ( !KE1L3 & ( KE1_write_accepted ) ) ) # ( !CE1_WideOr0 & ( !KE1L3 & ( ((ND1_rst1 & HF1_d_write)) # (KE1_write_accepted) ) ) );


--SE1_WideOr1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
SE1_WideOr1 = (!HE1L36 & (!HE2L35 & SE1L3));


--HF1_R_ctrl_ld is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

HF1_R_ctrl_ld = DFFEAS(HF1L273, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_read_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
HF1_d_read_nxt = (!HF1_d_read & (HF1_E_new_inst & ((HF1_R_ctrl_ld)))) # (HF1_d_read & (((HF1_E_new_inst & HF1_R_ctrl_ld)) # (SE1_WideOr1)));


--KE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
KE1L9 = ( SE1_WideOr1 & ( ((ND1_rst1 & (HF1_d_read & !CE1_WideOr0))) # (KE1_read_accepted) ) );


--HF1_D_iw[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

HF1_D_iw[4] = DFFEAS(HF1L631, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1_D_iw[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

HF1_D_iw[1] = DFFEAS(HF1L628, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1_D_iw[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

HF1_D_iw[3] = DFFEAS(HF1L630, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L277 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
HF1L277 = (HF1_D_iw[0] & (!HF1_D_iw[3] & ((HF1_D_iw[2]) # (HF1_D_iw[1]))));


--HF1L278 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
HF1L278 = (!HF1L277) # (HF1_D_iw[4]);


--HF1L279 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
HF1L279 = (HF1_D_iw[0] & (HF1_D_iw[3] & ((HF1_D_iw[2]) # (HF1_D_iw[1]))));


--HF1L280 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
HF1L280 = (!HF1_D_iw[4] & HF1L279);


--HF1L428 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~0
HF1L428 = (!HF1L278 & (((HF1L102 & !HF1L106)) # (HF1L280))) # (HF1L278 & (((!HF1L280) # (!HF1L106))));


--HF1L431 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~1
HF1L431 = (!HF1L278 & (((!HF1L102 & !HF1L106)) # (HF1L280))) # (HF1L278 & (((!HF1L280) # (!HF1L106))));


--HF1_d_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

HF1_d_byteenable[3] = DFFEAS(HF1L430, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[10]~0
HE3L22 = (!HE3_use_reg) # (XD4_cp_ready);


--HF1_d_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

HF1_d_byteenable[2] = DFFEAS(HF1L429, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|comb~1
XD4L3 = (YD4_mem[0][87]) # (ZD4_read_latency_shift_reg[0]);


--ZD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~0
ZD1L3 = (ND1_rst1 & (HF1_d_read & !KE1_read_accepted));


--YD4L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|write~0
YD4L21 = (ZD1L3 & ((ZD4L24) # (XD4L1)));


--YD4L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
YD4L15 = ( YD4L21 & ( (!YD4_mem_used[0] & (YD4_mem_used[1])) # (YD4_mem_used[0] & (!XD4L3 & ((LE1L17) # (YD4_mem_used[1])))) ) ) # ( !YD4L21 & ( (YD4_mem_used[1] & ((!XD4L3) # (!YD4_mem_used[0]))) ) );


--HF1_R_ctrl_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

HF1_R_ctrl_shift_rot = DFFEAS(HF1L290, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_logic is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

HF1_R_ctrl_logic = DFFEAS(HF1L275, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_logic_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

HF1_R_logic_op[1] = DFFEAS(HF1L343, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_logic_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

HF1_R_logic_op[0] = DFFEAS(HF1L342, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src1[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

HF1_E_src1[5] = DFFEAS(HF1L760, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L401 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0
HF1L401 = (!HF1_E_src2[5] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[5])) # (HF1_R_logic_op[1] & ((HF1_E_src1[5]))))) # (HF1_E_src2[5] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[5])))));


--HF1L357 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0
HF1L357 = ( HF1L110 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L401)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[5])))) ) ) # ( !HF1L110 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L401)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[5])))) ) );


--HF1_R_ctrl_rd_ctl_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

HF1_R_ctrl_rd_ctl_reg = DFFEAS(HF1_D_op_rdctl, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_br_cmp is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

HF1_R_ctrl_br_cmp = DFFEAS(HF1L251, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L384 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
HF1L384 = (HF1_R_ctrl_br_cmp) # (HF1_R_ctrl_rd_ctl_reg);


--HF1_E_src1[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

HF1_E_src1[22] = DFFEAS(HF1L777, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L418 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~1
HF1L418 = (!HF1_E_src1[22] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[22])) # (HF1_R_logic_op[1] & ((HF1_E_src2[22]))))) # (HF1_E_src1[22] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[22])))));


--HF1L374 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~2
HF1L374 = ( HF1L114 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L418)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[22])))) ) ) # ( !HF1L114 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L418)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[22])))) ) );


--HF1_E_src1[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

HF1_E_src1[23] = DFFEAS(HF1L778, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L419 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~2
HF1L419 = (!HF1_E_src1[23] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[23])) # (HF1_R_logic_op[1] & ((HF1_E_src2[23]))))) # (HF1_E_src1[23] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[23])))));


--HF1L375 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~3
HF1L375 = ( HF1L118 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L419)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[23])))) ) ) # ( !HF1L118 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L419)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[23])))) ) );


--HF1_E_src1[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

HF1_E_src1[24] = DFFEAS(HF1L779, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L420 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~3
HF1L420 = (!HF1_E_src1[24] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[24])) # (HF1_R_logic_op[1] & ((HF1_E_src2[24]))))) # (HF1_E_src1[24] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[24])))));


--HF1L376 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~4
HF1L376 = ( HF1L122 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L420)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[24])))) ) ) # ( !HF1L122 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L420)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[24])))) ) );


--HF1_E_src1[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

HF1_E_src1[25] = DFFEAS(HF1L780, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L421 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~4
HF1L421 = (!HF1_E_src1[25] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[25])) # (HF1_R_logic_op[1] & ((HF1_E_src2[25]))))) # (HF1_E_src1[25] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[25])))));


--HF1L377 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~5
HF1L377 = ( HF1L126 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L421)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[25])))) ) ) # ( !HF1L126 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L421)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[25])))) ) );


--HF1_E_src1[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

HF1_E_src1[26] = DFFEAS(HF1L781, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L422 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~5
HF1L422 = (!HF1_E_src1[26] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[26])) # (HF1_R_logic_op[1] & ((HF1_E_src2[26]))))) # (HF1_E_src1[26] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[26])))));


--HF1L378 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~6
HF1L378 = ( HF1L130 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L422)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[26])))) ) ) # ( !HF1L130 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L422)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[26])))) ) );


--HF1_E_src1[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

HF1_E_src1[18] = DFFEAS(HF1L773, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L414 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~6
HF1L414 = (!HF1_E_src2[18] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[18])) # (HF1_R_logic_op[1] & ((HF1_E_src1[18]))))) # (HF1_E_src2[18] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[18])))));


--HF1L370 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~7
HF1L370 = ( HF1L134 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L414)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[18])))) ) ) # ( !HF1L134 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L414)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[18])))) ) );


--HF1_E_src1[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

HF1_E_src1[19] = DFFEAS(HF1L774, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L415 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~7
HF1L415 = (!HF1_E_src2[19] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[19])) # (HF1_R_logic_op[1] & ((HF1_E_src1[19]))))) # (HF1_E_src2[19] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[19])))));


--HF1L371 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~8
HF1L371 = ( HF1L138 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L415)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[19])))) ) ) # ( !HF1L138 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L415)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[19])))) ) );


--HF1_E_src1[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

HF1_E_src1[20] = DFFEAS(HF1L775, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L416 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~8
HF1L416 = (!HF1_E_src2[20] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[20])) # (HF1_R_logic_op[1] & ((HF1_E_src1[20]))))) # (HF1_E_src2[20] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[20])))));


--HF1L372 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~9
HF1L372 = ( HF1L142 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L416)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[20])))) ) ) # ( !HF1L142 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L416)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[20])))) ) );


--HF1_E_src1[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

HF1_E_src1[21] = DFFEAS(HF1L776, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L417 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~9
HF1L417 = (!HF1_E_src2[21] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[21])) # (HF1_R_logic_op[1] & ((HF1_E_src1[21]))))) # (HF1_E_src2[21] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[21])))));


--HF1L373 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~10
HF1L373 = ( HF1L146 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L417)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[21])))) ) ) # ( !HF1L146 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L417)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[21])))) ) );


--HF1_E_src1[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

HF1_E_src1[13] = DFFEAS(HF1L768, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L409 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~10
HF1L409 = (!HF1_E_src1[13] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[13])) # (HF1_R_logic_op[1] & ((HF1_E_src2[13]))))) # (HF1_E_src1[13] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[13])))));


--HF1L365 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~11
HF1L365 = ( HF1L150 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L409)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[13])))) ) ) # ( !HF1L150 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L409)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[13])))) ) );


--HF1_E_src1[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

HF1_E_src1[14] = DFFEAS(HF1L769, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L410 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~11
HF1L410 = (!HF1_E_src1[14] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[14])) # (HF1_R_logic_op[1] & ((HF1_E_src2[14]))))) # (HF1_E_src1[14] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[14])))));


--HF1L366 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~12
HF1L366 = ( HF1L154 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L410)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[14])))) ) ) # ( !HF1L154 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L410)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[14])))) ) );


--HF1_E_src1[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

HF1_E_src1[15] = DFFEAS(HF1L770, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L411 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~12
HF1L411 = (!HF1_E_src1[15] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[15])) # (HF1_R_logic_op[1] & ((HF1_E_src2[15]))))) # (HF1_E_src1[15] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[15])))));


--HF1L367 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~13
HF1L367 = ( HF1L158 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L411)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[15])))) ) ) # ( !HF1L158 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L411)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[15])))) ) );


--HF1_E_src1[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

HF1_E_src1[16] = DFFEAS(HF1L771, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L412 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~13
HF1L412 = (!HF1_E_src1[16] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[16])) # (HF1_R_logic_op[1] & ((HF1_E_src2[16]))))) # (HF1_E_src1[16] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[16])))));


--HF1L368 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~14
HF1L368 = ( HF1L162 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L412)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[16])))) ) ) # ( !HF1L162 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L412)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[16])))) ) );


--HF1_E_src1[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

HF1_E_src1[17] = DFFEAS(HF1L772, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L413 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~14
HF1L413 = (!HF1_E_src1[17] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[17])) # (HF1_R_logic_op[1] & ((HF1_E_src2[17]))))) # (HF1_E_src1[17] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[17])))));


--HF1L369 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~15
HF1L369 = ( HF1L166 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L413)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[17])))) ) ) # ( !HF1L166 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L413)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[17])))) ) );


--HF1_E_src1[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

HF1_E_src1[11] = DFFEAS(HF1L766, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L407 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~15
HF1L407 = (!HF1_E_src1[11] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[11])) # (HF1_R_logic_op[1] & ((HF1_E_src2[11]))))) # (HF1_E_src1[11] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[11])))));


--HF1L363 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~16
HF1L363 = ( HF1L170 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L407)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[11])))) ) ) # ( !HF1L170 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L407)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[11])))) ) );


--HF1_E_src1[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

HF1_E_src1[12] = DFFEAS(HF1L767, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L408 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~16
HF1L408 = (!HF1_E_src1[12] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[12])) # (HF1_R_logic_op[1] & ((HF1_E_src2[12]))))) # (HF1_E_src1[12] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[12])))));


--HF1L364 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~17
HF1L364 = ( HF1L174 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L408)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[12])))) ) ) # ( !HF1L174 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L408)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[12])))) ) );


--HF1_E_src1[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

HF1_E_src1[7] = DFFEAS(HF1L762, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L403 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~17
HF1L403 = (!HF1_E_src2[7] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[7])) # (HF1_R_logic_op[1] & ((HF1_E_src1[7]))))) # (HF1_E_src2[7] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[7])))));


--HF1L359 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~18
HF1L359 = ( HF1L178 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L403)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[7])))) ) ) # ( !HF1L178 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L403)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[7])))) ) );


--HF1_E_src1[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

HF1_E_src1[8] = DFFEAS(HF1L763, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L404 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~18
HF1L404 = (!HF1_E_src2[8] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[8])) # (HF1_R_logic_op[1] & ((HF1_E_src1[8]))))) # (HF1_E_src2[8] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[8])))));


--HF1L360 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~19
HF1L360 = ( HF1L182 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L404)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[8])))) ) ) # ( !HF1L182 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L404)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[8])))) ) );


--HF1_E_src1[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

HF1_E_src1[9] = DFFEAS(HF1L764, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L405 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~19
HF1L405 = (!HF1_E_src2[9] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[9])) # (HF1_R_logic_op[1] & ((HF1_E_src1[9]))))) # (HF1_E_src2[9] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[9])))));


--HF1L361 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~20
HF1L361 = ( HF1L186 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L405)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[9])))) ) ) # ( !HF1L186 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L405)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[9])))) ) );


--HF1_E_src1[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

HF1_E_src1[10] = DFFEAS(HF1L765, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L406 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~20
HF1L406 = (!HF1_E_src2[10] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[10])) # (HF1_R_logic_op[1] & ((HF1_E_src1[10]))))) # (HF1_E_src2[10] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[10])))));


--HF1L362 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~21
HF1L362 = ( HF1L190 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L406)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[10])))) ) ) # ( !HF1L190 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L406)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[10])))) ) );


--HF1_E_src2[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

HF1_E_src2[3] = DFFEAS(HF1L809, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src1[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

HF1_E_src1[3] = DFFEAS(HF1L758, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L399 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~21
HF1L399 = (!HF1_E_src2[3] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[3])) # (HF1_R_logic_op[1] & ((HF1_E_src1[3]))))) # (HF1_E_src2[3] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[3])))));


--HF1L355 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~22
HF1L355 = ( HF1L194 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L399)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[3])))) ) ) # ( !HF1L194 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L399)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[3])))) ) );


--HF1_E_src1[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

HF1_E_src1[6] = DFFEAS(HF1L761, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L402 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~22
HF1L402 = (!HF1_E_src1[6] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[6])) # (HF1_R_logic_op[1] & ((HF1_E_src2[6]))))) # (HF1_E_src1[6] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[6])))));


--HF1L358 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~23
HF1L358 = ( HF1L198 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L402)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[6])))) ) ) # ( !HF1L198 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L402)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[6])))) ) );


--HF1_E_src1[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

HF1_E_src1[2] = DFFEAS(HF1L757, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src2[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

HF1_E_src2[2] = DFFEAS(HF1L808, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L398 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~23
HF1L398 = (!HF1_E_src1[2] & ((!HF1_E_src2[2] & (!HF1_R_logic_op[1] & !HF1_R_logic_op[0])) # (HF1_E_src2[2] & (HF1_R_logic_op[1])))) # (HF1_E_src1[2] & (!HF1_R_logic_op[1] $ (((!HF1_E_src2[2]) # (!HF1_R_logic_op[0])))));


--HF1L354 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~24
HF1L354 = ( HF1L202 & ( (!HF1_R_ctrl_shift_rot & (((!HF1_R_ctrl_logic) # (HF1L398)))) # (HF1_R_ctrl_shift_rot & (HF1_E_shift_rot_result[2])) ) ) # ( !HF1L202 & ( (!HF1_R_ctrl_shift_rot & (((HF1_R_ctrl_logic & HF1L398)))) # (HF1_R_ctrl_shift_rot & (HF1_E_shift_rot_result[2])) ) );


--HF1_E_src1[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

HF1_E_src1[4] = DFFEAS(HF1L759, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src2[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

HF1_E_src2[4] = DFFEAS(HF1L810, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L400 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~24
HF1L400 = (!HF1_E_src1[4] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src2[4])) # (HF1_R_logic_op[1] & ((HF1_E_src2[4]))))) # (HF1_E_src1[4] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src2[4])))));


--HF1L356 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~25
HF1L356 = ( HF1L206 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L400)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[4])))) ) ) # ( !HF1L206 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L400)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[4])))) ) );


--HF1_d_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

HF1_d_writedata[26] = DFFEAS(HF1L576, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

HF1_d_writedata[27] = DFFEAS(HF1L577, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

HF1_d_writedata[28] = DFFEAS(HF1L578, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

HF1_d_writedata[29] = DFFEAS(HF1L579, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

HF1_d_writedata[30] = DFFEAS(HF1L580, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

HF1_d_writedata[31] = DFFEAS(HF1L581, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

HF1_d_writedata[24] = DFFEAS(HF1L574, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_d_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

HF1_d_writedata[25] = DFFEAS(HF1L575, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L158 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L158 = INPUT();


--A1L150 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L150 = INPUT();


--A1L177 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L177 = INPUT();


--A1L188 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L188 = INPUT();


--A1L163 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L163 = INPUT();


--BG1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
BG1L2 = (A1L177 & (!A1L188 & A1L163));


--A1L168 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L168 = INPUT();


--DG1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
DG1L54 = (DG1_sr[0] & (((!A1L163) # (!A1L168)) # (A1L188)));


--FG3_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

FG3_dreg[0] = DFFEAS(FG3_din_s1, A1L184,  ,  ,  ,  ,  ,  ,  );


--A1L164 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L164 = INPUT();


--A1L165 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L165 = INPUT();


--DG1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
DG1L55 = ( !A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & (A1L168 & FG3_dreg[0]))) ) ) );


--DG1_DRsize.000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

DG1_DRsize.000 = DFFEAS(VCC, A1L184,  ,  , BG1_virtual_state_uir,  ,  ,  ,  );


--A1L186 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L186 = INPUT();


--DG1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
DG1L56 = ( DG1_DRsize.000 & ( A1L186 & ( (!BG1L2 & (((DG1L55)) # (DG1L54))) # (BG1L2 & (((DG1_sr[1])))) ) ) ) # ( !DG1_DRsize.000 & ( A1L186 & ( ((DG1L55) # (DG1L54)) # (BG1L2) ) ) ) # ( DG1_DRsize.000 & ( !A1L186 & ( (!BG1L2 & (((DG1L55)) # (DG1L54))) # (BG1L2 & (((DG1_sr[1])))) ) ) ) # ( !DG1_DRsize.000 & ( !A1L186 & ( (!BG1L2 & ((DG1L55) # (DG1L54))) ) ) );


--A1L184 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L184 = INPUT();


--FG2_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

FG2_dreg[0] = DFFEAS(FG2_din_s1, A1L184,  ,  ,  ,  ,  ,  ,  );


--DC1L219 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~0
DC1L219 = (DC1_init_done & ((GF1_entries[0]) # (GF1_entries[1])));


--DC1L220 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1
DC1L220 = (!JC1_r_sync_rst & !DC1_refresh_request);


--DC1L221 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2
DC1L221 = ( DC1L219 & ( DC1L220 & ( (!DC1_m_state.000000001) # ((DC1L128 & ((!DC1L166) # (DC1_m_state.100000000)))) ) ) ) # ( !DC1L219 & ( DC1L220 & ( (DC1L128 & (((!DC1L166 & DC1_m_state.000000001)) # (DC1_m_state.100000000))) ) ) );


--GF1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[29]~16
GF1L132 = (!GF1_rd_address & ((GF1_entry_0[29]))) # (GF1_rd_address & (GF1_entry_1[29]));


--GF1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[43]~17
GF1L146 = (!GF1_rd_address & ((GF1_entry_0[43]))) # (GF1_rd_address & (GF1_entry_1[43]));


--DC1_m_next.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000
--register power-up is low

DC1_m_next.000001000 = DFFEAS(DC1L107, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L92 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~0
DC1L92 = (DC1_m_state.100000000 & ((!GF1L2) # (DC1_refresh_request)));


--DC1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~1
DC1L93 = ( DC1_refresh_request & ( DC1L92 ) ) # ( !DC1_refresh_request & ( DC1L92 & ( ((!DC1L329) # ((!DC1L338) # (!DC1L331))) # (DC1L56) ) ) );


--DC1_m_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]
--register power-up is low

DC1_m_count[1] = DFFEAS(DC1L118, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~0
DC1L84 = (DC1_m_state.000000100 & !DC1_m_count[1]);


--DC1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~2
DC1L94 = (!DC1L93 & ((DC1L84) # (DC1L92)));


--DC1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~3
DC1L95 = (!DC1_m_state.000000001 & ((!GF1L2) # ((!DC1_init_done) # (DC1_refresh_request))));


--DC1L96 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~4
DC1L96 = ( !DC1L95 & ( (DC1L165 & (((DC1L128 & !DC1_refresh_request)) # (DC1L166))) ) );


--DC1L97 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~5
DC1L97 = ( DC1L92 & ( !DC1L93 & ( (!DC1_m_state.000000100) # (DC1_m_count[1]) ) ) ) # ( !DC1L92 & ( !DC1L93 & ( (!DC1_m_count[1] & (!DC1_m_state.000000100 & (!DC1_m_state.000100000 $ (!DC1L96)))) # (DC1_m_count[1] & (((DC1L96)))) ) ) );


--DC1L91 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~0
DC1L91 = ( DC1L97 & ( (!DC1L94 & ((DC1_m_state.000001000))) # (DC1L94 & (GF1L146)) ) ) # ( !DC1L97 & ( (DC1_m_next.000001000 & DC1L94) ) );


--DC1_m_next.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000
--register power-up is low

DC1_m_next.000010000 = DFFEAS(DC1L111, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~6
DC1L98 = ( DC1_m_next.000010000 & ( (!DC1L94 & (((DC1_m_state.000010000 & DC1L97)))) # (DC1L94 & ((!GF1L146) # ((!DC1L97)))) ) ) # ( !DC1_m_next.000010000 & ( (DC1L97 & ((!DC1L94 & ((DC1_m_state.000010000))) # (DC1L94 & (!GF1L146)))) ) );


--DC1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~0
DC1L100 = (DC1_init_done & !DC1_m_state.000000001);


--DC1L89 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector25~0
DC1L89 = (!GF1L2 & (DC1L100 & !DC1_refresh_request));


--DC1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~1
DC1L129 = ( DC1L89 ) # ( !DC1L89 & ( (DC1L128 & (!DC1_refresh_request & ((!DC1L166) # (DC1_m_state.100000000)))) ) );


--GF1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~0
GF1L102 = !GF1_rd_address $ (((!DC1_f_pop) # (!DC1L128)));


--GF1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[31]~18
GF1L134 = (!GF1_rd_address & ((GF1_entry_0[31]))) # (GF1_rd_address & (GF1_entry_1[31]));


--HE4_address_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]
--register power-up is low

HE4_address_reg[14] = DFFEAS(HF1_W_alu_result[14], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~0
HE4L83 = (!HE4_use_reg & (HF1_W_alu_result[14])) # (HE4_use_reg & ((HE4_address_reg[14])));


--GF1_wr_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address
--register power-up is low

GF1_wr_address = DFFEAS(GF1L148, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
KE1L10 = (HF1_d_read & !KE1_read_accepted);


--XD9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~0
XD9L8 = ( HE4_byteen_reg[1] & ( HE4_byteen_reg[0] & ( (!YD9_mem_used[7] & (((HE4_use_reg) # (HF1_d_byteenable[0])) # (HF1_d_byteenable[1]))) ) ) ) # ( !HE4_byteen_reg[1] & ( HE4_byteen_reg[0] & ( (!YD9_mem_used[7] & (((HE4_use_reg) # (HF1_d_byteenable[0])) # (HF1_d_byteenable[1]))) ) ) ) # ( HE4_byteen_reg[1] & ( !HE4_byteen_reg[0] & ( (!YD9_mem_used[7] & (((HE4_use_reg) # (HF1_d_byteenable[0])) # (HF1_d_byteenable[1]))) ) ) ) # ( !HE4_byteen_reg[1] & ( !HE4_byteen_reg[0] & ( (!YD9_mem_used[7] & (!HE4_use_reg & ((HF1_d_byteenable[0]) # (HF1_d_byteenable[1])))) ) ) );


--GF1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|always2~0
GF1L3 = ( !LE1L21 & ( XD9L8 & ( (KE1L10 & (JE1L2 & (!LE1L3 & !LE1L20))) ) ) );


--XD9L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~1
XD9L9 = ( XD9L8 & ( (!XD11L1) # (((LE1L21) # (LE1L20)) # (LE1L3)) ) ) # ( !XD9L8 );


--GF1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]~0
GF1L100 = (!GF1L1 & (GF1_wr_address & ((!XD9L9) # (GF1L3))));


--GF1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]~0
GF1L54 = (!GF1L1 & (!GF1_wr_address & ((!XD9L9) # (GF1L3))));


--GF1L8 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]~0
GF1L8 = ( GF1L3 & ( XD9L9 & ( (!GF1_entries[1] & (GF1_entries[0] & ((!DC1_f_pop) # (!DC1L128)))) # (GF1_entries[1] & (!GF1_entries[0] $ (((DC1_f_pop & DC1L128))))) ) ) ) # ( !GF1L3 & ( XD9L9 & ( !GF1_entries[1] $ (((!DC1_f_pop) # ((!DC1L128) # (GF1_entries[0])))) ) ) ) # ( GF1L3 & ( !XD9L9 & ( (!GF1_entries[1] & (GF1_entries[0] & ((!DC1_f_pop) # (!DC1L128)))) # (GF1_entries[1] & (!GF1_entries[0] $ (((DC1_f_pop & DC1L128))))) ) ) ) # ( !GF1L3 & ( !XD9L9 & ( (!GF1_entries[1] & (GF1_entries[0] & ((!DC1_f_pop) # (!DC1L128)))) # (GF1_entries[1] & (!GF1_entries[0] $ (((DC1_f_pop & DC1L128))))) ) ) );


--GF1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~1
GF1L6 = ( GF1L3 & ( XD9L9 & ( (!DC1_f_pop & (!GF1_entries[1] & (!GF1_entries[0]))) # (DC1_f_pop & (!DC1L128 $ (((GF1_entries[0]) # (GF1_entries[1]))))) ) ) ) # ( !GF1L3 & ( XD9L9 & ( !GF1_entries[0] $ (((!DC1_f_pop) # (!DC1L128))) ) ) ) # ( GF1L3 & ( !XD9L9 & ( (!DC1_f_pop & (!GF1_entries[1] & (!GF1_entries[0]))) # (DC1_f_pop & (!DC1L128 $ (((GF1_entries[0]) # (GF1_entries[1]))))) ) ) ) # ( !GF1L3 & ( !XD9L9 & ( (!DC1_f_pop & (!GF1_entries[1] & (!GF1_entries[0]))) # (DC1_f_pop & (!DC1L128 $ (((GF1_entries[0]) # (GF1_entries[1]))))) ) ) );


--HE4_address_reg[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21]
--register power-up is low

HE4_address_reg[21] = DFFEAS(HF1_W_alu_result[21], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~1
HE4L90 = (!HE4_use_reg & (HF1_W_alu_result[21])) # (HE4_use_reg & ((HE4_address_reg[21])));


--HE4_address_reg[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]
--register power-up is low

HE4_address_reg[22] = DFFEAS(HF1_W_alu_result[22], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~2
HE4L91 = (!HE4_use_reg & (HF1_W_alu_result[22])) # (HE4_use_reg & ((HE4_address_reg[22])));


--GF1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[40]~19
GF1L143 = (!GF1_rd_address & ((GF1_entry_0[40]))) # (GF1_rd_address & (GF1_entry_1[40]));


--HE4_address_reg[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]
--register power-up is low

HE4_address_reg[23] = DFFEAS(HF1_W_alu_result[23], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~3
HE4L92 = (!HE4_use_reg & (HF1_W_alu_result[23])) # (HE4_use_reg & ((HE4_address_reg[23])));


--GF1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[41]~20
GF1L144 = (!GF1_rd_address & ((GF1_entry_0[41]))) # (GF1_rd_address & (GF1_entry_1[41]));


--HE4_address_reg[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]
--register power-up is low

HE4_address_reg[24] = DFFEAS(HF1_W_alu_result[24], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~4
HE4L93 = (!HE4_use_reg & (HF1_W_alu_result[24])) # (HE4_use_reg & ((HE4_address_reg[24])));


--HE4_address_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]
--register power-up is low

HE4_address_reg[11] = DFFEAS(HF1_W_alu_result[11], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~5
HE4L80 = (!HE4_use_reg & (HF1_W_alu_result[11])) # (HE4_use_reg & ((HE4_address_reg[11])));


--HE4_address_reg[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]
--register power-up is low

HE4_address_reg[25] = DFFEAS(HF1_W_alu_result[25], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~6
HE4L94 = (!HE4_use_reg & (HF1_W_alu_result[25])) # (HE4_use_reg & ((HE4_address_reg[25])));


--HE4_address_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]
--register power-up is low

HE4_address_reg[12] = DFFEAS(HF1_W_alu_result[12], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~7
HE4L81 = (!HE4_use_reg & (HF1_W_alu_result[12])) # (HE4_use_reg & ((HE4_address_reg[12])));


--GF1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[30]~21
GF1L133 = (!GF1_rd_address & ((GF1_entry_0[30]))) # (GF1_rd_address & (GF1_entry_1[30]));


--HE4_address_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]
--register power-up is low

HE4_address_reg[13] = DFFEAS(HF1_W_alu_result[13], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~8
HE4L82 = (!HE4_use_reg & (HF1_W_alu_result[13])) # (HE4_use_reg & ((HE4_address_reg[13])));


--DC1L197 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0
DC1L197 = ( DC1_refresh_request & ( ((!JC1_r_sync_rst & DC1L100)) # (DC1_active_cs_n) ) ) # ( !DC1_refresh_request & ( (DC1_active_cs_n & (((!DC1L100) # (JC1_r_sync_rst)) # (GF1L2))) ) );


--GF1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[32]~22
GF1L135 = (!GF1_rd_address & ((GF1_entry_0[32]))) # (GF1_rd_address & (GF1_entry_1[32]));


--HE4_address_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]
--register power-up is low

HE4_address_reg[15] = DFFEAS(HF1_W_alu_result[15], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9
HE4L84 = (!HE4_use_reg & (HF1_W_alu_result[15])) # (HE4_use_reg & ((HE4_address_reg[15])));


--GF1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[33]~23
GF1L136 = (!GF1_rd_address & ((GF1_entry_0[33]))) # (GF1_rd_address & (GF1_entry_1[33]));


--HE4_address_reg[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16]
--register power-up is low

HE4_address_reg[16] = DFFEAS(HF1_W_alu_result[16], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10
HE4L85 = (!HE4_use_reg & (HF1_W_alu_result[16])) # (HE4_use_reg & ((HE4_address_reg[16])));


--GF1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[34]~24
GF1L137 = (!GF1_rd_address & ((GF1_entry_0[34]))) # (GF1_rd_address & (GF1_entry_1[34]));


--HE4_address_reg[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17]
--register power-up is low

HE4_address_reg[17] = DFFEAS(HF1_W_alu_result[17], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11
HE4L86 = (!HE4_use_reg & (HF1_W_alu_result[17])) # (HE4_use_reg & ((HE4_address_reg[17])));


--GF1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[35]~25
GF1L138 = (!GF1_rd_address & ((GF1_entry_0[35]))) # (GF1_rd_address & (GF1_entry_1[35]));


--HE4_address_reg[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18]
--register power-up is low

HE4_address_reg[18] = DFFEAS(HF1_W_alu_result[18], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12
HE4L87 = (!HE4_use_reg & (HF1_W_alu_result[18])) # (HE4_use_reg & ((HE4_address_reg[18])));


--GF1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[36]~26
GF1L139 = (!GF1_rd_address & ((GF1_entry_0[36]))) # (GF1_rd_address & (GF1_entry_1[36]));


--HE4_address_reg[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19]
--register power-up is low

HE4_address_reg[19] = DFFEAS(HF1_W_alu_result[19], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13
HE4L88 = (!HE4_use_reg & (HF1_W_alu_result[19])) # (HE4_use_reg & ((HE4_address_reg[19])));


--GF1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[37]~27
GF1L140 = (!GF1_rd_address & ((GF1_entry_0[37]))) # (GF1_rd_address & (GF1_entry_1[37]));


--HE4_address_reg[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]
--register power-up is low

HE4_address_reg[20] = DFFEAS(HF1_W_alu_result[20], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14
HE4L89 = (!HE4_use_reg & (HF1_W_alu_result[20])) # (HE4_use_reg & ((HE4_address_reg[20])));


--HE4L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15
HE4L70 = (HE4_use_reg & HE4_address_reg[1]);


--DC1_i_state.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111
--register power-up is low

DC1_i_state.111 = DFFEAS(DC1L71, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_altera_reset_synchronizer_int_chain[4] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

JC1_altera_reset_synchronizer_int_chain[4] = DFFEAS(JC1L8, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1_r_sync_rst_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

JC1_r_sync_rst_chain[1] = DFFEAS(JC1L17, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1L1 is nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0
JC1L1 = ((JC1_r_sync_rst & !JC1_r_sync_rst_chain[1])) # (JC1_altera_reset_synchronizer_int_chain[4]);


--DC1L101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~1
DC1L101 = (!DC1L100 & (DC1_m_state.000100000 & ((!DC1_m_count[1])))) # (DC1L100 & (((DC1_m_state.000100000 & !DC1_m_count[1])) # (DC1_refresh_request)));


--DC1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~1
DC1L85 = ( DC1_refresh_request & ( (!DC1_m_state.100000000 & DC1_m_state.000000001) ) ) # ( !DC1_refresh_request & ( (!GF1L2 & (!DC1_m_state.100000000 & ((DC1_m_state.000000001)))) # (GF1L2 & (((DC1_m_state.000000001) # (DC1_init_done)))) ) );


--DC1L86 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~2
DC1L86 = (!DC1L166 & ((!DC1L128) # (DC1_refresh_request)));


--DC1L87 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~3
DC1L87 = ( DC1L86 & ( (DC1_m_state.000100000 & !DC1_m_count[1]) ) ) # ( !DC1L86 & ( (!DC1_m_state.000100000 & (DC1L165 & ((DC1L85)))) # (DC1_m_state.000100000 & (!DC1_m_count[1] $ (((DC1L165 & DC1L85))))) ) );


--DC1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector31~0
DC1L102 = (DC1_m_next.010000000 & (DC1L84 & DC1L87));


--DC1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector32~0
DC1L103 = ( DC1_refresh_request & ( (!DC1L128 & !DC1L166) ) ) # ( !DC1_refresh_request & ( (!DC1L166 & (((!DC1L128) # (DC1_m_state.100000000)))) # (DC1L166 & (GF1L2 & ((DC1_m_state.100000000)))) ) );


--DC1_i_state.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101
--register power-up is low

DC1_i_state.101 = DFFEAS(DC1L256, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L259 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~0
DC1L259 = (DC1_i_state.101) # (DC1_init_done);


--DC1_m_next.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001
--register power-up is low

DC1_m_next.000000001 = DFFEAS(DC1L106, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L88 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~4
DC1L88 = ( DC1L87 & ( DC1_m_next.000000001 & ( (DC1L84) # (DC1_m_state.000000001) ) ) ) # ( !DC1L87 & ( DC1_m_next.000000001 & ( ((!DC1L165) # (DC1_m_state.000000001)) # (DC1_init_done) ) ) ) # ( DC1L87 & ( !DC1_m_next.000000001 & ( (DC1_m_state.000000001 & !DC1L84) ) ) ) # ( !DC1L87 & ( !DC1_m_next.000000001 & ( ((!DC1L165) # (DC1_m_state.000000001)) # (DC1_init_done) ) ) );


--DC1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~0
DC1L108 = (DC1L128 & !DC1L166);


--DC1L90 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector26~0
DC1L90 = ( DC1L108 & ( DC1_m_count[1] & ( ((!DC1L165) # (DC1_refresh_request)) # (DC1_m_state.000000100) ) ) ) # ( !DC1L108 & ( DC1_m_count[1] & ( ((!DC1L165) # ((DC1_m_state.100000000 & DC1_refresh_request))) # (DC1_m_state.000000100) ) ) ) # ( DC1L108 & ( !DC1_m_count[1] & ( ((!DC1L165) # (DC1_refresh_request)) # (DC1_m_state.000000100) ) ) ) # ( !DC1L108 & ( !DC1_m_count[1] & ( (!DC1L165) # ((DC1_m_state.100000000 & DC1_refresh_request)) ) ) );


--DC1L318 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next~17
DC1L318 = ( DC1L331 & ( (!GF1L2 & (((!DC1L329) # (!DC1L338)) # (DC1L56))) ) ) # ( !DC1L331 & ( !GF1L2 ) );


--DC1L99 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector29~0
DC1L99 = ( DC1L318 & ( (!DC1_m_state.100000000 & (DC1_m_state.000100000 & ((DC1_m_count[1])))) # (DC1_m_state.100000000 & ((!DC1_refresh_request) # ((DC1_m_state.000100000 & DC1_m_count[1])))) ) ) # ( !DC1L318 & ( (DC1_m_state.000100000 & DC1_m_count[1]) ) );


--HE4_address_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2]
--register power-up is low

HE4_address_reg[2] = DFFEAS(HF1_W_alu_result[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16
HE4L71 = (!HE4_use_reg & (HF1_W_alu_result[2])) # (HE4_use_reg & ((HE4_address_reg[2])));


--HE4_address_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]
--register power-up is low

HE4_address_reg[3] = DFFEAS(HF1_W_alu_result[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17
HE4L72 = (!HE4_use_reg & (HF1_W_alu_result[3])) # (HE4_use_reg & ((HE4_address_reg[3])));


--HE4_address_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]
--register power-up is low

HE4_address_reg[4] = DFFEAS(HF1_W_alu_result[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18
HE4L73 = (!HE4_use_reg & (HF1_W_alu_result[4])) # (HE4_use_reg & ((HE4_address_reg[4])));


--HE4_address_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5]
--register power-up is low

HE4_address_reg[5] = DFFEAS(HF1_W_alu_result[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19
HE4L74 = (!HE4_use_reg & (HF1_W_alu_result[5])) # (HE4_use_reg & ((HE4_address_reg[5])));


--HE4_address_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6]
--register power-up is low

HE4_address_reg[6] = DFFEAS(HF1_W_alu_result[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20
HE4L75 = (!HE4_use_reg & (HF1_W_alu_result[6])) # (HE4_use_reg & ((HE4_address_reg[6])));


--HE4_address_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7]
--register power-up is low

HE4_address_reg[7] = DFFEAS(HF1_W_alu_result[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21
HE4L76 = (!HE4_use_reg & (HF1_W_alu_result[7])) # (HE4_use_reg & ((HE4_address_reg[7])));


--HE4_address_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]
--register power-up is low

HE4_address_reg[8] = DFFEAS(HF1_W_alu_result[8], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22
HE4L77 = (!HE4_use_reg & (HF1_W_alu_result[8])) # (HE4_use_reg & ((HE4_address_reg[8])));


--HE4_address_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]
--register power-up is low

HE4_address_reg[9] = DFFEAS(HF1_W_alu_result[9], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23
HE4L78 = (!HE4_use_reg & (HF1_W_alu_result[9])) # (HE4_use_reg & ((HE4_address_reg[9])));


--HE4_address_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]
--register power-up is low

HE4_address_reg[10] = DFFEAS(HF1_W_alu_result[10], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HE4L31,  ,  ,  ,  );


--HE4L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24
HE4L79 = (!HE4_use_reg & (HF1_W_alu_result[10])) # (HE4_use_reg & ((HE4_address_reg[10])));


--DC1_ack_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request
--register power-up is low

DC1_ack_refresh_request = DFFEAS(DC1L83, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]
--register power-up is low

DC1_refresh_counter[7] = DFFEAS(DC1L355, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]
--register power-up is low

DC1_refresh_counter[1] = DFFEAS(DC1L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]
--register power-up is low

DC1_refresh_counter[0] = DFFEAS(DC1L362, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]
--register power-up is low

DC1_refresh_counter[12] = DFFEAS(DC1L363, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]
--register power-up is low

DC1_refresh_counter[11] = DFFEAS(DC1L364, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]
--register power-up is low

DC1_refresh_counter[10] = DFFEAS(DC1L365, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]
--register power-up is low

DC1_refresh_counter[9] = DFFEAS(DC1L366, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]
--register power-up is low

DC1_refresh_counter[8] = DFFEAS(DC1L357, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L53 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~0
DC1L53 = ( DC1_refresh_counter[8] & ( (DC1_refresh_counter[12] & (!DC1_refresh_counter[11] & (!DC1_refresh_counter[10] & DC1_refresh_counter[9]))) ) );


--DC1_refresh_counter[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]
--register power-up is low

DC1_refresh_counter[6] = DFFEAS(DC1L367, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]
--register power-up is low

DC1_refresh_counter[5] = DFFEAS(DC1L368, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]
--register power-up is low

DC1_refresh_counter[4] = DFFEAS(DC1L369, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]
--register power-up is low

DC1_refresh_counter[3] = DFFEAS(DC1L370, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_refresh_counter[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]
--register power-up is low

DC1_refresh_counter[2] = DFFEAS(DC1L50, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~1
DC1L54 = ( !DC1_refresh_counter[2] & ( (!DC1_refresh_counter[6] & (!DC1_refresh_counter[5] & (!DC1_refresh_counter[4] & DC1_refresh_counter[3]))) ) );


--DC1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~2
DC1L55 = ( DC1L54 & ( (DC1_refresh_counter[7] & (!DC1_refresh_counter[1] & (!DC1_refresh_counter[0] & DC1L53))) ) );


--DC1L372 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request~0
DC1L372 = (DC1_init_done & (!DC1_ack_refresh_request & ((DC1L55) # (DC1_refresh_request))));


--DC1_i_state.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000
--register power-up is low

DC1_i_state.000 = DFFEAS(DC1L67, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector0~0
DC1L60 = (DC1_i_state.000 & ((!DC1_i_state.101) # (DC1_i_cmd[3])));


--DC1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~0
DC1L115 = (DC1L128 & DC1_refresh_request);


--DC1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~0
DC1L112 = (DC1_m_state.100000000 & (!DC1_refresh_request & !DC1L318));


--DC1L113 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~1
DC1L113 = ( !DC1L112 & ( (!DC1_m_state.001000000 & (DC1L272 & ((DC1L115) # (DC1L166)))) ) );


--DC1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~2
DC1L114 = (!DC1L100 & (((DC1_m_next.010000000 & !DC1L113)))) # (DC1L100 & (((DC1_m_next.010000000 & !DC1L113)) # (DC1_refresh_request)));


--DC1_i_state.001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001
--register power-up is low

DC1_i_state.001 = DFFEAS(DC1L68, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_i_state.011 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011
--register power-up is low

DC1_i_state.011 = DFFEAS(DC1L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector2~0
DC1L62 = ( !DC1_i_state.011 & ( (DC1_i_state.000 & (!DC1_i_state.001 & ((!DC1_i_state.101) # (DC1_i_cmd[1])))) ) );


--DC1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector1~0
DC1L61 = (DC1_i_state.000 & (!DC1_i_state.011 & ((!DC1_i_state.101) # (DC1_i_cmd[2]))));


--DC1_i_state.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010
--register power-up is low

DC1_i_state.010 = DFFEAS(DC1L69, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector3~0
DC1L63 = ( !DC1_i_state.010 & ( (DC1_i_state.000 & (!DC1_i_state.011 & ((!DC1_i_state.101) # (DC1_i_cmd[0])))) ) );


--DC1L223 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~0
DC1L223 = (!HE4_use_reg & (HF1_d_byteenable[1])) # (HE4_use_reg & ((HE4_byteen_reg[1])));


--DC1L224 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~1
DC1L224 = ( XD9L8 & ( !DC1L223 & ( (XD11L1 & (!LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--DC1L225 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~2
DC1L225 = (!HE4_use_reg & (HF1_d_byteenable[0])) # (HE4_use_reg & ((HE4_byteen_reg[0])));


--DC1L226 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~3
DC1L226 = ( XD9L8 & ( !DC1L225 & ( (XD11L1 & (!LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--NC3_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk
--register power-up is low

NC3_cur_test_clk = DFFEAS(AUD_DACLRCK, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

VC3_empty_dff = DFFEAS(VC3L2, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

VC4_empty_dff = DFFEAS(VC4L2, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NC3_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk
--register power-up is low

NC3_last_test_clk = DFFEAS(NC3_cur_test_clk, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QC1_read_left_channel is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel
QC1_read_left_channel = ( XB1_done_dac_channel_sync & ( (NC3_cur_test_clk & (VC3_empty_dff & (VC4_empty_dff & !NC3_last_test_clk))) ) );


--QC1_left_channel_was_read is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read
--register power-up is low

QC1_left_channel_was_read = DFFEAS(QC1L119, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QC1L121 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_right_channel~0
QC1L121 = (!NC3_cur_test_clk & (NC3_last_test_clk & (XB1_done_dac_channel_sync & QC1_left_channel_was_read)));


--QC1L90 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~0
QC1L90 = ( QC1_data_out_shift_reg[14] & ( (!QC1_read_left_channel & (((!QC1L121) # (XC4_q_b[15])))) # (QC1_read_left_channel & (XC3_q_b[15])) ) ) # ( !QC1_data_out_shift_reg[14] & ( (!QC1_read_left_channel & (((XC4_q_b[15] & QC1L121)))) # (QC1_read_left_channel & (XC3_q_b[15])) ) );


--QC1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|always4~0
QC1L65 = (XB1_done_dac_channel_sync & (!NC3_cur_test_clk $ (!NC3_last_test_clk)));


--QC1L86 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~1
QC1L86 = (!XB1L8) # ((!QC1_read_left_channel & (!QC1L121 & QC1L65)));


--NC1_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk
--register power-up is low

NC1_last_test_clk = DFFEAS(NC1_cur_test_clk, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NC1_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk
--register power-up is low

NC1_cur_test_clk = DFFEAS(AUD_BCLK, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QC1L87 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~2
QC1L87 = (!QC1L65 & ((!NC1_last_test_clk) # (NC1_cur_test_clk)));


--QC1L88 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~3
QC1L88 = (!XB1L8) # (!QC1L87);


--XB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~0
XB1L7 = (HF1_d_writedata[3] & !JC1_r_sync_rst);


--XB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal0~0
XB1L1 = (!HF1_W_alu_result[2] & !HF1_W_alu_result[3]);


--XB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~0
XB1L4 = ( YD1_mem_used[1] & ( XD11L1 & ( JC1_r_sync_rst ) ) ) # ( !YD1_mem_used[1] & ( XD11L1 & ( ((HF1_W_alu_result[4] & (XB1L1 & LE1L12))) # (JC1_r_sync_rst) ) ) ) # ( YD1_mem_used[1] & ( !XD11L1 & ( JC1_r_sync_rst ) ) ) # ( !YD1_mem_used[1] & ( !XD11L1 & ( JC1_r_sync_rst ) ) );


--YB1L112 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~1
YB1L112 = ( !YB1_s_serial_transfer.STATE_1_PRE_WRITE & ( XB1L2 & ( (XD11L1 & (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & LE1L12))) ) ) );


--YB1L113 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~2
YB1L113 = ( XB1L2 & ( !YB1_s_serial_transfer.STATE_6_POST_READ & ( (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & (LE1L12 & XD2L2))) ) ) );


--YD2_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD2_mem_used[0] = DFFEAS(YD2L4, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0
YD2L6 = ( YD2_mem_used[0] & ( (!HF1_W_alu_result[4] & (LE1L12 & (!ZD2_read_latency_shift_reg[0] & ZD1L3))) ) );


--YD2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~1
YD2L7 = ( YD2_mem_used[0] & ( YD2L6 & ( (!YD2_mem_used[1] & (!YB1L112 & (!YB1L113))) # (YD2_mem_used[1] & ((!ZD2_read_latency_shift_reg[0]) # ((!YB1L112 & !YB1L113)))) ) ) ) # ( !YD2_mem_used[0] & ( YD2L6 & ( ((!YB1L112 & !YB1L113)) # (YD2_mem_used[1]) ) ) ) # ( YD2_mem_used[0] & ( !YD2L6 & ( (YD2_mem_used[1] & !ZD2_read_latency_shift_reg[0]) ) ) ) # ( !YD2_mem_used[0] & ( !YD2L6 & ( YD2_mem_used[1] ) ) );


--GD1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~0
GD1L58 = (!GD1_clk_counter[10] & (GD1_clk_counter[9] & (GD1_clk_counter[8] & GD1_clk_counter[7])));


--GD1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~1
GD1L59 = (GD1_clk_counter[6] & (GD1_clk_counter[3] & (GD1_clk_counter[2] & GD1_clk_counter[1])));


--GD1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~2
GD1L60 = (GD1_clk_counter[5] & (GD1_clk_counter[4] & (GD1L58 & GD1L59)));


--GD1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~3
GD1L61 = (GD1_clk_counter[11] & GD1L60);


--DD1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~1
DD1L8 = ( DD1_counter[3] & ( DD1_counter[4] & ( (GD1_middle_of_low_level & (!DD1_counter[0] & (DD1_counter[1] & !DD1_counter[2]))) ) ) );


--DD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector4~0
DD1L6 = (!GD1_middle_of_high_level & (((DD1_s_serial_protocol.STATE_4_TRANSFER & DD1L8)) # (DD1_s_serial_protocol.STATE_5_STOP_BIT))) # (GD1_middle_of_high_level & (((DD1_s_serial_protocol.STATE_4_TRANSFER & DD1L8))));


--DD1L155 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~0
DD1L155 = ( BD1_transfer_data & ( ((DD1_transfer_complete & ((!BD1_auto_init_complete) # (YB1_start_external_transfer)))) # (DD1_s_serial_protocol.STATE_5_STOP_BIT) ) ) # ( !BD1_transfer_data & ( ((DD1_transfer_complete & (YB1_start_external_transfer & BD1_auto_init_complete))) # (DD1_s_serial_protocol.STATE_5_STOP_BIT) ) );


--YB1_s_serial_transfer.STATE_4_PRE_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ
--register power-up is low

YB1_s_serial_transfer.STATE_4_PRE_READ = DFFEAS(YB1L103, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YB1L53 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~0
YB1L53 = (!YB1_s_serial_transfer.STATE_1_PRE_WRITE & !YB1_s_serial_transfer.STATE_4_PRE_READ);


--YB1L109 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0
YB1L109 = (!YB1_internal_reset & (!DD1_transfer_complete & ((!YB1L53) # (YB1_start_external_transfer))));


--BD1_rom_address[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]
--register power-up is low

BD1_rom_address[0] = DFFEAS(BD1L40, UG1_outclk_wire[0],  ,  , BD1L34,  ,  ,  ,  );


--BD1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~0
BD1L9 = ( BD1L7 & ( ((!BD1_rom_address[0] & (BD1_rom_address[4] & BD1_rom_address[5]))) # (BD1_auto_init_complete) ) ) # ( !BD1L7 & ( BD1_auto_init_complete ) );


--BD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always1~0
BD1L6 = (!DD1_transfer_complete & !BD1_auto_init_complete);


--ZD4L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter~2
ZD4L30 = ( XD2L2 & ( ZD4L28 & ( (!XD4L1 & (ZD4L22 & !ZD4_wait_latency_counter[0])) ) ) ) # ( !XD2L2 & ( ZD4L28 & ( (XD11L1 & (!XD4L1 & (ZD4L22 & !ZD4_wait_latency_counter[0]))) ) ) );


--HE3L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|count[0]~0
HE3L9 = ( HE3_count[0] & ( (!HE3_use_reg) # (!XD4_cp_ready) ) ) # ( !HE3_count[0] & ( (XD4_cp_ready & (((JE1L2 & LE1L17)) # (HE3_use_reg))) ) );


--KD1_input_z is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_z
--register power-up is low

KD1_input_z = DFFEAS(KD1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HF1_R_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

HF1_R_valid = DFFEAS(HF1_D_valid, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L294 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
HF1L294 = (HF1_D_iw[0] & (!HF1_D_iw[1] & ((!HF1_D_iw[4]) # (!HF1_D_iw[3]))));


--LE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~3
LE1L22 = ( LE1L15 & ( !LE1L11 & ( (!HF1_W_alu_result[4] & ((!HF1_d_read) # ((KE1_read_accepted)))) # (HF1_W_alu_result[4] & (((HF1_W_alu_result[2])))) ) ) ) # ( !LE1L15 & ( !LE1L11 ) );


--LE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[8]~4
LE1L25 = ( !LE1L21 & ( (!LE1L8 & (!LE1L3 & (!LE1L6 & LE1L22))) ) );


--HE4L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0
HE4L34 = ( XD9L4 & ( (!HE4_count[0] & (((JE1L2 & LE1L25)) # (HE4_use_reg))) # (HE4_count[0] & (((!HE4_use_reg)))) ) ) # ( !XD9L4 & ( HE4_count[0] ) );


--XD9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0
XD9L2 = (YD9_mem_used[0] & ((YD9_mem[0][87]) # (YD10_out_valid)));


--YD9_mem_used[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]
--register power-up is low

YD9_mem_used[6] = DFFEAS(YD9L67, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L59,  ,  ,  ,  );


--YD9L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0
YD9L66 = ( ZD1L3 & ( YD9_mem_used[6] & ( (!YD9_mem_used[7] & (LE1L25 & (XD9L4 & !XD9L2))) # (YD9_mem_used[7] & ((!XD9L2) # ((LE1L25 & XD9L4)))) ) ) ) # ( !ZD1L3 & ( YD9_mem_used[6] & ( (YD9_mem_used[7] & !XD9L2) ) ) ) # ( ZD1L3 & ( !YD9_mem_used[6] & ( (YD9_mem_used[7] & (!XD9L2 $ (((LE1L25 & XD9L4))))) ) ) ) # ( !ZD1L3 & ( !YD9_mem_used[6] & ( (YD9_mem_used[7] & !XD9L2) ) ) );


--HE4L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0
HE4L97 = ( XD9L4 & ( (!HE4_use_reg & (JE1L2 & ((LE1L25)))) # (HE4_use_reg & (((!HE4_count[0])))) ) ) # ( !XD9L4 & ( HE4_use_reg ) );


--XD9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|WideOr0~0
XD9L1 = ( HE4_byteen_reg[0] & ( (!HF1_d_byteenable[1] & (!HF1_d_byteenable[0] & !HE4_use_reg)) ) ) # ( !HE4_byteen_reg[0] & ( (!HE4_use_reg & (!HF1_d_byteenable[1] & (!HF1_d_byteenable[0]))) # (HE4_use_reg & (((!HE4_byteen_reg[1])))) ) );


--HE4L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]~0
HE4L31 = (!HE4_use_reg) # ((!YD9_mem_used[7] & ((!GF1L1) # (XD9L1))));


--YB1L114 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~3
YB1L114 = ( XB1L2 & ( (XD11L1 & (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & LE1L12))) ) );


--YB1_s_serial_transfer.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE
--register power-up is low

YB1_s_serial_transfer.STATE_0_IDLE = DFFEAS(YB1L105, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YB1L101 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12
YB1L101 = ( !YB1_s_serial_transfer.STATE_0_IDLE & ( (!YB1_internal_reset & (!DD1_transfer_complete & (BD1_auto_init_complete & YB1L114))) ) );


--XD2_m0_read is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read
XD2_m0_read = (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & (LE1L12 & XD2L2)));


--YB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~0
YB1L4 = (DD1_transfer_complete & YB1_s_serial_transfer.STATE_5_READ_TRANSFER);


--YB1_control_reg[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]
--register power-up is low

YB1_control_reg[16] = DFFEAS(YB1L35, UG1_outclk_wire[0],  ,  , YB1L33,  ,  ,  ,  );


--YB1_control_reg[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]
--register power-up is low

YB1_control_reg[17] = DFFEAS(YB1L36, UG1_outclk_wire[0],  ,  , YB1L33,  ,  ,  ,  );


--YB1L102 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13
YB1L102 = (!DD1_transfer_complete & (BD1_auto_init_complete & (XB1L2 & !YB1_s_serial_transfer.STATE_0_IDLE)));


--YB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~1
YB1L5 = ( YB1_control_reg[17] & ( YB1L102 & ( YB1L4 ) ) ) # ( !YB1_control_reg[17] & ( YB1L102 & ( ((!YB1L114 & (XD2_m0_read & !YB1_control_reg[16]))) # (YB1L4) ) ) ) # ( YB1_control_reg[17] & ( !YB1L102 & ( YB1L4 ) ) ) # ( !YB1_control_reg[17] & ( !YB1L102 & ( YB1L4 ) ) );


--CE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~9
CE1L18 = (LE1L9 & (LE1L13 & BC1_av_waitrequest));


--YD3_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD3_mem_used[0] = DFFEAS(YD3L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
YD3L5 = ( YD3_mem_used[0] & ( (!ZD3_read_latency_shift_reg[0] & (((CE1L18 & ZD1L3)) # (YD3_mem_used[1]))) ) ) # ( !YD3_mem_used[0] & ( YD3_mem_used[1] ) );


--BC1L67 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
BC1L67 = (LE1L9 & (LE1L13 & (!YD3_mem_used[1] & !BC1_av_waitrequest)));


--BC1L68 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
BC1L68 = (JE1L2 & BC1L67);


--CE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~10
CE1L19 = (ND1_rst1 & (LE1L15 & LE1L18));


--YD5_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD5_mem_used[0] = DFFEAS(YD5L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD5L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0
YD5L5 = ( !ZD5_read_latency_shift_reg[0] & ( YD5_mem_used[0] & ( ((!ZD5_wait_latency_counter[1] & (ZD5L4 & CE1L19))) # (YD5_mem_used[1]) ) ) ) # ( ZD5_read_latency_shift_reg[0] & ( !YD5_mem_used[0] & ( YD5_mem_used[1] ) ) ) # ( !ZD5_read_latency_shift_reg[0] & ( !YD5_mem_used[0] & ( YD5_mem_used[1] ) ) );


--ZD5L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~0
ZD5L10 = ( ZD5_wait_latency_counter[0] & ( LE1L19 & ( (JE1L2 & (XD11L1 & (!YD5_mem_used[1] & !ZD5_wait_latency_counter[1]))) ) ) ) # ( !ZD5_wait_latency_counter[0] & ( LE1L19 & ( (JE1L2 & (!YD5_mem_used[1] & ZD5_wait_latency_counter[1])) ) ) );


--ZD5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~1
ZD5L11 = ( !ZD5_wait_latency_counter[0] & ( LE1L19 & ( (JE1L2 & (!YD5_mem_used[1] & ((!XD11L1) # (ZD5_wait_latency_counter[1])))) ) ) );


--XD11L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~1
XD11L2 = (!HF1_W_alu_result[6] & (LE1L9 & !YD12_mem_used[1]));


--YD12_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD12_mem_used[0] = DFFEAS(YD12L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD12L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~0
YD12L5 = (YD12_mem_used[1] & ((!ZD11_read_latency_shift_reg[0]) # (!YD12_mem_used[0])));


--YD12L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~1
YD12L6 = ( YD12_mem_used[0] & ( (!HF1_W_alu_result[6] & (LE1L9 & (!ZD11_read_latency_shift_reg[0] & ZD1L3))) ) );


--YD12L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~2
YD12L7 = ( YD12L5 & ( YD12L6 ) ) # ( !YD12L5 & ( YD12L6 & ( (!ZD11_wait_latency_counter[1] & (!ZD11_wait_latency_counter[0] $ (((!XD11L1) # (!XD11L2))))) ) ) ) # ( YD12L5 & ( !YD12L6 ) );


--ZD11L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~0
ZD11L10 = ( ZD11_wait_latency_counter[0] & ( (JE1L2 & (XD11L1 & (XD11L2 & !ZD11_wait_latency_counter[1]))) ) ) # ( !ZD11_wait_latency_counter[0] & ( (JE1L2 & (XD11L2 & ZD11_wait_latency_counter[1])) ) );


--ZD11L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~1
ZD11L11 = ( !ZD11_wait_latency_counter[0] & ( (JE1L2 & (XD11L2 & ((!XD11L1) # (ZD11_wait_latency_counter[1])))) ) );


--DE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
DE1L1 = (FE1L15 & (ME1L1 & (ME1L2 & ME1L3)));


--CE1_src5_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src5_valid
CE1_src5_valid = ( LE1L5 & ( (JE1L2 & (LE1L1 & (LE1L2 & LE1L4))) ) );


--FE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~1
FE1L16 = (DE1L1 & (((!XE1_top_priority_reg[0] & !CE1_src5_valid)) # (XE1_top_priority_reg[1])));


--DE2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src1_valid~0
DE2L2 = (ZD6_read_latency_shift_reg[0] & (YD6_mem[0][84] & YD6_mem[0][66]));


--DE3L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0
DE3L2 = (ZD7_read_latency_shift_reg[0] & (YD7_mem[0][84] & YD7_mem[0][66]));


--KE2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
KE2L2 = (KE2_read_accepted & (!DE2L2 & !DE3L2));


--FE2L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~0
FE2L20 = (FE1L15 & ((!ME1L1) # ((!ME1L2) # (!ME1L3))));


--CE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0
CE1L23 = ( LE1L22 & ( !LE1L21 & ( (JE1L2 & (!LE1L8 & (LE1L3 & !LE1L6))) ) ) );


--FE2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~1
FE2L21 = (FE2L20 & (((!XE2_top_priority_reg[0] & !CE1L23)) # (XE2_top_priority_reg[1])));


--ME1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~3
ME1L4 = (ME1L1 & (ME1L2 & ME1L3));


--KE2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
KE2L3 = ( !DE3L2 & ( (!HF1_i_read & (ME1L4 & (CE1L16 & !DE2L2))) ) );


--KE2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2
KE2L4 = ( !DE3L2 & ( (ND1_rst1 & (!HF1_i_read & (!ME1L4 & !DE2L2))) ) );


--KE2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3
KE2L5 = ( KE2L3 & ( KE2L4 & ( (((!YD7_mem_used[1] & FE2L21)) # (KE2L2)) # (FE1L16) ) ) ) # ( !KE2L3 & ( KE2L4 & ( ((!YD7_mem_used[1] & FE2L21)) # (KE2L2) ) ) ) # ( KE2L3 & ( !KE2L4 & ( (KE2L2) # (FE1L16) ) ) ) # ( !KE2L3 & ( !KE2L4 & ( KE2L2 ) ) );


--HF1_W_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

HF1_W_valid = DFFEAS(HF1L917, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1083 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
HF1L1083 = (!HF1_W_valid & (((DE3L2) # (DE2L2)) # (HF1_i_read)));


--HF1_W_cmp_result is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

HF1_W_cmp_result = DFFEAS(HF1L387, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

HF1_R_ctrl_br = DFFEAS(HF1L724, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_uncond_cti_non_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

HF1_R_ctrl_uncond_cti_non_br = DFFEAS(HF1L295, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_br_uncond is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

HF1_R_ctrl_br_uncond = DFFEAS(HF1L592, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L716 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
HF1L716 = (!HF1_R_ctrl_uncond_cti_non_br & (!HF1_R_ctrl_br_uncond & ((!HF1_W_cmp_result) # (!HF1_R_ctrl_br))));


--HF1_R_ctrl_exception is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

HF1_R_ctrl_exception = DFFEAS(HF1L254, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

HF1_R_ctrl_break = DFFEAS(HF1L253, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L715 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
HF1L715 = (!HF1L716 & (!HF1_R_ctrl_exception & !HF1_R_ctrl_break));


--HF1L714 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
HF1L714 = (!HF1_R_ctrl_exception & HF1_R_ctrl_break);


--HF1L709 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[21]~0
HF1L709 = (!HF1L714 & ((!HF1L715 & ((HF1L2))) # (HF1L715 & (HF1L118))));


--HF1L708 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[20]~1
HF1L708 = (!HF1L714 & ((!HF1L715 & ((HF1L6))) # (HF1L715 & (HF1L114))));


--HF1L706 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[18]~2
HF1L706 = (!HF1L714 & ((!HF1L715 & ((HF1L10))) # (HF1L715 & (HF1L142))));


--HF1L705 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[17]~3
HF1L705 = (!HF1L714 & ((!HF1L715 & ((HF1L14))) # (HF1L715 & (HF1L138))));


--HF1L712 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[24]~4
HF1L712 = ( !HF1_R_ctrl_break & ( (!HF1_R_ctrl_exception & ((!HF1L716 & (!HF1L130)) # (HF1L716 & ((!HF1L18))))) ) );


--HF1L702 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5
HF1L702 = ( HF1L22 & ( (!HF1_R_ctrl_exception & (((!HF1L162 & HF1L715)) # (HF1_R_ctrl_break))) ) ) # ( !HF1L22 & ( (!HF1_R_ctrl_exception & ((!HF1L162) # ((!HF1L715) # (HF1_R_ctrl_break)))) ) );


--HF1L701 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~6
HF1L701 = (!HF1L714 & ((!HF1L715 & ((HF1L26))) # (HF1L715 & (HF1L158))));


--HF1L703 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[15]~7
HF1L703 = ((!HF1L715 & ((HF1L30))) # (HF1L715 & (HF1L166))) # (HF1L714);


--HF1L700 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~8
HF1L700 = (!HF1L714 & ((!HF1L715 & ((HF1L34))) # (HF1L715 & (HF1L154))));


--HF1L699 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~9
HF1L699 = (!HF1L714 & ((!HF1L715 & ((HF1L38))) # (HF1L715 & (HF1L150))));


--HF1L698 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~10
HF1L698 = (!HF1L714 & ((!HF1L715 & ((HF1L42))) # (HF1L715 & (HF1L174))));


--HF1L697 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~11
HF1L697 = ((!HF1L715 & ((HF1L46))) # (HF1L715 & (HF1L170))) # (HF1L714);


--HF1L704 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[16]~12
HF1L704 = (!HF1L714 & ((!HF1L715 & ((HF1L50))) # (HF1L715 & (HF1L134))));


--HF1L707 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[19]~13
HF1L707 = (!HF1L714 & ((!HF1L715 & ((HF1L54))) # (HF1L715 & (HF1L146))));


--HF1L711 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[23]~14
HF1L711 = (!HF1L714 & ((!HF1L715 & ((HF1L58))) # (HF1L715 & (HF1L126))));


--HF1L710 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[22]~15
HF1L710 = (!HF1L714 & ((!HF1L715 & ((HF1L62))) # (HF1L715 & (HF1L122))));


--XE2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg~0
XE2L5 = ( CE1L23 & ( (!ZD7L3 & (XE2_top_priority_reg[0] & ((!XE2_top_priority_reg[1]) # (FE2L20)))) # (ZD7L3 & (((!XE2_top_priority_reg[1]) # (!FE2L20)))) ) ) # ( !CE1L23 & ( (!FE2L20 & (XE2_top_priority_reg[0])) # (FE2L20 & ((!ZD7L3) # ((XE2_top_priority_reg[0] & !XE2_top_priority_reg[1])))) ) );


--XE2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg~1
XE2L6 = ( CE1L23 & ( (!ZD7L3 & (((XE2_top_priority_reg[1] & FE2L20)))) # (ZD7L3 & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) # ( !CE1L23 & ( (!FE2L20 & (((XE2_top_priority_reg[1])))) # (FE2L20 & (!ZD7L3 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1])))) ) );


--XD7L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|rf_source_valid~0
XD7L1 = ( CE1L23 & ( (!KE1L10 & (((XE2_top_priority_reg[1] & FE2L20)))) # (KE1L10 & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) # ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) );


--YD7_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD7_mem_used[0] = DFFEAS(YD7L9, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD7L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0
YD7L11 = ( YD7_mem_used[0] & ( (!ZD7_read_latency_shift_reg[0] & (((ND1_rst1 & XD7L1)) # (YD7_mem_used[1]))) ) ) # ( !YD7_mem_used[0] & ( YD7_mem_used[1] ) );


--XD8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|m0_write~0
XD8L1 = (!YD8_mem_used[1] & LE1L11);


--ZD8L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_waitrequest_generated~0
ZD8L10 = ( !ZD8_wait_latency_counter[1] & ( !ZD8_wait_latency_counter[0] $ (((!XD11L1) # ((!LE1L11) # (YD8_mem_used[1])))) ) );


--ZD8L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~0
ZD8L18 = (JE1L2 & (!ZD8_wait_latency_counter[0] & (XD8L1 & !ZD8L10)));


--YD8_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD8_mem_used[0] = DFFEAS(YD8L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD8L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~0
YD8L5 = ( ZD8L10 & ( YD8_mem_used[0] & ( (!ZD8_read_latency_shift_reg[0] & (((LE1L11 & ZD1L3)) # (YD8_mem_used[1]))) ) ) ) # ( !ZD8L10 & ( YD8_mem_used[0] & ( (YD8_mem_used[1] & !ZD8_read_latency_shift_reg[0]) ) ) ) # ( ZD8L10 & ( !YD8_mem_used[0] & ( YD8_mem_used[1] ) ) ) # ( !ZD8L10 & ( !YD8_mem_used[0] & ( YD8_mem_used[1] ) ) );


--ZD8L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~1
ZD8L19 = ( ZD8_wait_latency_counter[1] & ( (JE1L2 & (!ZD8_wait_latency_counter[0] & XD8L1)) ) ) # ( !ZD8_wait_latency_counter[1] & ( (JE1L2 & (XD11L1 & (ZD8_wait_latency_counter[0] & XD8L1))) ) );


--ZD10L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0
ZD10L4 = ( ZD10_wait_latency_counter[0] & ( (!ZD10_wait_latency_counter[1] & ((!XD11L1) # ((!LE1L8) # (YD11_mem_used[1])))) ) ) # ( !ZD10_wait_latency_counter[0] & ( (XD11L1 & (LE1L8 & (!YD11_mem_used[1] & !ZD10_wait_latency_counter[1]))) ) );


--YD11_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD11_mem_used[0] = DFFEAS(YD11L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0
YD11L5 = ( ZD1L3 & ( YD11_mem_used[0] & ( (!ZD10_read_latency_shift_reg[0] & (((LE1L8 & ZD10L4)) # (YD11_mem_used[1]))) ) ) ) # ( !ZD1L3 & ( YD11_mem_used[0] & ( (YD11_mem_used[1] & !ZD10_read_latency_shift_reg[0]) ) ) ) # ( ZD1L3 & ( !YD11_mem_used[0] & ( YD11_mem_used[1] ) ) ) # ( !ZD1L3 & ( !YD11_mem_used[0] & ( YD11_mem_used[1] ) ) );


--XD10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0
XD10L1 = (LE1L8 & !YD11_mem_used[1]);


--ZD10L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0
ZD10L12 = ( ZD10_wait_latency_counter[0] & ( (JE1L2 & (XD11L1 & (XD10L1 & !ZD10_wait_latency_counter[1]))) ) ) # ( !ZD10_wait_latency_counter[0] & ( (JE1L2 & (XD10L1 & ZD10_wait_latency_counter[1])) ) );


--ZD10L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1
ZD10L13 = (JE1L2 & (XD10L1 & (!ZD10_wait_latency_counter[0] & !ZD10L4)));


--XE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~0
XE1L6 = ( YD6_mem_used[1] & ( CE1_src5_valid & ( (XE1_top_priority_reg[0] & ((!XE1_top_priority_reg[1]) # (DE1L1))) ) ) ) # ( !YD6_mem_used[1] & ( CE1_src5_valid & ( (!AG1_waitrequest & (((!XE1_top_priority_reg[1]) # (!DE1L1)))) # (AG1_waitrequest & (XE1_top_priority_reg[0] & ((!XE1_top_priority_reg[1]) # (DE1L1)))) ) ) ) # ( YD6_mem_used[1] & ( !CE1_src5_valid & ( (DE1L1) # (XE1_top_priority_reg[0]) ) ) ) # ( !YD6_mem_used[1] & ( !CE1_src5_valid & ( (!DE1L1 & (XE1_top_priority_reg[0])) # (DE1L1 & (((XE1_top_priority_reg[0] & !XE1_top_priority_reg[1])) # (AG1_waitrequest))) ) ) );


--XE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~1
XE1L7 = ( YD6_mem_used[1] & ( CE1_src5_valid & ( (XE1_top_priority_reg[1] & DE1L1) ) ) ) # ( !YD6_mem_used[1] & ( CE1_src5_valid & ( (!AG1_waitrequest & ((!XE1_top_priority_reg[0]) # ((XE1_top_priority_reg[1] & !DE1L1)))) # (AG1_waitrequest & (((XE1_top_priority_reg[1] & DE1L1)))) ) ) ) # ( YD6_mem_used[1] & ( !CE1_src5_valid & ( ((!XE1_top_priority_reg[0] & DE1L1)) # (XE1_top_priority_reg[1]) ) ) ) # ( !YD6_mem_used[1] & ( !CE1_src5_valid & ( (!DE1L1 & (((XE1_top_priority_reg[1])))) # (DE1L1 & (AG1_waitrequest & ((!XE1_top_priority_reg[0]) # (XE1_top_priority_reg[1])))) ) ) );


--YD1_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD1_mem_used[0] = DFFEAS(YD1L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~0
YD1L5 = ( ZD1L3 & ( YD1_mem_used[0] & ( (!ZD1_read_latency_shift_reg[0] & (((HF1_W_alu_result[4] & LE1L12)) # (YD1_mem_used[1]))) ) ) ) # ( !ZD1L3 & ( YD1_mem_used[0] & ( (YD1_mem_used[1] & !ZD1_read_latency_shift_reg[0]) ) ) ) # ( ZD1L3 & ( !YD1_mem_used[0] & ( YD1_mem_used[1] ) ) ) # ( !ZD1L3 & ( !YD1_mem_used[0] & ( YD1_mem_used[1] ) ) );


--LF1_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

LF1_write = DFFEAS(LF1L91, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

LF1_address[8] = DFFEAS(FE1_src_data[46], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1_jtag_ram_access is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

AG1_jtag_ram_access = DFFEAS(AG1L111, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
AG1L167 = (!LF1_address[8] & AG1_jtag_ram_access);


--LF1_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

LF1_read = DFFEAS(LF1L56, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1_avalon_ociram_readdata_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

AG1_avalon_ociram_readdata_ready = DFFEAS(AG1L109, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L168 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
AG1L168 = ( AG1_avalon_ociram_readdata_ready & ( (!AG1_waitrequest) # ((!LF1_write & ((!LF1_read))) # (LF1_write & (AG1L167))) ) ) # ( !AG1_avalon_ociram_readdata_ready & ( (!AG1_waitrequest) # ((!LF1_write) # (AG1L167)) ) );


--XD6L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0
XD6L1 = ( CE1_src5_valid & ( (!KE1L10 & (((XE1_top_priority_reg[1] & DE1L1)))) # (KE1L10 & ((!XE1_top_priority_reg[0]) # ((XE1_top_priority_reg[1])))) ) ) # ( !CE1_src5_valid & ( (DE1L1 & ((!XE1_top_priority_reg[0]) # (XE1_top_priority_reg[1]))) ) );


--YD6_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YD6_mem_used[0] = DFFEAS(YD6L9, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD6L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
YD6L11 = ( YD6_mem_used[0] & ( (!ZD6_read_latency_shift_reg[0] & (((!AG1_waitrequest & XD6L1)) # (YD6_mem_used[1]))) ) ) # ( !YD6_mem_used[0] & ( YD6_mem_used[1] ) );


--ZD4L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|read_latency_shift_reg~1
ZD4L23 = ( ZD1L3 & ( (!ZD4_wait_latency_counter[1] & (!XD4L1 & (ZD4L22 & ZD4_wait_latency_counter[0]))) ) );


--YD4_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]
--register power-up is low

YD4_mem[1][87] = DFFEAS(YD4L17, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~0
YD4L17 = ( YD4_mem[1][87] & ( ((XD4L1 & (LE1L17 & XD2L2))) # (YD4_mem_used[1]) ) ) # ( !YD4_mem[1][87] & ( (XD4L1 & (!YD4_mem_used[1] & (LE1L17 & XD2L2))) ) );


--YD4L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
YD4L16 = (!YD4_mem_used[0]) # (XD4L3);


--YD4L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~2
YD4L13 = ( YD4L21 & ( (!YD4_mem_used[1] & (((!XD4L3 & YD4_mem_used[0])) # (LE1L17))) # (YD4_mem_used[1] & (((YD4_mem_used[0])))) ) ) # ( !YD4L21 & ( (YD4_mem_used[0] & ((!XD4L3) # (YD4_mem_used[1]))) ) );


--YD4_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]
--register power-up is low

YD4_mem[1][19] = DFFEAS(YD4L18, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~1
YD4L18 = (!YD4_mem_used[1] & (HE3L46)) # (YD4_mem_used[1] & ((YD4_mem[1][19])));


--YD4_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]
--register power-up is low

YD4_mem[1][88] = DFFEAS(YD4L19, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE3_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg
--register power-up is low

HE3_endofpacket_reg = DFFEAS(HE3L29, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~2
YD4L19 = ( HE3_endofpacket_reg & ( (!YD4_mem_used[1] & (HE3_use_reg & (HE3_count[0]))) # (YD4_mem_used[1] & (((YD4_mem[1][88])))) ) ) # ( !HE3_endofpacket_reg & ( (YD4_mem_used[1] & YD4_mem[1][88]) ) );


--YD4_mem[1][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]
--register power-up is low

YD4_mem[1][85] = DFFEAS(YD4L20, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~3
YD4L20 = (!YD4_mem_used[1]) # (YD4_mem[1][85]);


--YD10_internal_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid
--register power-up is low

YD10_internal_out_valid = DFFEAS(YD10L9, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_internal_out_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready
YD10_internal_out_ready = (!YD10_out_valid) # ((!YD9_mem[0][87]) # (!YD9_mem_used[0]));


--XD9L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rf_source_data[87]~0
XD9L10 = ( !LE1L21 & ( XD9L1 & ( (KE1L10 & (JE1L2 & (!LE1L3 & !LE1L20))) ) ) );


--YD9_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YD9_mem_used[1] = DFFEAS(YD9L68, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L59,  ,  ,  ,  );


--XD9L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1
XD9L3 = (YD9_mem[0][87]) # (YD10_out_valid);


--YD9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0
YD9L1 = (!YD9_mem_used[0]) # (XD9L3);


--YD9L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1
YD9L56 = (YD9_mem_used[0] & ((!XD9L3) # (YD9_mem_used[1])));


--YD9L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2
YD9L57 = ( ZD1L3 & ( YD9L56 ) ) # ( !ZD1L3 & ( YD9L56 ) ) # ( ZD1L3 & ( !YD9L56 & ( (!LE1L3 & (!LE1L20 & (!LE1L21 & XD9L4))) ) ) );


--YD9_mem[1][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]
--register power-up is low

YD9_mem[1][52] = DFFEAS(YD9L17, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]~0
YD9L11 = (!YD9L1 & (YD9_mem[0][52])) # (YD9L1 & (((!YD9_mem_used[1]) # (YD9_mem[1][52]))));


--HE4_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg
--register power-up is low

HE4_endofpacket_reg = DFFEAS(HE4L53, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE4L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0
HE4L95 = (HE4_count[0] & (HE4_use_reg & HE4_endofpacket_reg));


--ZD10L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0
ZD10L7 = ( ZD10_wait_latency_counter[0] & ( (!XD11L1 & (LE1L8 & (!YD11_mem_used[1] & !ZD10_wait_latency_counter[1]))) ) ) # ( !ZD10_wait_latency_counter[0] & ( (XD11L1 & (LE1L8 & (!YD11_mem_used[1] & !ZD10_wait_latency_counter[1]))) ) );


--ZD10L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~1
ZD10L8 = (ZD10L7 & ZD1L3);


--ZD11L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~1
ZD11L6 = (ZD11L5 & ZD1L3);


--ZD6L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
ZD6L36 = (CE1L16 & XD6L1);


--YD6_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]
--register power-up is low

YD6_mem[1][84] = DFFEAS(YD6L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD6L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
YD6L13 = (!YD6_mem_used[1] & (FE1L16)) # (YD6_mem_used[1] & ((YD6_mem[1][84])));


--YD6L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
YD6L12 = (!YD6_mem_used[0]) # (ZD6_read_latency_shift_reg[0]);


--YD6_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]
--register power-up is low

YD6_mem[1][66] = DFFEAS(YD6L14, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD6L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
YD6L14 = (!YD6_mem_used[1] & (XD6L1)) # (YD6_mem_used[1] & ((YD6_mem[1][66])));


--ZD7L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1
ZD7L4 = ( ZD7L3 & ( CE1L23 & ( (!KE1L10 & (((XE2_top_priority_reg[1] & FE2L20)))) # (KE1L10 & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( ZD7L3 & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--YD7_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][84]
--register power-up is low

YD7_mem[1][84] = DFFEAS(YD7L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD7L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0
YD7L13 = ( CE1L23 & ( YD7_mem[1][84] & ( ((XE2_top_priority_reg[1] & FE2L20)) # (YD7_mem_used[1]) ) ) ) # ( !CE1L23 & ( YD7_mem[1][84] & ( ((FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1])))) # (YD7_mem_used[1]) ) ) ) # ( CE1L23 & ( !YD7_mem[1][84] & ( (XE2_top_priority_reg[1] & (FE2L20 & !YD7_mem_used[1])) ) ) ) # ( !CE1L23 & ( !YD7_mem[1][84] & ( (FE2L20 & (!YD7_mem_used[1] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1])))) ) ) );


--YD7L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1
YD7L12 = (!YD7_mem_used[0]) # (ZD7_read_latency_shift_reg[0]);


--YD7_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][66]
--register power-up is low

YD7_mem[1][66] = DFFEAS(YD7L14, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD7L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1
YD7L14 = ( FE2L21 & ( YD7_mem[1][66] ) ) # ( !FE2L21 & ( YD7_mem[1][66] & ( ((KE1L10 & (XE2L1 & CE1L23))) # (YD7_mem_used[1]) ) ) ) # ( FE2L21 & ( !YD7_mem[1][66] & ( !YD7_mem_used[1] ) ) ) # ( !FE2L21 & ( !YD7_mem[1][66] & ( (KE1L10 & (XE2L1 & (!YD7_mem_used[1] & CE1L23))) ) ) );


--ZD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~1
ZD1L4 = (HF1_W_alu_result[4] & (LE1L12 & !YD1_mem_used[1]));


--ZD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~2
ZD1L5 = (ZD1L4 & ZD1L3);


--ZD2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~1
ZD2L4 = (YB1L111 & (!YB1L112 & (!YB1L113 & ZD1L3)));


--ZD3L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
ZD3L27 = (CE1L9 & ZD1L3);


--CE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~11
CE1L20 = (!YD5_mem_used[1] & (!ZD5_wait_latency_counter[1] & (ZD5L4 & CE1L19)));


--ZD8L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~0
ZD8L13 = ( !ZD8_wait_latency_counter[1] & ( (!YD8_mem_used[1] & (LE1L11 & (!XD11L1 $ (!ZD8_wait_latency_counter[0])))) ) );


--ZD8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~1
ZD8L14 = (ZD8L13 & ZD1L3);


--CE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~12
CE1L21 = (!XE1L1 & CE1L17);


--CE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
CE1L4 = ( !CE1L15 & ( !CE1L21 & ( (!CE1L12 & (!CE1L13 & (!CE1L14 & !CE1L9))) ) ) );


--KE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
KE1L6 = (!JE1L1 & !KE1_end_begintransfer);


--KE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
KE1L7 = ( CE1L4 & ( !KE1L6 & ( (!ND1_rst1) # ((!ZD2L3 & (!CE1L2 & !CE1L5))) ) ) ) # ( !CE1L4 & ( !KE1L6 & ( !ND1_rst1 ) ) );


--HF1_D_iw[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

HF1_D_iw[5] = DFFEAS(HF1L632, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L272 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
HF1L272 = ( HF1_D_iw[2] & ( (HF1_D_iw[0] & (HF1_D_iw[1] & ((!HF1_D_iw[4]) # (!HF1_D_iw[3])))) ) );


--HF1_E_alu_sub is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

HF1_E_alu_sub = DFFEAS(HF1L386, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src2[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

HF1_E_src2[0] = DFFEAS(HF1L806, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src1[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

HF1_E_src1[0] = DFFEAS(HF1L755, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD6_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

ZD6_av_readdata_pre[4] = DFFEAS(LF1_readdata[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_W_status_reg_pie is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

HF1_W_status_reg_pie = DFFEAS(HF1L915, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_E_valid_from_R,  ,  ,  ,  );


--HF1_W_ipending_reg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2]
--register power-up is low

HF1_W_ipending_reg[2] = DFFEAS(HF1_W_ipending_reg_nxt[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_W_ipending_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

HF1_W_ipending_reg[1] = DFFEAS(HF1L874, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_W_ipending_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

HF1_W_ipending_reg[0] = DFFEAS(HF1_W_ipending_reg_nxt[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1084 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
HF1L1084 = (HF1_W_status_reg_pie & (((HF1_W_ipending_reg[0]) # (HF1_W_ipending_reg[1])) # (HF1_W_ipending_reg[2])));


--HF1_hbreak_enabled is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

HF1_hbreak_enabled = DFFEAS(HF1L1078, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_E_valid_from_R,  ,  ,  ,  );


--HF1_hbreak_pending is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

HF1_hbreak_pending = DFFEAS(HF1L1080, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TF1_jtag_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

TF1_jtag_break = DFFEAS(TF1L4, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--HF1_wait_for_one_post_bret_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

HF1_wait_for_one_post_bret_inst = DFFEAS(HF1L1086, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1081 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
HF1L1081 = ( HF1_wait_for_one_post_bret_inst & ( (HF1_W_valid & (!HF1_hbreak_enabled & ((TF1_jtag_break) # (HF1_hbreak_pending)))) ) ) # ( !HF1_wait_for_one_post_bret_inst & ( (!HF1_hbreak_enabled & ((TF1_jtag_break) # (HF1_hbreak_pending))) ) );


--HF1L323 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]~0
HF1L323 = (!HF1L1084 & !HF1L1081);


--NG1_address_reg_a[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|address_reg_a[0]
--register power-up is low

NG1_address_reg_a[0] = DFFEAS(FE2_src_data[51], UG1_outclk_wire[0],  ,  , !JC1_r_early_rst,  ,  ,  ,  );


--SE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
SE1L12 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a4))) # (NG1_address_reg_a[0] & (NG1_ram_block1a36));


--HF1L631 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0
HF1L631 = ( SE1L12 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[4]))) # (DE3L2) ) ) # ( !SE1L12 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[4])) ) );


--HF1L717 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
HF1L717 = (!HF1_i_read & ((DE3L2) # (DE2L2)));


--ZD6_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

ZD6_av_readdata_pre[0] = DFFEAS(LF1_readdata[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
SE1L4 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a0))) # (NG1_address_reg_a[0] & (NG1_ram_block1a32));


--HF1L627 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1
HF1L627 = ( SE1L4 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[0])) # (DE3L2))) ) ) # ( !SE1L4 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[0])) ) );


--ZD6_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

ZD6_av_readdata_pre[1] = DFFEAS(LF1_readdata[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
SE1L13 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a1))) # (NG1_address_reg_a[0] & (NG1_ram_block1a33));


--HF1L628 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2
HF1L628 = ( SE1L13 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[1]))) # (DE3L2) ) ) # ( !SE1L13 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[1])) ) );


--ZD6_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

ZD6_av_readdata_pre[2] = DFFEAS(LF1_readdata[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
SE1L14 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a2))) # (NG1_address_reg_a[0] & (NG1_ram_block1a34));


--HF1L629 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3
HF1L629 = ( SE1L14 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[2])) # (DE3L2))) ) ) # ( !SE1L14 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[2])) ) );


--ZD6_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

ZD6_av_readdata_pre[3] = DFFEAS(LF1_readdata[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
SE1L15 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a3))) # (NG1_address_reg_a[0] & (NG1_ram_block1a35));


--HF1L630 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4
HF1L630 = ( SE1L15 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[3]))) # (DE3L2) ) ) # ( !SE1L15 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[3])) ) );


--HF1_E_src2[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

HF1_E_src2[1] = DFFEAS(HF1L807, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src1[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

HF1_E_src1[1] = DFFEAS(HF1L756, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L430 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
HF1L430 = (!HF1L278 & (((HF1L102 & HF1L106)) # (HF1L280))) # (HF1L278 & (((!HF1L280) # (HF1L106))));


--HF1L429 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~3
HF1L429 = (!HF1L278 & (((!HF1L102 & HF1L106)) # (HF1L280))) # (HF1L278 & (((!HF1L280) # (HF1L106))));


--HF1_D_iw[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

HF1_D_iw[11] = DFFEAS(HF1L639, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1_D_iw[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

HF1_D_iw[13] = DFFEAS(HF1L642, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1_D_iw[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

HF1_D_iw[15] = DFFEAS(HF1L645, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1_D_iw[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

HF1_D_iw[16] = DFFEAS(HF1L646, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L603 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
HF1L603 = ( HF1_D_iw[15] & ( !HF1_D_iw[16] & ( (!HF1_D_iw[11] & (HF1_D_iw[12] & (!HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1L588 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
HF1L588 = ( HF1_D_iw[4] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (HF1_D_iw[1] & (!HF1_D_iw[2] & HF1_D_iw[3]))) ) ) );


--HF1L604 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
HF1L604 = ( !HF1_D_iw[15] & ( !HF1_D_iw[16] & ( (HF1_D_iw[11] & (HF1_D_iw[12] & (!HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1L252 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
HF1L252 = (!HF1_D_iw[14] & HF1_D_iw[15]);


--HF1L274 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
HF1L274 = ( HF1L588 & ( (!HF1_D_iw[11] & (HF1_D_iw[12] & (HF1_D_iw[13] & !HF1_D_iw[16]))) ) );


--HF1_R_ctrl_shift_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

HF1_R_ctrl_shift_rot_right = DFFEAS(HF1L288, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L479 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0
HF1L479 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[4])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[6])));


--HF1L345 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
HF1L345 = (!HF1L588 & (HF1_D_iw[4])) # (HF1L588 & ((HF1_D_iw[15])));


--HF1L605 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
HF1L605 = ( !HF1_D_iw[15] & ( !HF1_D_iw[16] & ( (!HF1_D_iw[11] & (!HF1_D_iw[12] & (!HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1L589 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
HF1L589 = ( !HF1_D_iw[4] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & HF1_D_iw[3]))) ) ) );


--HF1L590 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
HF1L590 = ( !HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & HF1_D_iw[3]))) ) ) );


--HF1L591 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
HF1L591 = ( !HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (HF1_D_iw[1] & (HF1_D_iw[2] & HF1_D_iw[3]))) ) ) );


--HF1L592 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
HF1L592 = ( !HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (HF1_D_iw[1] & (HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L593 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
HF1L593 = ( HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & HF1_D_iw[3]))) ) ) );


--HF1L594 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
HF1L594 = ( !HF1_D_iw[4] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L343 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
HF1L343 = (HF1L243) # (HF1L345);


--HF1L344 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
HF1L344 = (!HF1L588 & (HF1_D_iw[3])) # (HF1L588 & ((HF1_D_iw[14])));


--HF1L342 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
HF1L342 = (HF1L344) # (HF1L243);


--HF1_R_ctrl_src_imm5_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

HF1_R_ctrl_src_imm5_shift_rot = DFFEAS(HF1L293, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_hi_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

HF1_R_ctrl_hi_imm16 = DFFEAS(HF1L264, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_force_src2_zero is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

HF1_R_ctrl_force_src2_zero = DFFEAS(HF1L262, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L555 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~0
HF1L555 = ((HF1_R_ctrl_force_src2_zero) # (HF1_R_ctrl_hi_imm16)) # (HF1_R_ctrl_src_imm5_shift_rot);


--HF1_R_src2_use_imm is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

HF1_R_src2_use_imm = DFFEAS(HF1L813, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_valid_from_R is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

HF1_E_valid_from_R = DFFEAS(HF1L587, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_retaddr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

HF1_R_ctrl_retaddr = DFFEAS(HF1L283, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L787 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
HF1L787 = (!HF1_R_valid & (HF1_R_ctrl_br & (HF1_E_valid_from_R))) # (HF1_R_valid & (((HF1_R_ctrl_br & HF1_E_valid_from_R)) # (HF1_R_ctrl_retaddr)));


--HF1_R_ctrl_jmp_direct is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

HF1_R_ctrl_jmp_direct = DFFEAS(HF1L271, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L788 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
HF1L788 = (HF1_E_valid_from_R & HF1_R_ctrl_jmp_direct);


--HF1L760 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2
HF1L760 = ( NF1_q_b[5] & ( (!HF1L787 & ((!HF1L788) # ((HF1_D_iw[9])))) # (HF1L787 & (((HF1L66)))) ) ) # ( !NF1_q_b[5] & ( (!HF1L787 & (HF1L788 & (HF1_D_iw[9]))) # (HF1L787 & (((HF1L66)))) ) );


--HF1L606 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
HF1L606 = ( !HF1_D_iw[15] & ( HF1_D_iw[16] & ( (!HF1_D_iw[11] & (HF1_D_iw[12] & (HF1_D_iw[13] & !HF1_D_iw[14]))) ) ) );


--HF1_D_op_rdctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
HF1_D_op_rdctl = (HF1L588 & HF1L606);


--HF1L607 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
HF1L607 = ( HF1_D_iw[15] & ( !HF1_D_iw[16] & ( (!HF1_D_iw[11] & (!HF1_D_iw[12] & (!HF1_D_iw[13] & !HF1_D_iw[14]))) ) ) );


--HF1L608 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
HF1L608 = ( HF1_D_iw[15] & ( HF1_D_iw[16] & ( (!HF1_D_iw[11] & (!HF1_D_iw[12] & (!HF1_D_iw[13] & !HF1_D_iw[14]))) ) ) );


--HF1L249 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
HF1L249 = (HF1L588 & (((HF1L608) # (HF1L607)) # (HF1L244)));


--HF1L595 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
HF1L595 = ( HF1_D_iw[4] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L596 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
HF1L596 = ( HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L724 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
HF1L724 = ( HF1_D_iw[1] & ( HF1_D_iw[2] & ( (!HF1_D_iw[0] & ((!HF1_D_iw[4]) # ((!HF1_D_iw[5]) # (!HF1_D_iw[3])))) ) ) );


--HF1L250 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
HF1L250 = (!HF1L590 & (!HF1L596 & !HF1L724));


--HF1L251 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
HF1L251 = ( HF1L595 & ( HF1L250 ) ) # ( !HF1L595 & ( HF1L250 & ( (((HF1L249) # (HF1L594)) # (HF1L593)) # (HF1L589) ) ) ) # ( HF1L595 & ( !HF1L250 ) ) # ( !HF1L595 & ( !HF1L250 ) );


--HF1L496 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~1
HF1L496 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[21]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[23]));


--HF1L777 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[22]~3
HF1L777 = ( NF1_q_b[22] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[26])))) # (HF1L787 & (HF1L6)) ) ) # ( !NF1_q_b[22] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[26])))) # (HF1L787 & (HF1L6)) ) );


--HF1_D_iw[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

HF1_D_iw[21] = DFFEAS(HF1L652, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L795 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~0
HF1L795 = ( NF2_q_b[22] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[12])) ) ) # ( !NF2_q_b[22] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[12])) ) );


--HF1_R_ctrl_unsigned_lo_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

HF1_R_ctrl_unsigned_lo_imm16 = DFFEAS(HF1L297, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L805 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
HF1L805 = (HF1_R_ctrl_unsigned_lo_imm16) # (HF1_R_ctrl_force_src2_zero);


--HF1L497 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~2
HF1L497 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[22])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[24])));


--HF1L778 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[23]~4
HF1L778 = ( NF1_q_b[23] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[27])))) # (HF1L787 & (HF1L2)) ) ) # ( !NF1_q_b[23] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[27])))) # (HF1L787 & (HF1L2)) ) );


--HF1L796 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~2
HF1L796 = ( NF2_q_b[23] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[13])) ) ) # ( !NF2_q_b[23] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[13])) ) );


--HF1L498 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~3
HF1L498 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[23])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[25])));


--HF1L779 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[24]~5
HF1L779 = ( NF1_q_b[24] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[28])))) # (HF1L787 & (HF1L62)) ) ) # ( !NF1_q_b[24] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[28])))) # (HF1L787 & (HF1L62)) ) );


--HF1L797 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~3
HF1L797 = ( NF2_q_b[24] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[14])) ) ) # ( !NF2_q_b[24] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[14])) ) );


--HF1L499 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~4
HF1L499 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[24])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[26])));


--HF1L780 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[25]~6
HF1L780 = ( NF1_q_b[25] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[29])))) # (HF1L787 & (HF1L58)) ) ) # ( !NF1_q_b[25] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[29])))) # (HF1L787 & (HF1L58)) ) );


--HF1L798 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~4
HF1L798 = ( NF2_q_b[25] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[15])) ) ) # ( !NF2_q_b[25] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[15])) ) );


--HF1L500 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~5
HF1L500 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[25])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[27])));


--HF1L781 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[26]~7
HF1L781 = ( NF1_q_b[26] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[30])))) # (HF1L787 & (HF1L18)) ) ) # ( !NF1_q_b[26] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[30])))) # (HF1L787 & (HF1L18)) ) );


--HF1L799 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~5
HF1L799 = ( NF2_q_b[26] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[16])) ) ) # ( !NF2_q_b[26] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[16])) ) );


--HF1L492 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~6
HF1L492 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[17])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[19])));


--HF1L791 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6
HF1L791 = ( NF2_q_b[18] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[8])))) ) ) # ( !NF2_q_b[18] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[8])))) ) );


--HF1L773 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[18]~8
HF1L773 = ( NF1_q_b[18] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[22])))) # (HF1L787 & (HF1L50)) ) ) # ( !NF1_q_b[18] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[22])))) # (HF1L787 & (HF1L50)) ) );


--HF1L493 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~7
HF1L493 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[18])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[20])));


--HF1L792 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~7
HF1L792 = ( NF2_q_b[19] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[9])))) ) ) # ( !NF2_q_b[19] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[9])))) ) );


--HF1L774 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[19]~9
HF1L774 = ( NF1_q_b[19] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[23])))) # (HF1L787 & (HF1L14)) ) ) # ( !NF1_q_b[19] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[23])))) # (HF1L787 & (HF1L14)) ) );


--HF1L494 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~8
HF1L494 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[19])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[21])));


--HF1L793 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~8
HF1L793 = ( NF2_q_b[20] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[10])))) ) ) # ( !NF2_q_b[20] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[10])))) ) );


--HF1L775 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[20]~10
HF1L775 = ( NF1_q_b[20] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[24])))) # (HF1L787 & (HF1L10)) ) ) # ( !NF1_q_b[20] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[24])))) # (HF1L787 & (HF1L10)) ) );


--HF1L495 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~9
HF1L495 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[20]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[22]));


--HF1L794 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~9
HF1L794 = ( NF2_q_b[21] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[11])) ) ) # ( !NF2_q_b[21] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[11])) ) );


--HF1L776 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[21]~11
HF1L776 = ( NF1_q_b[21] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[25])))) # (HF1L787 & (HF1L54)) ) ) # ( !NF1_q_b[21] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[25])))) # (HF1L787 & (HF1L54)) ) );


--HF1L487 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~10
HF1L487 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[12])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[14])));


--HF1L768 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~12
HF1L768 = ( NF1_q_b[13] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[17])))) # (HF1L787 & (HF1L38)) ) ) # ( !NF1_q_b[13] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[17])))) # (HF1L787 & (HF1L38)) ) );


--HF1_D_iw[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

HF1_D_iw[19] = DFFEAS(HF1L650, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L488 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~11
HF1L488 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[13])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[15])));


--HF1_D_iw[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

HF1_D_iw[18] = DFFEAS(HF1L649, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L769 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~13
HF1L769 = ( NF1_q_b[14] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[18])))) # (HF1L787 & (HF1L34)) ) ) # ( !NF1_q_b[14] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[18])))) # (HF1L787 & (HF1L34)) ) );


--HF1_D_iw[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

HF1_D_iw[20] = DFFEAS(HF1L651, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L717,  ,  ,  ,  );


--HF1L489 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~12
HF1L489 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[14])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[16])));


--HF1L770 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~14
HF1L770 = ( NF1_q_b[15] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[19])))) # (HF1L787 & (HF1L26)) ) ) # ( !NF1_q_b[15] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[19])))) # (HF1L787 & (HF1L26)) ) );


--HF1L490 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~13
HF1L490 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[15])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[17])));


--HF1L771 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~15
HF1L771 = ( NF1_q_b[16] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[20])))) # (HF1L787 & (HF1L22)) ) ) # ( !NF1_q_b[16] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[20])))) # (HF1L787 & (HF1L22)) ) );


--HF1L789 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~10
HF1L789 = ( NF2_q_b[16] & ( (!HF1_R_ctrl_hi_imm16 & (((!HF1_R_src2_use_imm) # (HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[6])) ) ) # ( !NF2_q_b[16] & ( (!HF1_R_ctrl_hi_imm16 & (((HF1_R_src2_use_imm & HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (HF1_D_iw[6])) ) );


--HF1L491 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~14
HF1L491 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[16])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[18])));


--HF1L772 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[17]~16
HF1L772 = ( NF1_q_b[17] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[21])))) # (HF1L787 & (HF1L30)) ) ) # ( !NF1_q_b[17] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[21])))) # (HF1L787 & (HF1L30)) ) );


--HF1L790 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~11
HF1L790 = ( NF2_q_b[17] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[7])))) ) ) # ( !NF2_q_b[17] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[7])))) ) );


--HF1L485 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~15
HF1L485 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[10]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[12]));


--HF1L766 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~17
HF1L766 = ( NF1_q_b[11] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[15])))) # (HF1L787 & (HF1L46)) ) ) # ( !NF1_q_b[11] & ( (!HF1L787 & (((HF1_D_iw[15] & HF1L788)))) # (HF1L787 & (HF1L46)) ) );


--HF1L486 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~16
HF1L486 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[11])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[13])));


--HF1L767 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~18
HF1L767 = ( NF1_q_b[12] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[16])))) # (HF1L787 & (HF1L42)) ) ) # ( !NF1_q_b[12] & ( (!HF1L787 & (((HF1_D_iw[16] & HF1L788)))) # (HF1L787 & (HF1L42)) ) );


--HF1L481 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~17
HF1L481 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[6])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[8])));


--HF1L762 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~19
HF1L762 = ( NF1_q_b[7] & ( (!HF1L787 & (((!HF1L788)) # (HF1_D_iw[11]))) # (HF1L787 & (((HF1L70)))) ) ) # ( !NF1_q_b[7] & ( (!HF1L787 & (HF1_D_iw[11] & (HF1L788))) # (HF1L787 & (((HF1L70)))) ) );


--HF1L482 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~18
HF1L482 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[7])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[9])));


--HF1L763 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~20
HF1L763 = ( NF1_q_b[8] & ( (!HF1L787 & (((!HF1L788)) # (HF1_D_iw[12]))) # (HF1L787 & (((HF1L74)))) ) ) # ( !NF1_q_b[8] & ( (!HF1L787 & (HF1_D_iw[12] & (HF1L788))) # (HF1L787 & (((HF1L74)))) ) );


--HF1L483 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~19
HF1L483 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[8])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[10])));


--HF1L764 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~21
HF1L764 = ( NF1_q_b[9] & ( (!HF1L787 & (((!HF1L788)) # (HF1_D_iw[13]))) # (HF1L787 & (((HF1L78)))) ) ) # ( !NF1_q_b[9] & ( (!HF1L787 & (HF1_D_iw[13] & (HF1L788))) # (HF1L787 & (((HF1L78)))) ) );


--HF1L484 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~20
HF1L484 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[9]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[11]));


--HF1L765 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~22
HF1L765 = ( NF1_q_b[10] & ( (!HF1L787 & (((!HF1L788)) # (HF1_D_iw[14]))) # (HF1L787 & (((HF1L82)))) ) ) # ( !NF1_q_b[10] & ( (!HF1L787 & (HF1_D_iw[14] & (HF1L788))) # (HF1L787 & (((HF1L82)))) ) );


--HF1L477 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~21
HF1L477 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[2])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[4])));


--HF1L811 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
HF1L811 = (!HF1_R_src2_use_imm & !HF1_R_ctrl_src_imm5_shift_rot);


--HF1L809 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1
HF1L809 = ( HF1_D_iw[9] & ( (!HF1_R_ctrl_hi_imm16 & (!HF1_R_ctrl_force_src2_zero & ((!HF1L811) # (NF2_q_b[3])))) ) ) # ( !HF1_D_iw[9] & ( (NF2_q_b[3] & (HF1L811 & (!HF1_R_ctrl_hi_imm16 & !HF1_R_ctrl_force_src2_zero))) ) );


--HF1L758 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~23
HF1L758 = ( NF1_q_b[3] & ( (!HF1L787 & ((!HF1L788) # ((HF1_D_iw[7])))) # (HF1L787 & (((HF1L86)))) ) ) # ( !NF1_q_b[3] & ( (!HF1L787 & (HF1L788 & ((HF1_D_iw[7])))) # (HF1L787 & (((HF1L86)))) ) );


--HF1L480 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~22
HF1L480 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[5])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[7])));


--HF1L761 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~24
HF1L761 = ( NF1_q_b[6] & ( (!HF1L787 & ((!HF1L788) # ((HF1_D_iw[10])))) # (HF1L787 & (((HF1L90)))) ) ) # ( !NF1_q_b[6] & ( (!HF1L787 & (HF1L788 & (HF1_D_iw[10]))) # (HF1L787 & (((HF1L90)))) ) );


--HF1L476 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~23
HF1L476 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[1]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[3]));


--HF1L757 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~25
HF1L757 = ( NF1_q_b[2] & ( (!HF1L787 & (((!HF1L788) # (HF1_D_iw[6])))) # (HF1L787 & (HF1L94)) ) ) # ( !NF1_q_b[2] & ( (!HF1L787 & (((HF1L788 & HF1_D_iw[6])))) # (HF1L787 & (HF1L94)) ) );


--HF1L808 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
HF1L808 = ( !HF1_R_ctrl_force_src2_zero & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1L811 & ((HF1_D_iw[8]))) # (HF1L811 & (NF2_q_b[2])))) ) );


--HF1L478 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~24
HF1L478 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[3])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[5])));


--HF1L759 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~26
HF1L759 = ( NF1_q_b[4] & ( (!HF1L787 & ((!HF1L788) # ((HF1_D_iw[8])))) # (HF1L787 & (((HF1L98)))) ) ) # ( !NF1_q_b[4] & ( (!HF1L787 & (HF1L788 & (HF1_D_iw[8]))) # (HF1L787 & (((HF1L98)))) ) );


--HF1L810 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3
HF1L810 = ( HF1_D_iw[10] & ( (!HF1_R_ctrl_hi_imm16 & (!HF1_R_ctrl_force_src2_zero & ((!HF1L811) # (NF2_q_b[4])))) ) ) # ( !HF1_D_iw[10] & ( (NF2_q_b[4] & (HF1L811 & (!HF1_R_ctrl_hi_imm16 & !HF1_R_ctrl_force_src2_zero))) ) );


--HF1L573 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
HF1L573 = ((!HF1L277 & !HF1L279)) # (HF1_D_iw[4]);


--HF1_R_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

HF1_R_wr_dst_reg = DFFEAS(HF1_D_wr_dst_reg, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_W_rf_wren is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
HF1_W_rf_wren = ((HF1_W_valid & HF1_R_wr_dst_reg)) # (JC1_r_sync_rst);


--HF1_W_control_rd_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

HF1_W_control_rd_data[0] = DFFEAS(HF1L390, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_dst_regnum[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

HF1_R_dst_regnum[0] = DFFEAS(HF1L299, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_dst_regnum[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

HF1_R_dst_regnum[1] = DFFEAS(HF1L301, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_dst_regnum[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

HF1_R_dst_regnum[2] = DFFEAS(HF1L303, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_dst_regnum[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

HF1_R_dst_regnum[3] = DFFEAS(HF1L305, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_dst_regnum[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

HF1_R_dst_regnum[4] = DFFEAS(HF1L307, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L576 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~1
HF1L576 = ( NF2_q_b[26] & ( (!HF1L278 & (((NF2_q_b[2])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[10])))) ) ) # ( !NF2_q_b[26] & ( (!HF1L278 & (((NF2_q_b[2])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[10])))) ) );


--HF1_W_control_rd_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]
--register power-up is low

HF1_W_control_rd_data[2] = DFFEAS(HF1L392, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L881 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~0
HF1L881 = ( HF1_av_ld_byte0_data[2] & ( HF1_W_control_rd_data[2] & ( ((!HF1_R_ctrl_br_cmp & ((HF1_R_ctrl_rd_ctl_reg) # (HF1_W_alu_result[2])))) # (HF1_R_ctrl_ld) ) ) ) # ( !HF1_av_ld_byte0_data[2] & ( HF1_W_control_rd_data[2] & ( (!HF1_R_ctrl_ld & (!HF1_R_ctrl_br_cmp & ((HF1_R_ctrl_rd_ctl_reg) # (HF1_W_alu_result[2])))) ) ) ) # ( HF1_av_ld_byte0_data[2] & ( !HF1_W_control_rd_data[2] & ( ((HF1_W_alu_result[2] & (!HF1_R_ctrl_rd_ctl_reg & !HF1_R_ctrl_br_cmp))) # (HF1_R_ctrl_ld) ) ) ) # ( !HF1_av_ld_byte0_data[2] & ( !HF1_W_control_rd_data[2] & ( (HF1_W_alu_result[2] & (!HF1_R_ctrl_ld & (!HF1_R_ctrl_rd_ctl_reg & !HF1_R_ctrl_br_cmp))) ) ) );


--HF1_av_ld_byte1_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

HF1_av_ld_byte1_data[2] = DFFEAS(HF1L952, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L889 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~1
HF1L889 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[10] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[2]))));


--HF1L577 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~2
HF1L577 = ( NF2_q_b[27] & ( (!HF1L278 & (((NF2_q_b[3])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[11])))) ) ) # ( !NF2_q_b[27] & ( (!HF1L278 & (((NF2_q_b[3])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[11])))) ) );


--HF1L882 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
HF1L882 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[3] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte0_data[3]))));


--HF1_av_ld_byte1_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

HF1_av_ld_byte1_data[3] = DFFEAS(HF1L957, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L890 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~3
HF1L890 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[11] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[3]))));


--HF1L578 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~3
HF1L578 = ( NF2_q_b[28] & ( (!HF1L278 & (((NF2_q_b[4])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[12])))) ) ) # ( !NF2_q_b[28] & ( (!HF1L278 & (((NF2_q_b[4])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[12])))) ) );


--HF1L883 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~4
HF1L883 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[4] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte0_data[4]))));


--HF1_av_ld_byte1_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

HF1_av_ld_byte1_data[4] = DFFEAS(HF1L962, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L891 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~5
HF1L891 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[12] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[4]))));


--HF1L579 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~4
HF1L579 = ( NF2_q_b[29] & ( (!HF1L278 & (((NF2_q_b[5])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[13])))) ) ) # ( !NF2_q_b[29] & ( (!HF1L278 & (((NF2_q_b[5])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[13])))) ) );


--HF1L884 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~6
HF1L884 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[5] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte0_data[5]))));


--HF1_av_ld_byte1_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

HF1_av_ld_byte1_data[5] = DFFEAS(HF1L966, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L892 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7
HF1L892 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[13] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[5]))));


--HF1L580 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~5
HF1L580 = ( NF2_q_b[30] & ( (!HF1L278 & (((NF2_q_b[6])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[14])))) ) ) # ( !NF2_q_b[30] & ( (!HF1L278 & (((NF2_q_b[6])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[14])))) ) );


--HF1L885 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~8
HF1L885 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[6] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte0_data[6]))));


--HF1_av_ld_byte1_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

HF1_av_ld_byte1_data[6] = DFFEAS(HF1L970, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L893 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~9
HF1L893 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[14] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[6]))));


--HF1L581 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~6
HF1L581 = ( NF2_q_b[31] & ( (!HF1L278 & (((NF2_q_b[7])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[15])))) ) ) # ( !NF2_q_b[31] & ( (!HF1L278 & (((NF2_q_b[7])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[15])))) ) );


--HF1L886 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~10
HF1L886 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[7] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte0_data[7]))));


--HF1_av_ld_byte1_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

HF1_av_ld_byte1_data[7] = DFFEAS(HF1L974, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L894 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~11
HF1L894 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[15] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[7]))));


--HF1_W_control_rd_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

HF1_W_control_rd_data[1] = DFFEAS(HF1L391, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L880 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~12
HF1L880 = ( HF1_av_ld_byte0_data[1] & ( HF1_W_control_rd_data[1] & ( ((!HF1_R_ctrl_br_cmp & ((HF1_W_alu_result[1]) # (HF1_R_ctrl_rd_ctl_reg)))) # (HF1_R_ctrl_ld) ) ) ) # ( !HF1_av_ld_byte0_data[1] & ( HF1_W_control_rd_data[1] & ( (!HF1_R_ctrl_ld & (!HF1_R_ctrl_br_cmp & ((HF1_W_alu_result[1]) # (HF1_R_ctrl_rd_ctl_reg)))) ) ) ) # ( HF1_av_ld_byte0_data[1] & ( !HF1_W_control_rd_data[1] & ( ((!HF1_R_ctrl_rd_ctl_reg & (!HF1_R_ctrl_br_cmp & HF1_W_alu_result[1]))) # (HF1_R_ctrl_ld) ) ) ) # ( !HF1_av_ld_byte0_data[1] & ( !HF1_W_control_rd_data[1] & ( (!HF1_R_ctrl_ld & (!HF1_R_ctrl_rd_ctl_reg & (!HF1_R_ctrl_br_cmp & HF1_W_alu_result[1]))) ) ) );


--HF1L574 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~7
HF1L574 = ( NF2_q_b[24] & ( (!HF1L278 & (((NF2_q_b[0])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[8])))) ) ) # ( !NF2_q_b[24] & ( (!HF1L278 & (((NF2_q_b[0])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[8])))) ) );


--HF1_av_ld_byte1_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

HF1_av_ld_byte1_data[0] = DFFEAS(HF1L948, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L887 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~13
HF1L887 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[8] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[0]))));


--HF1L575 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~8
HF1L575 = ( NF2_q_b[25] & ( (!HF1L278 & (((NF2_q_b[1])))) # (HF1L278 & ((!HF1L280) # ((NF2_q_b[9])))) ) ) # ( !NF2_q_b[25] & ( (!HF1L278 & (((NF2_q_b[1])))) # (HF1L278 & (HF1L280 & ((NF2_q_b[9])))) ) );


--HF1_av_ld_byte1_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

HF1_av_ld_byte1_data[1] = DFFEAS(HF1L949, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L947,  ,  ,  ,  );


--HF1L888 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~14
HF1L888 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[9] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte1_data[1]))));


--ND1_state is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

ND1_state = AMPP_FUNCTION(A1L158, ND1L45, !A1L150);


--ND1_user_saw_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

ND1_user_saw_rvalid = AMPP_FUNCTION(A1L158, ND1L81, !A1L150);


--A1L159 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L159 = INPUT();


--ND1L68 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
ND1L68 = AMPP_FUNCTION(!A1L152, !ND1_state, !ND1_count[1], !ND1_user_saw_rvalid, !ND1_td_shift[9], !A1L159);


--ND1_tck_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

ND1_tck_t_dav = AMPP_FUNCTION(A1L158, ND1L54, !A1L150);


--ND1_td_shift[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

ND1_td_shift[1] = AMPP_FUNCTION(A1L158, ND1L72, !A1L150, ND1L57);


--ND1_count[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

ND1_count[9] = AMPP_FUNCTION(A1L158, ND1L15, !A1L150, ND1L57);


--ND1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

ND1_rvalid = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_rvalid0, !JC1_r_sync_rst);


--ND1L69 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
ND1L69 = AMPP_FUNCTION(!ND1_state, !ND1L68, !ND1_tck_t_dav, !ND1_td_shift[1], !ND1_count[9], !ND1_rvalid);


--A1L156 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L156 = INPUT();


--A1L161 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L161 = INPUT();


--A1L151 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L151 = INPUT();


--A1L154 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L154 = INPUT();


--ND1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
ND1L57 = AMPP_FUNCTION(!A1L156, !A1L161, !A1L151, !A1L154);


--FG3_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

FG3_din_s1 = DFFEAS(TF1_monitor_ready, A1L184,  ,  ,  ,  ,  ,  ,  );


--AG1_MonDReg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

AG1_MonDReg[0] = DFFEAS(AG1L84, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--DG1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
DG1L57 = ( AG1_MonDReg[0] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[0])))) # (BG1L2 & (((DG1_sr[2])))) ) ) # ( !AG1_MonDReg[0] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[0])))) # (BG1L2 & (((DG1_sr[2])))) ) );


--DG1L21 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~9
DG1L21 = (A1L164 & ((!A1L177) # ((!A1L163) # (A1L188))));


--DG1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~10
DG1L22 = (!A1L188 & (A1L163 & ((A1L168) # (A1L177))));


--A1L182 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L182 = INPUT();


--BG1_virtual_state_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
BG1_virtual_state_uir = (A1L188 & (A1L163 & A1L182));


--FG2_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

FG2_din_s1 = DFFEAS(HF1_hbreak_enabled, A1L184,  ,  ,  ,  ,  ,  ,  );


--DC1_m_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]
--register power-up is low

DC1_m_data[0] = DFFEAS(DC1L161, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]
--register power-up is low

DC1_m_data[1] = DFFEAS(DC1L160, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]
--register power-up is low

DC1_m_data[2] = DFFEAS(DC1L159, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]
--register power-up is low

DC1_m_data[3] = DFFEAS(DC1L158, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]
--register power-up is low

DC1_m_data[4] = DFFEAS(DC1L157, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]
--register power-up is low

DC1_m_data[5] = DFFEAS(DC1L156, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]
--register power-up is low

DC1_m_data[6] = DFFEAS(DC1L155, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]
--register power-up is low

DC1_m_data[7] = DFFEAS(DC1L154, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]
--register power-up is low

DC1_m_data[8] = DFFEAS(DC1L153, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]
--register power-up is low

DC1_m_data[9] = DFFEAS(DC1L152, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]
--register power-up is low

DC1_m_data[10] = DFFEAS(DC1L151, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]
--register power-up is low

DC1_m_data[11] = DFFEAS(DC1L150, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]
--register power-up is low

DC1_m_data[12] = DFFEAS(DC1L149, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]
--register power-up is low

DC1_m_data[13] = DFFEAS(DC1L148, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]
--register power-up is low

DC1_m_data[14] = DFFEAS(DC1L147, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_m_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]
--register power-up is low

DC1_m_data[15] = DFFEAS(DC1L146, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1
DD1L32 = (!DD1_s_serial_protocol.STATE_0_IDLE) # (((DD1_s_serial_protocol.STATE_4_TRANSFER & DD1_shiftreg_data[26])) # (DD1_s_serial_protocol.STATE_2_RESTART_BIT));


--DD1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2
DD1L33 = (!DD1_s_serial_protocol.STATE_4_TRANSFER) # (!DD1_shiftreg_mask[26]);


--GC1_data_out is nios_system:NiosII|nios_system_pin:pin|data_out
--register power-up is low

GC1_data_out = DFFEAS(GC1L3, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~1
DC1L109 = (!DC1_m_state.010000000 & ((DC1_m_state.000000001) # (DC1_init_done)));


--DC1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~2
DC1L110 = ( DC1L318 & ( DC1L109 & ( (!DC1_m_state.100000000 & ((!DC1_refresh_request) # ((DC1_m_state.000000001 & !DC1L108)))) ) ) ) # ( !DC1L318 & ( DC1L109 & ( (!DC1_refresh_request) # ((!DC1_m_state.100000000 & (DC1_m_state.000000001 & !DC1L108))) ) ) );


--DC1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~0
DC1L107 = (DC1L110 & ((!DC1_m_state.000000010 & ((DC1_m_next.000001000))) # (DC1_m_state.000000010 & (DC1_active_rnw))));


--DC1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~1
DC1L116 = (((!DC1_init_done & !DC1_m_state.000000001)) # (DC1_m_state.001000000)) # (DC1_m_state.000001000);


--DC1_m_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]
--register power-up is low

DC1_m_count[0] = DFFEAS(DC1L127, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~2
DC1L117 = ( DC1_m_count[0] & ( (!DC1_m_state.010000000 & ((!DC1_m_count[1]) # ((!DC1_m_state.000000100 & !DC1_m_state.000100000)))) ) ) # ( !DC1_m_count[0] & ( !DC1_m_state.010000000 ) );


--DC1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~3
DC1L118 = ( DC1L117 & ( (!DC1_m_state.000001000 & (DC1_m_count[1] & ((DC1L119)))) # (DC1_m_state.000001000 & (((DC1_m_count[1] & DC1L119)) # (DC1L115))) ) ) # ( !DC1L117 );


--DC1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~3
DC1L111 = (DC1L110 & ((!DC1_m_state.000000010 & ((DC1_m_next.000010000))) # (DC1_m_state.000000010 & (!DC1_active_rnw))));


--GF1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address~0
GF1L148 = !GF1_wr_address $ ((((!GF1L3 & XD9L9)) # (GF1L1)));


--HE4L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0
HE4L27 = !XD9L4 $ (!HE4_address_reg[1]);


--DC1_i_next.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111
--register power-up is low

DC1_i_next.111 = DFFEAS(DC1L77, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_i_count[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]
--register power-up is low

DC1_i_count[2] = DFFEAS(DC1L73, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_i_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]
--register power-up is low

DC1_i_count[1] = DFFEAS(DC1L240, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector12~0
DC1L71 = (DC1_i_state.011 & (DC1_i_next.111 & (!DC1_i_count[2] & !DC1_i_count[1])));


--JC1_altera_reset_synchronizer_int_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

JC1_altera_reset_synchronizer_int_chain[3] = DFFEAS(JC1_altera_reset_synchronizer_int_chain[2], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1_altera_reset_synchronizer_int_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

JC1_altera_reset_synchronizer_int_chain[2] = DFFEAS(JC1_altera_reset_synchronizer_int_chain[1], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1_r_sync_rst_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

JC1_r_sync_rst_chain[2] = DFFEAS(JC1L18, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1L17 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~0
JC1L17 = (JC1_altera_reset_synchronizer_int_chain[2] & JC1_r_sync_rst_chain[2]);


--DC1_i_next.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101
--register power-up is low

DC1_i_next.101 = DFFEAS(DC1L75, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L256 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0
DC1L256 = ( DC1_i_next.101 & ( ((DC1_i_state.011 & (!DC1_i_count[2] & !DC1_i_count[1]))) # (DC1_i_state.101) ) ) # ( !DC1_i_next.101 & ( DC1_i_state.101 ) );


--DC1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~0
DC1L104 = ( DC1_refresh_request & ( (!DC1_m_state.001000000 & (!DC1_m_state.000000100 & !DC1_m_state.000100000)) ) ) # ( !DC1_refresh_request & ( (!DC1_m_state.001000000 & (DC1_m_state.000000001 & (!DC1_m_state.000000100 & !DC1_m_state.000100000))) ) );


--DC1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~1
DC1L105 = ( DC1L109 & ( DC1L104 & ( (!DC1L166 & (((!DC1L115 & DC1_m_next.000000001)))) # (DC1L166 & ((!DC1_m_state.100000000) # ((DC1_m_next.000000001)))) ) ) ) # ( DC1L109 & ( !DC1L104 & ( (DC1_m_next.000000001 & ((!DC1L115) # (DC1L166))) ) ) );


--DC1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~2
DC1L106 = (DC1L105 & ((!DC1_m_state.100000000) # ((!DC1_refresh_request & !DC1L318))));


--DC1L83 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector23~0
DC1L83 = (!DC1_m_state.000000001 & (((!DC1_init_done & DC1_ack_refresh_request)))) # (DC1_m_state.000000001 & (((DC1_ack_refresh_request)) # (DC1_m_state.010000000)));


--DC1L362 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0
DC1L362 = (!DC1L55 & DC1L10);


--DC1L363 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1
DC1L363 = (!DC1L14) # (DC1L55);


--DC1L364 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2
DC1L364 = (!DC1L55 & DC1L18);


--DC1L365 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3
DC1L365 = (!DC1L55 & DC1L22);


--DC1L366 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4
DC1L366 = (!DC1L26) # (DC1L55);


--DC1L367 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5
DC1L367 = (!DC1L55 & DC1L34);


--DC1L368 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6
DC1L368 = (!DC1L55 & DC1L38);


--DC1L369 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7
DC1L369 = (!DC1L55 & DC1L42);


--DC1L370 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~8
DC1L370 = (!DC1L46) # (DC1L55);


--DC1_i_next.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000
--register power-up is low

DC1_i_next.000 = DFFEAS(DC1L243, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L67 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector7~0
DC1L67 = ( DC1_i_count[1] & ( DC1_i_next.000 & ( (DC1_i_state.000) # (DC1L55) ) ) ) # ( !DC1_i_count[1] & ( DC1_i_next.000 & ( (DC1_i_state.000) # (DC1L55) ) ) ) # ( DC1_i_count[1] & ( !DC1_i_next.000 & ( (DC1_i_state.000) # (DC1L55) ) ) ) # ( !DC1_i_count[1] & ( !DC1_i_next.000 & ( (!DC1L55 & (DC1_i_state.000 & ((!DC1_i_state.011) # (DC1_i_count[2])))) # (DC1L55 & (((!DC1_i_state.011) # (DC1_i_count[2])))) ) ) );


--DC1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector8~0
DC1L68 = (DC1L55 & !DC1_i_state.000);


--DC1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector10~0
DC1L70 = ( DC1_i_count[2] & ( DC1_i_count[1] & ( (((DC1_i_state.010) # (DC1_i_state.011)) # (DC1_i_state.001)) # (DC1_i_state.111) ) ) ) # ( !DC1_i_count[2] & ( DC1_i_count[1] & ( (((DC1_i_state.010) # (DC1_i_state.011)) # (DC1_i_state.001)) # (DC1_i_state.111) ) ) ) # ( DC1_i_count[2] & ( !DC1_i_count[1] & ( (((DC1_i_state.010) # (DC1_i_state.011)) # (DC1_i_state.001)) # (DC1_i_state.111) ) ) ) # ( !DC1_i_count[2] & ( !DC1_i_count[1] & ( ((DC1_i_state.010) # (DC1_i_state.001)) # (DC1_i_state.111) ) ) );


--DC1_i_next.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010
--register power-up is low

DC1_i_next.010 = DFFEAS(DC1L74, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector9~0
DC1L69 = (DC1_i_state.011 & (!DC1_i_count[2] & (!DC1_i_count[1] & DC1_i_next.010)));


--VC3_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

VC3_full_dff = DFFEAS(VC3L6, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QC1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0
QC1L66 = (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & !VC3_full_dff));


--QC1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1
QC1L67 = ( QC1L66 & ( (HF1_W_alu_result[4] & (LE1L12 & (!YD1_mem_used[1] & XD11L1))) ) );


--VC3_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

VC3_low_addressa[0] = DFFEAS(VC3L9, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

VC3_rd_ptr_lsb = DFFEAS(VC3L30, UG1_outclk_wire[0],  ,  , VC3L31,  ,  ,  ,  );


--VC3L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
VC3L22 = (!QC1_read_left_channel & (VC3_low_addressa[0])) # (QC1_read_left_channel & ((!VC3_rd_ptr_lsb)));


--VC3_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

VC3_low_addressa[1] = DFFEAS(VC3L11, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
VC3L23 = (!QC1_read_left_channel & ((VC3_low_addressa[1]))) # (QC1_read_left_channel & (YC3_counter_reg_bit[0]));


--VC3_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

VC3_low_addressa[2] = DFFEAS(VC3L13, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
VC3L24 = (!QC1_read_left_channel & ((VC3_low_addressa[2]))) # (QC1_read_left_channel & (YC3_counter_reg_bit[1]));


--VC3_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

VC3_low_addressa[3] = DFFEAS(VC3L15, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
VC3L25 = (!QC1_read_left_channel & ((VC3_low_addressa[3]))) # (QC1_read_left_channel & (YC3_counter_reg_bit[2]));


--VC3_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

VC3_low_addressa[4] = DFFEAS(VC3L17, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
VC3L26 = (!QC1_read_left_channel & ((VC3_low_addressa[4]))) # (QC1_read_left_channel & (YC3_counter_reg_bit[3]));


--VC3_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

VC3_low_addressa[5] = DFFEAS(VC3L19, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
VC3L27 = (!QC1_read_left_channel & ((VC3_low_addressa[5]))) # (QC1_read_left_channel & (YC3_counter_reg_bit[4]));


--VC3_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

VC3_low_addressa[6] = DFFEAS(VC3L21, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
VC3L28 = (!QC1_read_left_channel & ((VC3_low_addressa[6]))) # (QC1_read_left_channel & (YC3_counter_reg_bit[5]));


--VC3_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

VC3_usedw_is_1_dff = DFFEAS(VC3L36, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

VC3_usedw_is_0_dff = DFFEAS(VC3L35, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

VC3_usedw_is_2_dff = DFFEAS(VC3L39, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC3L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
VC3L2 = ( VC3_usedw_is_0_dff & ( (XB1L8 & ((!QC1_read_left_channel) # (!VC3_usedw_is_1_dff))) ) ) # ( !VC3_usedw_is_0_dff & ( (XB1L8 & (QC1_read_left_channel & (!QC1L67 & !VC3_usedw_is_1_dff))) ) );


--VC4_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff
--register power-up is low

VC4_full_dff = DFFEAS(VC4L6, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QC1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2
QC1L68 = (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & !VC4_full_dff));


--QC1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3
QC1L69 = ( QC1L68 & ( (HF1_W_alu_result[4] & (LE1L12 & (!YD1_mem_used[1] & XD11L1))) ) );


--VC4_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

VC4_usedw_is_1_dff = DFFEAS(VC4L36, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

VC4_usedw_is_0_dff = DFFEAS(VC4L35, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff
--register power-up is low

VC4_usedw_is_2_dff = DFFEAS(VC4L39, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
VC4L2 = ( VC4_usedw_is_0_dff & ( (XB1L8 & ((!QC1L121) # (!VC4_usedw_is_1_dff))) ) ) # ( !VC4_usedw_is_0_dff & ( (XB1L8 & (QC1L121 & (!QC1L69 & !VC4_usedw_is_1_dff))) ) );


--XB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~0
XB1L13 = ((!NC3_cur_test_clk & NC3_last_test_clk)) # (XB1_done_dac_channel_sync);


--VC4_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

VC4_low_addressa[0] = DFFEAS(VC4L9, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

VC4_rd_ptr_lsb = DFFEAS(VC4L30, UG1_outclk_wire[0],  ,  , VC4L31,  ,  ,  ,  );


--VC4L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
VC4L22 = (!QC1L121 & (VC4_low_addressa[0])) # (QC1L121 & ((!VC4_rd_ptr_lsb)));


--VC4_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

VC4_low_addressa[1] = DFFEAS(VC4L11, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
VC4L23 = (!QC1L121 & ((VC4_low_addressa[1]))) # (QC1L121 & (YC4_counter_reg_bit[0]));


--VC4_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

VC4_low_addressa[2] = DFFEAS(VC4L13, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
VC4L24 = (!QC1L121 & ((VC4_low_addressa[2]))) # (QC1L121 & (YC4_counter_reg_bit[1]));


--VC4_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

VC4_low_addressa[3] = DFFEAS(VC4L15, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
VC4L25 = (!QC1L121 & ((VC4_low_addressa[3]))) # (QC1L121 & (YC4_counter_reg_bit[2]));


--VC4_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

VC4_low_addressa[4] = DFFEAS(VC4L17, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
VC4L26 = (!QC1L121 & ((VC4_low_addressa[4]))) # (QC1L121 & (YC4_counter_reg_bit[3]));


--VC4_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

VC4_low_addressa[5] = DFFEAS(VC4L19, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
VC4L27 = (!QC1L121 & ((VC4_low_addressa[5]))) # (QC1L121 & (YC4_counter_reg_bit[4]));


--VC4_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

VC4_low_addressa[6] = DFFEAS(VC4L21, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC4L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
VC4L28 = (!QC1L121 & ((VC4_low_addressa[6]))) # (QC1L121 & (YC4_counter_reg_bit[5]));


--QC1L119 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read~0
QC1L119 = (XB1L8 & (((QC1_left_channel_was_read & !QC1L121)) # (QC1_read_left_channel)));


--QC1L91 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~4
QC1L91 = ( QC1_data_out_shift_reg[13] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[14])))) # (QC1_read_left_channel & (((XC3_q_b[14])))) ) ) # ( !QC1_data_out_shift_reg[13] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[14])))) # (QC1_read_left_channel & (((XC3_q_b[14])))) ) );


--YD2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~2
YD2L3 = (YD2_mem_used[0] & ((!ZD2_read_latency_shift_reg[0]) # (YD2_mem_used[1])));


--YD2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~3
YD2L4 = ( YD2L3 ) # ( !YD2L3 & ( (YB1L111 & (!YB1L112 & (!YB1L113 & ZD1L3))) ) );


--DD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~0
DD1L2 = (DD1_s_serial_protocol.STATE_4_TRANSFER & !DD1L8);


--DD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector3~0
DD1L5 = ( DD1L2 & ( (!GD1_middle_of_low_level) # ((!DD1_shiftreg_data[26]) # ((!DD1_shiftreg_mask[26]) # (DD1_s_serial_protocol.STATE_3_START_BIT))) ) ) # ( !DD1L2 & ( (GD1_middle_of_low_level & DD1_s_serial_protocol.STATE_3_START_BIT) ) );


--GD1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level~0
GD1L63 = (!GD1_clk_counter[11] & GD1L60);


--DD1_s_serial_protocol.STATE_1_INITIALIZE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE
--register power-up is low

DD1_s_serial_protocol.STATE_1_INITIALIZE = DFFEAS(DD1L30, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DD1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always4~0
DD1L9 = (GD1_middle_of_high_level & DD1_s_serial_protocol.STATE_2_RESTART_BIT);


--DD1L16 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~0
DD1L16 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((!DD1_counter[0]) # (DD1L9)));


--DD1L114 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]~0
DD1L114 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & ((!GD1_middle_of_low_level) # (!DD1_s_serial_protocol.STATE_4_TRANSFER))));


--DD1L115 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]~1
DD1L115 = ( DD1L114 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) # ( !DD1L114 );


--DD1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0
DD1L67 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((!GD1_middle_of_high_level) # (!DD1_s_serial_protocol.STATE_2_RESTART_BIT)));


--DD1L17 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~1
DD1L17 = (DD1L67 & (!DD1_counter[0] $ (!DD1_counter[1])));


--DD1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~2
DD1L18 = (DD1L67 & (!DD1_counter[2] $ (((!DD1_counter[0]) # (!DD1_counter[1])))));


--DD1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Add0~0
DD1L1 = (DD1_counter[0] & (DD1_counter[1] & DD1_counter[2]));


--DD1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~3
DD1L19 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((!DD1_counter[3] $ (!DD1L1)) # (DD1L9)));


--DD1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~4
DD1L20 = (DD1L67 & (!DD1_counter[4] $ (((!DD1_counter[3]) # (!DD1L1)))));


--YB1L103 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~14
YB1L103 = ( YB1_control_reg[17] & ( YB1L102 & ( (!YB1_internal_reset & (!YB1L114 & XD2_m0_read)) ) ) ) # ( !YB1_control_reg[17] & ( YB1L102 & ( (!YB1_internal_reset & (!YB1L114 & (XD2_m0_read & YB1_control_reg[16]))) ) ) );


--BD1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~0
BD1L40 = (!YB1_internal_reset & !BD1_rom_address[0]);


--BD1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]~1
BD1L34 = ( DD1_transfer_complete & ( BD1_transfer_data ) ) # ( !DD1_transfer_complete & ( BD1_transfer_data & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) ) # ( DD1_transfer_complete & ( !BD1_transfer_data & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) ) # ( !DD1_transfer_complete & ( !BD1_transfer_data & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) );


--BD1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~0
BD1L1 = ( BD1_rom_address[2] & ( !BD1_rom_address[4] $ (((!BD1_rom_address[3]) # ((!BD1_rom_address[0]) # (!BD1_rom_address[1])))) ) ) # ( !BD1_rom_address[2] & ( BD1_rom_address[4] ) );


--BD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~1
BD1L2 = ( BD1_rom_address[1] & ( BD1_rom_address[2] & ( !BD1_rom_address[5] $ (((!BD1_rom_address[3]) # ((!BD1_rom_address[0]) # (!BD1_rom_address[4])))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[2] & ( BD1_rom_address[5] ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[2] & ( BD1_rom_address[5] ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[2] & ( BD1_rom_address[5] ) ) );


--BD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~2
BD1L3 = !BD1_rom_address[3] $ (((!BD1_rom_address[0]) # ((!BD1_rom_address[1]) # (!BD1_rom_address[2]))));


--BD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~3
BD1L4 = !BD1_rom_address[0] $ (!BD1_rom_address[1]);


--BD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~4
BD1L5 = !BD1_rom_address[2] $ (((!BD1_rom_address[0]) # (!BD1_rom_address[1])));


--JD1_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[0]
--register power-up is low

JD1_output[0] = DFFEAS(ZB1_data_reg_0[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[1]
--register power-up is low

JD1_output[1] = DFFEAS(ZB1_data_reg_0[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[2]
--register power-up is low

JD1_output[2] = DFFEAS(ZB1_data_reg_0[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[3]
--register power-up is low

JD1_output[3] = DFFEAS(ZB1_data_reg_0[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[4]
--register power-up is low

JD1_output[4] = DFFEAS(ZB1_data_reg_0[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[5]
--register power-up is low

JD1_output[5] = DFFEAS(ZB1_data_reg_0[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[6]
--register power-up is low

JD1_output[6] = DFFEAS(ZB1_data_reg_0[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[7]
--register power-up is low

JD1_output[7] = DFFEAS(ZB1_data_reg_0[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[8]
--register power-up is low

JD1_output[8] = DFFEAS(ZB1_data_reg_0[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[9]
--register power-up is low

JD1_output[9] = DFFEAS(ZB1_data_reg_0[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[10]
--register power-up is low

JD1_output[10] = DFFEAS(ZB1_data_reg_0[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[11]
--register power-up is low

JD1_output[11] = DFFEAS(ZB1_data_reg_0[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[12]
--register power-up is low

JD1_output[12] = DFFEAS(ZB1_data_reg_0[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[13]
--register power-up is low

JD1_output[13] = DFFEAS(ZB1_data_reg_0[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[14]
--register power-up is low

JD1_output[14] = DFFEAS(ZB1_data_reg_0[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD1_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:0:lsb:U0|output[15]
--register power-up is low

JD1_output[15] = DFFEAS(ZB1_data_reg_0[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[0]
--register power-up is low

JD2_output[0] = DFFEAS(JD1_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[1]
--register power-up is low

JD2_output[1] = DFFEAS(JD1_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[2]
--register power-up is low

JD2_output[2] = DFFEAS(JD1_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[3]
--register power-up is low

JD2_output[3] = DFFEAS(JD1_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[4]
--register power-up is low

JD2_output[4] = DFFEAS(JD1_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[5]
--register power-up is low

JD2_output[5] = DFFEAS(JD1_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[6]
--register power-up is low

JD2_output[6] = DFFEAS(JD1_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[7]
--register power-up is low

JD2_output[7] = DFFEAS(JD1_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[8]
--register power-up is low

JD2_output[8] = DFFEAS(JD1_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[9]
--register power-up is low

JD2_output[9] = DFFEAS(JD1_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[10]
--register power-up is low

JD2_output[10] = DFFEAS(JD1_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[11]
--register power-up is low

JD2_output[11] = DFFEAS(JD1_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[12]
--register power-up is low

JD2_output[12] = DFFEAS(JD1_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[13]
--register power-up is low

JD2_output[13] = DFFEAS(JD1_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[14]
--register power-up is low

JD2_output[14] = DFFEAS(JD1_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD2_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:1:upper:Ux|output[15]
--register power-up is low

JD2_output[15] = DFFEAS(JD1_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[0]
--register power-up is low

JD3_output[0] = DFFEAS(JD2_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[1]
--register power-up is low

JD3_output[1] = DFFEAS(JD2_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[2]
--register power-up is low

JD3_output[2] = DFFEAS(JD2_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[3]
--register power-up is low

JD3_output[3] = DFFEAS(JD2_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[4]
--register power-up is low

JD3_output[4] = DFFEAS(JD2_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[5]
--register power-up is low

JD3_output[5] = DFFEAS(JD2_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[6]
--register power-up is low

JD3_output[6] = DFFEAS(JD2_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[7]
--register power-up is low

JD3_output[7] = DFFEAS(JD2_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[8]
--register power-up is low

JD3_output[8] = DFFEAS(JD2_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[9]
--register power-up is low

JD3_output[9] = DFFEAS(JD2_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[10]
--register power-up is low

JD3_output[10] = DFFEAS(JD2_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[11]
--register power-up is low

JD3_output[11] = DFFEAS(JD2_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[12]
--register power-up is low

JD3_output[12] = DFFEAS(JD2_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[13]
--register power-up is low

JD3_output[13] = DFFEAS(JD2_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[14]
--register power-up is low

JD3_output[14] = DFFEAS(JD2_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD3_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:2:upper:Ux|output[15]
--register power-up is low

JD3_output[15] = DFFEAS(JD2_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[0]
--register power-up is low

JD4_output[0] = DFFEAS(JD3_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[1]
--register power-up is low

JD4_output[1] = DFFEAS(JD3_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[2]
--register power-up is low

JD4_output[2] = DFFEAS(JD3_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[3]
--register power-up is low

JD4_output[3] = DFFEAS(JD3_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[4]
--register power-up is low

JD4_output[4] = DFFEAS(JD3_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[5]
--register power-up is low

JD4_output[5] = DFFEAS(JD3_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[6]
--register power-up is low

JD4_output[6] = DFFEAS(JD3_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[7]
--register power-up is low

JD4_output[7] = DFFEAS(JD3_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[8]
--register power-up is low

JD4_output[8] = DFFEAS(JD3_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[9]
--register power-up is low

JD4_output[9] = DFFEAS(JD3_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[10]
--register power-up is low

JD4_output[10] = DFFEAS(JD3_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[11]
--register power-up is low

JD4_output[11] = DFFEAS(JD3_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[12]
--register power-up is low

JD4_output[12] = DFFEAS(JD3_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[13]
--register power-up is low

JD4_output[13] = DFFEAS(JD3_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[14]
--register power-up is low

JD4_output[14] = DFFEAS(JD3_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD4_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:3:upper:Ux|output[15]
--register power-up is low

JD4_output[15] = DFFEAS(JD3_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--HF1_D_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

HF1_D_valid = DFFEAS(HF1L717, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9_mem_used[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]
--register power-up is low

YD9_mem_used[5] = DFFEAS(YD9L69, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L59,  ,  ,  ,  );


--YD9L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~3
YD9L67 = ( YD9_mem_used[5] & ( ((LE1L25 & (XD9L4 & ZD1L3))) # (YD9_mem_used[7]) ) ) # ( !YD9_mem_used[5] & ( YD9_mem_used[7] ) );


--YD9L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4
YD9L59 = ( XD9L2 & ( ZD1L3 & ( (((!XD9L4) # (LE1L21)) # (LE1L20)) # (LE1L3) ) ) ) # ( !XD9L2 & ( ZD1L3 & ( (!LE1L3 & (!LE1L20 & (!LE1L21 & XD9L4))) ) ) ) # ( XD9L2 & ( !ZD1L3 ) );


--YB1_s_serial_transfer.STATE_3_POST_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE
--register power-up is low

YB1_s_serial_transfer.STATE_3_POST_WRITE = DFFEAS(YB1L106, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--YB1L104 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~15
YB1L104 = ( XB1L2 & ( (ND1_rst1 & (JE1L1 & (!DD1_transfer_complete & BD1_auto_init_complete))) ) );


--YB1L105 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~16
YB1L105 = ( !YB1_s_serial_transfer.STATE_3_POST_WRITE & ( YB1L104 & ( (!YB1_internal_reset & (!YB1_s_serial_transfer.STATE_6_POST_READ & ((YB1_s_serial_transfer.STATE_0_IDLE) # (YB1L111)))) ) ) ) # ( !YB1_s_serial_transfer.STATE_3_POST_WRITE & ( !YB1L104 & ( (!YB1_internal_reset & (!YB1_s_serial_transfer.STATE_6_POST_READ & YB1_s_serial_transfer.STATE_0_IDLE)) ) ) );


--YB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector2~0
YB1L3 = ((!DD1_transfer_complete & YB1_s_serial_transfer.STATE_5_READ_TRANSFER)) # (YB1_s_serial_transfer.STATE_4_PRE_READ);


--YB1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~0
YB1L35 = (!YB1_internal_reset & HF1_d_writedata[16]);


--YB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]~1
YB1L32 = (XB1L1 & HF1_d_byteenable[2]);


--YB1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]~2
YB1L33 = ( YB1L113 & ( YB1L32 & ( YB1_internal_reset ) ) ) # ( !YB1L113 & ( YB1L32 & ( ((XD11L1 & (YB1L111 & !YB1L112))) # (YB1_internal_reset) ) ) ) # ( YB1L113 & ( !YB1L32 & ( YB1_internal_reset ) ) ) # ( !YB1L113 & ( !YB1L32 & ( YB1_internal_reset ) ) );


--YB1L36 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~3
YB1L36 = (!YB1_internal_reset & HF1_d_writedata[17]);


--YD3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
YD3L3 = ( YD3_mem_used[0] & ( ((!ZD3_read_latency_shift_reg[0]) # ((CE1L9 & ZD1L3))) # (YD3_mem_used[1]) ) ) # ( !YD3_mem_used[0] & ( (CE1L9 & ZD1L3) ) );


--YD5L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~1
YD5L3 = ( ZD5_read_latency_shift_reg[0] & ( YD5_mem_used[0] & ( ((!ZD5_wait_latency_counter[1] & (ZD5L4 & CE1L19))) # (YD5_mem_used[1]) ) ) ) # ( !ZD5_read_latency_shift_reg[0] & ( YD5_mem_used[0] ) ) # ( ZD5_read_latency_shift_reg[0] & ( !YD5_mem_used[0] & ( (!YD5_mem_used[1] & (!ZD5_wait_latency_counter[1] & (ZD5L4 & CE1L19))) ) ) ) # ( !ZD5_read_latency_shift_reg[0] & ( !YD5_mem_used[0] & ( (!YD5_mem_used[1] & (!ZD5_wait_latency_counter[1] & (ZD5L4 & CE1L19))) ) ) );


--YD12L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]~3
YD12L3 = ( YD12_mem_used[0] & ( ((!ZD11_read_latency_shift_reg[0]) # ((ZD11L5 & ZD1L3))) # (YD12_mem_used[1]) ) ) # ( !YD12_mem_used[0] & ( (ZD11L5 & ZD1L3) ) );


--KE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3
KE1L4 = ( CE1L4 & ( KE1L3 & ( (!KE1L1) # (((CE1L5) # (CE1L2)) # (ZD2L3)) ) ) ) # ( !CE1L4 & ( KE1L3 ) );


--HF1L281 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
HF1L281 = (HF1_D_iw[4] & (HF1_D_iw[0] & (HF1_D_iw[2] & !HF1_D_iw[3])));


--HF1_av_ld_aligning_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

HF1_av_ld_aligning_data = DFFEAS(HF1L927, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_av_ld_align_cycle[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

HF1_av_ld_align_cycle[1] = DFFEAS(HF1L923, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_av_ld_align_cycle[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

HF1_av_ld_align_cycle[0] = DFFEAS(HF1L922, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L925 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
HF1L925 = ( HF1_av_ld_align_cycle[0] & ( (HF1_av_ld_aligning_data & ((!HF1_av_ld_align_cycle[1]) # ((!HF1_D_iw[4] & HF1L279)))) ) ) # ( !HF1_av_ld_align_cycle[0] & ( (HF1_av_ld_aligning_data & (((!HF1L279) # (!HF1_av_ld_align_cycle[1])) # (HF1_D_iw[4]))) ) );


--HF1L926 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
HF1L926 = ( !HF1_av_ld_aligning_data & ( (!HF1_D_iw[4]) # ((!HF1_D_iw[0]) # ((!HF1_D_iw[2]) # (HF1_D_iw[3]))) ) );


--HF1L927 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2
HF1L927 = ( HF1L925 & ( HF1L926 ) ) # ( !HF1L925 & ( HF1L926 & ( (HF1_d_read & (((!SE1L3) # (HE2L35)) # (HE1L36))) ) ) ) # ( HF1L925 & ( !HF1L926 ) );


--HF1_av_ld_waiting_for_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

HF1_av_ld_waiting_for_data = DFFEAS(HF1L1031, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L583 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
HF1L583 = ( HF1L927 & ( HF1L1031 & ( (HF1_R_ctrl_ld & ((HF1_E_valid_from_R) # (HF1_E_new_inst))) ) ) ) # ( !HF1L927 & ( HF1L1031 & ( (HF1_R_ctrl_ld & ((HF1_E_valid_from_R) # (HF1_E_new_inst))) ) ) ) # ( HF1L927 & ( !HF1L1031 & ( (HF1_R_ctrl_ld & (((HF1_E_valid_from_R & !HF1L281)) # (HF1_E_new_inst))) ) ) ) # ( !HF1L927 & ( !HF1L1031 & ( (HF1_E_new_inst & HF1_R_ctrl_ld) ) ) );


--HF1L584 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
HF1L584 = (!HF1_E_shift_rot_cnt[3] & (!HF1_E_shift_rot_cnt[2] & (!HF1_E_shift_rot_cnt[1] & !HF1_E_shift_rot_cnt[0])));


--HF1L585 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
HF1L585 = ( HF1L584 & ( (HF1_R_ctrl_shift_rot & (HF1_E_valid_from_R & ((HF1_E_shift_rot_cnt[4]) # (HF1_E_new_inst)))) ) ) # ( !HF1L584 & ( (HF1_R_ctrl_shift_rot & HF1_E_valid_from_R) ) );


--HF1L917 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
HF1L917 = ( !HF1L583 & ( !HF1L585 & ( (!HF1L1043 & (HF1_E_valid_from_R & ((!HF1_d_write) # (KE1L4)))) ) ) );


--HF1_R_compare_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

HF1_R_compare_op[0] = DFFEAS(HF1L344, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src1[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

HF1_E_src1[29] = DFFEAS(HF1L784, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L425 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25
HF1L425 = (!HF1_E_src2[29] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[29])) # (HF1_R_logic_op[1] & ((HF1_E_src1[29]))))) # (HF1_E_src2[29] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[29])))));


--HF1L397 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~26
HF1L397 = (!HF1_E_src2[1] & ((!HF1_E_src1[1] & (!HF1_R_logic_op[1] & !HF1_R_logic_op[0])) # (HF1_E_src1[1] & (HF1_R_logic_op[1])))) # (HF1_E_src2[1] & (!HF1_R_logic_op[1] $ (((!HF1_E_src1[1]) # (!HF1_R_logic_op[0])))));


--HF1L396 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~27
HF1L396 = (!HF1_E_src2[0] & ((!HF1_E_src1[0] & (!HF1_R_logic_op[1] & !HF1_R_logic_op[0])) # (HF1_E_src1[0] & (HF1_R_logic_op[1])))) # (HF1_E_src2[0] & (!HF1_R_logic_op[1] $ (((!HF1_E_src1[0]) # (!HF1_R_logic_op[0])))));


--HF1_E_src1[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

HF1_E_src1[27] = DFFEAS(HF1L782, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L423 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28
HF1L423 = (!HF1_E_src2[27] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[27])) # (HF1_R_logic_op[1] & ((HF1_E_src1[27]))))) # (HF1_E_src2[27] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[27])))));


--HF1_E_src1[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

HF1_E_src1[28] = DFFEAS(HF1L783, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L424 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~29
HF1L424 = (!HF1_E_src2[28] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[28])) # (HF1_R_logic_op[1] & ((HF1_E_src1[28]))))) # (HF1_E_src2[28] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[28])))));


--HF1_E_src2[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

HF1_E_src2[31] = DFFEAS(HF1L804, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_E_src1[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

HF1_E_src1[31] = DFFEAS(HF1L786, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L427 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30
HF1L427 = (!HF1_E_src2[31] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[31])) # (HF1_R_logic_op[1] & ((HF1_E_src1[31]))))) # (HF1_E_src2[31] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[31])))));


--HF1_E_src1[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

HF1_E_src1[30] = DFFEAS(HF1L785, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L426 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31
HF1L426 = (!HF1_E_src2[30] & ((!HF1_R_logic_op[1] & (!HF1_R_logic_op[0] & !HF1_E_src1[30])) # (HF1_R_logic_op[1] & ((HF1_E_src1[30]))))) # (HF1_E_src2[30] & (!HF1_R_logic_op[1] $ (((!HF1_R_logic_op[0]) # (!HF1_E_src1[30])))));


--HF1L614 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
HF1L614 = (!HF1L406 & (!HF1L424 & (!HF1L427 & !HF1L426)));


--HF1L615 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
HF1L615 = ( HF1L614 & ( (!HF1L425 & (!HF1L397 & (!HF1L396 & !HF1L423))) ) );


--HF1L616 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
HF1L616 = (!HF1L412 & !HF1L413);


--HF1L617 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
HF1L617 = ( !HF1L419 & ( !HF1L420 & ( (!HF1L407 & (!HF1L408 & (!HF1L409 & !HF1L418))) ) ) );


--HF1L618 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
HF1L618 = ( HF1L616 & ( HF1L617 & ( (!HF1L410 & (!HF1L411 & (!HF1L421 & !HF1L422))) ) ) );


--HF1L619 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
HF1L619 = (!HF1L403 & !HF1L415);


--HF1L620 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
HF1L620 = ( !HF1L401 & ( !HF1L414 & ( (!HF1L398 & (!HF1L400 & (!HF1L399 & !HF1L402))) ) ) );


--HF1L621 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
HF1L621 = ( HF1L619 & ( HF1L620 & ( (!HF1L404 & (!HF1L405 & (!HF1L416 & !HF1L417))) ) ) );


--HF1_R_compare_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

HF1_R_compare_op[1] = DFFEAS(HF1L345, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L387 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
HF1L387 = ( HF1L621 & ( HF1_R_compare_op[1] & ( (!HF1_R_compare_op[0] & (HF1L214)) # (HF1_R_compare_op[0] & (((!HF1L615) # (!HF1L618)))) ) ) ) # ( !HF1L621 & ( HF1_R_compare_op[1] & ( (HF1_R_compare_op[0]) # (HF1L214) ) ) ) # ( HF1L621 & ( !HF1_R_compare_op[1] & ( (!HF1_R_compare_op[0] & (((HF1L615 & HF1L618)))) # (HF1_R_compare_op[0] & (!HF1L214)) ) ) ) # ( !HF1L621 & ( !HF1_R_compare_op[1] & ( (!HF1L214 & HF1_R_compare_op[0]) ) ) );


--HF1L609 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
HF1L609 = ( !HF1_D_iw[15] & ( !HF1_D_iw[16] & ( (HF1_D_iw[11] & (!HF1_D_iw[12] & (!HF1_D_iw[13] & !HF1_D_iw[14]))) ) ) );


--HF1L610 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
HF1L610 = ( !HF1_D_iw[15] & ( !HF1_D_iw[16] & ( (HF1_D_iw[11] & (!HF1_D_iw[12] & (!HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1L271 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
HF1L271 = ( !HF1_D_iw[5] & ( (!HF1_D_iw[4] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) );


--HF1L295 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
HF1L295 = ( HF1L271 ) # ( !HF1L271 & ( (HF1L588 & (((HF1L610) # (HF1L609)) # (HF1L296))) ) );


--HF1L611 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
HF1L611 = ( HF1_D_iw[15] & ( HF1_D_iw[16] & ( (!HF1_D_iw[11] & (HF1_D_iw[12] & (HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1L612 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
HF1L612 = ( HF1_D_iw[15] & ( HF1_D_iw[16] & ( (HF1_D_iw[11] & (HF1_D_iw[12] & (HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1L597 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
HF1L597 = ( !HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L598 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
HF1L598 = ( !HF1_D_iw[4] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L599 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
HF1L599 = ( !HF1_D_iw[4] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (HF1_D_iw[1] & (!HF1_D_iw[2] & HF1_D_iw[3]))) ) ) );


--HF1L265 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
HF1L265 = ( !HF1L269 & ( !HF1L268 & ( (!HF1L597 & (!HF1L598 & (!HF1L599 & !HF1L270))) ) ) );


--HF1L254 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
HF1L254 = (!HF1L265) # ((HF1L588 & ((HF1L256) # (HF1L257))));


--HF1L253 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
HF1L253 = ( HF1L588 & ( (!HF1_D_iw[12] & (HF1_D_iw[13] & (HF1_D_iw[16] & HF1L252))) ) );


--YD7L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2
YD7L9 = ((YD7_mem_used[0] & ((!ZD7_read_latency_shift_reg[0]) # (YD7_mem_used[1])))) # (ZD7L4);


--YD8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~1
YD8L3 = ( YD8_mem_used[0] & ( ((!ZD8_read_latency_shift_reg[0]) # ((ZD8L13 & ZD1L3))) # (YD8_mem_used[1]) ) ) # ( !YD8_mem_used[0] & ( (ZD8L13 & ZD1L3) ) );


--YD11L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1
YD11L3 = ( YD11_mem_used[0] & ( ((!ZD10_read_latency_shift_reg[0]) # ((ZD10L7 & ZD1L3))) # (YD11_mem_used[1]) ) ) # ( !YD11_mem_used[0] & ( (ZD10L7 & ZD1L3) ) );


--YD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]~1
YD1L3 = ( YD1_mem_used[0] & ( ((!ZD1_read_latency_shift_reg[0]) # ((ZD1L4 & ZD1L3))) # (YD1_mem_used[1]) ) ) # ( !YD1_mem_used[0] & ( (ZD1L4 & ZD1L3) ) );


--XE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~1
XE1L2 = (!XE1L1 & CE1_src5_valid);


--LF1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
LF1L91 = ( XE1L2 & ( LF1_write & ( AG1_waitrequest ) ) ) # ( !XE1L2 & ( LF1_write & ( AG1_waitrequest ) ) ) # ( XE1L2 & ( !LF1_write & ( (HF1_d_write & (!KE1_write_accepted & !YD6_mem_used[1])) ) ) );


--FE1_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[46]
FE1_src_data[46] = (!HF1_W_alu_result[10] & (((FE1L16 & HF1_F_pc[8])))) # (HF1_W_alu_result[10] & (((FE1L16 & HF1_F_pc[8])) # (XE1L2)));


--CG1_jdo[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

CG1_jdo[35] = DFFEAS(DG1_sr[35], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

CG1_jdo[17] = DFFEAS(DG1_sr[17], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

CG1_jdo[34] = DFFEAS(DG1_sr[34], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_ir[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

CG1_ir[1] = DFFEAS(A1L165, UG1_outclk_wire[0],  ,  , CG1_jxuir,  ,  ,  ,  );


--CG1_ir[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

CG1_ir[0] = DFFEAS(A1L164, UG1_outclk_wire[0],  ,  , CG1_jxuir,  ,  ,  ,  );


--CG1_enable_action_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

CG1_enable_action_strobe = DFFEAS(CG1_update_jdo_strobe, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--CG1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
CG1L49 = (!CG1_ir[1] & (!CG1_ir[0] & CG1_enable_action_strobe));


--AG1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
AG1L111 = ( CG1L49 & ( (!CG1_jdo[35] & ((!CG1_jdo[34] & ((AG1L2))) # (CG1_jdo[34] & (!CG1_jdo[17])))) # (CG1_jdo[35] & (((AG1L2)))) ) );


--LF1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
LF1L56 = (!LF1_read & (((!YD6_mem_used[1] & XD6L1)))) # (LF1_read & (AG1_waitrequest));


--AG1L109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
AG1L109 = ( AG1_avalon_ociram_readdata_ready & ( (AG1_waitrequest & (((!AG1L167 & LF1_read)) # (LF1_write))) ) ) # ( !AG1_avalon_ociram_readdata_ready & ( (AG1_waitrequest & (!LF1_write & (!AG1L167 & LF1_read))) ) );


--YD6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
YD6L9 = ( YD6_mem_used[0] & ( ((!ZD6_read_latency_shift_reg[0]) # ((!AG1_waitrequest & XD6L1))) # (YD6_mem_used[1]) ) ) # ( !YD6_mem_used[0] & ( (!AG1_waitrequest & (!YD6_mem_used[1] & XD6L1)) ) );


--HE3L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~0
HE3L29 = (!HE3_use_reg) # (HE3_endofpacket_reg);


--YD10_empty is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty
--register power-up is low

YD10_empty = DFFEAS(YD10L13, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_rd_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]
--register power-up is low

YD10_rd_ptr[0] = DFFEAS(YD10L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_wr_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]
--register power-up is low

YD10_wr_ptr[0] = DFFEAS(YD10L40, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_write,  ,  ,  ,  );


--YD10_wr_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]
--register power-up is low

YD10_wr_ptr[1] = DFFEAS(YD10L1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_write,  ,  ,  ,  );


--YD10_rd_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]
--register power-up is low

YD10_rd_ptr[1] = DFFEAS(YD10L11, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_wr_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]
--register power-up is low

YD10_wr_ptr[2] = DFFEAS(YD10L2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_write,  ,  ,  ,  );


--YD10_rd_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]
--register power-up is low

YD10_rd_ptr[2] = DFFEAS(YD10L12, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0
YD10L7 = ( YD10_rd_ptr[2] & ( (!YD10_wr_ptr[1] & ((!YD10_rd_ptr[1] & (!YD10_rd_ptr[0] & YD10_wr_ptr[2])) # (YD10_rd_ptr[1] & (YD10_rd_ptr[0] & !YD10_wr_ptr[2])))) # (YD10_wr_ptr[1] & (YD10_wr_ptr[2] & (!YD10_rd_ptr[1] $ (!YD10_rd_ptr[0])))) ) ) # ( !YD10_rd_ptr[2] & ( (!YD10_wr_ptr[1] & ((!YD10_rd_ptr[1] & (!YD10_rd_ptr[0] & !YD10_wr_ptr[2])) # (YD10_rd_ptr[1] & (YD10_rd_ptr[0] & YD10_wr_ptr[2])))) # (YD10_wr_ptr[1] & (!YD10_wr_ptr[2] & (!YD10_rd_ptr[1] $ (!YD10_rd_ptr[0])))) ) );


--YD10L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1
YD10L8 = ( YD10L7 & ( (YD10_internal_out_valid & (YD10_internal_out_ready & (!YD10_rd_ptr[0] $ (!YD10_wr_ptr[0])))) ) );


--YD10L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2
YD10L9 = (YD10_empty & !YD10L8);


--YD9_mem_used[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]
--register power-up is low

YD9_mem_used[2] = DFFEAS(YD9L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L59,  ,  ,  ,  );


--YD9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0
YD9L2 = (!YD9_mem_used[1]) # (XD9L2);


--YD9L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~5
YD9L68 = ( YD9_mem_used[2] & ( (!LE1L25) # ((!XD9L4) # ((!ZD1L3) # (YD9_mem_used[0]))) ) ) # ( !YD9_mem_used[2] & ( (LE1L25 & (XD9L4 & (YD9_mem_used[0] & ZD1L3))) ) );


--YD9_mem[2][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]
--register power-up is low

YD9_mem[2][52] = DFFEAS(YD9L23, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]~1
YD9L17 = (!YD9L2 & (YD9_mem[1][52])) # (YD9L2 & (((!YD9_mem_used[2]) # (YD9_mem[2][52]))));


--HE4L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0
HE4L53 = (!HE4_use_reg) # (HE4_endofpacket_reg);


--ZD6_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

ZD6_av_readdata_pre[5] = DFFEAS(LF1_readdata[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
SE1L16 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a5))) # (NG1_address_reg_a[0] & (NG1_ram_block1a37));


--HF1L632 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~5
HF1L632 = ( SE1L16 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[5]))) # (DE3L2) ) ) # ( !SE1L16 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[5])) ) );


--HF1L600 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
HF1L600 = ( HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (HF1_D_iw[1] & (HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L386 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
HF1L386 = ( HF1L245 & ( HF1_R_valid ) ) # ( !HF1L245 & ( (HF1_R_valid & (((HF1L588 & HF1L246)) # (HF1L247))) ) );


--HF1L806 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~4
HF1L806 = ( !HF1_R_ctrl_force_src2_zero & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1L811 & ((HF1_D_iw[6]))) # (HF1L811 & (NF2_q_b[0])))) ) );


--HF1L755 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[0]~27
HF1L755 = (!HF1L787 & (!HF1L788 & NF1_q_b[0]));


--HF1_W_bstatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

HF1_W_bstatus_reg = DFFEAS(HF1L854, UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1_E_valid_from_R,  ,  ,  ,  );


--HF1L622 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
HF1L622 = ( !HF1_D_iw[9] & ( (!HF1_D_iw[6] & (!HF1_D_iw[8] & (!HF1_D_iw[10] & !HF1_D_iw[7]))) ) );


--HF1_R_ctrl_wrctl_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

HF1_R_ctrl_wrctl_inst = DFFEAS(HF1_D_op_wrctl, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L913 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
HF1L913 = (!HF1L622 & (((HF1_W_status_reg_pie)))) # (HF1L622 & ((!HF1_R_ctrl_wrctl_inst & ((HF1_W_status_reg_pie))) # (HF1_R_ctrl_wrctl_inst & (HF1_E_src1[0]))));


--HF1L914 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
HF1L914 = ( HF1_W_bstatus_reg & ( HF1L913 & ( (!HF1L588) # ((!HF1L609) # (HF1_W_estatus_reg)) ) ) ) # ( !HF1_W_bstatus_reg & ( HF1L913 & ( (!HF1L588) # ((!HF1L609 & (!HF1L610)) # (HF1L609 & ((HF1_W_estatus_reg)))) ) ) ) # ( HF1_W_bstatus_reg & ( !HF1L913 & ( (HF1L588 & ((!HF1L609 & (HF1L610)) # (HF1L609 & ((HF1_W_estatus_reg))))) ) ) ) # ( !HF1_W_bstatus_reg & ( !HF1L913 & ( (HF1L588 & (HF1L609 & HF1_W_estatus_reg)) ) ) );


--HF1L915 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
HF1L915 = (!HF1_R_ctrl_exception & (!HF1_R_ctrl_break & HF1L914));


--HF1_W_ienable_reg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]
--register power-up is low

HF1_W_ienable_reg[2] = DFFEAS(HF1_E_src1[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L867,  ,  ,  ,  );


--QF1_oci_ienable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]
--register power-up is low

QF1_oci_ienable[2] = DFFEAS(QF1L10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , QF1L16,  ,  ,  ,  );


--HC1_irq_mask[6] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[6]
--register power-up is low

HC1_irq_mask[6] = DFFEAS(HF1_d_writedata[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[6] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[6]
--register power-up is low

HC1_edge_capture[6] = DFFEAS(HC1L35, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_irq_mask[7] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[7]
--register power-up is low

HC1_irq_mask[7] = DFFEAS(HF1_d_writedata[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[7] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[7]
--register power-up is low

HC1_edge_capture[7] = DFFEAS(HC1L36, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L1 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~0
HC1L1 = (!HC1_irq_mask[6] & (((HC1_irq_mask[7] & HC1_edge_capture[7])))) # (HC1_irq_mask[6] & (((HC1_irq_mask[7] & HC1_edge_capture[7])) # (HC1_edge_capture[6])));


--HC1_irq_mask[2] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[2]
--register power-up is low

HC1_irq_mask[2] = DFFEAS(HF1_d_writedata[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[2] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[2]
--register power-up is low

HC1_edge_capture[2] = DFFEAS(HC1L37, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_irq_mask[5] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[5]
--register power-up is low

HC1_irq_mask[5] = DFFEAS(HF1_d_writedata[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[5] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[5]
--register power-up is low

HC1_edge_capture[5] = DFFEAS(HC1L38, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_irq_mask[0] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[0]
--register power-up is low

HC1_irq_mask[0] = DFFEAS(HF1_d_writedata[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[0] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[0]
--register power-up is low

HC1_edge_capture[0] = DFFEAS(HC1L39, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_irq_mask[1] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[1]
--register power-up is low

HC1_irq_mask[1] = DFFEAS(HF1_d_writedata[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[1] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[1]
--register power-up is low

HC1_edge_capture[1] = DFFEAS(HC1L40, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L2 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~1
HC1L2 = (!HC1_irq_mask[0] & (((HC1_irq_mask[1] & HC1_edge_capture[1])))) # (HC1_irq_mask[0] & (((HC1_irq_mask[1] & HC1_edge_capture[1])) # (HC1_edge_capture[0])));


--HC1_irq_mask[3] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[3]
--register power-up is low

HC1_irq_mask[3] = DFFEAS(HF1_d_writedata[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[3] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[3]
--register power-up is low

HC1_edge_capture[3] = DFFEAS(HC1L41, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_irq_mask[4] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[4]
--register power-up is low

HC1_irq_mask[4] = DFFEAS(HF1_d_writedata[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HC1L6,  ,  ,  ,  );


--HC1_edge_capture[4] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[4]
--register power-up is low

HC1_edge_capture[4] = DFFEAS(HC1L42, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L3 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~2
HC1L3 = (!HC1_irq_mask[3] & (((HC1_irq_mask[4] & HC1_edge_capture[4])))) # (HC1_irq_mask[3] & (((HC1_irq_mask[4] & HC1_edge_capture[4])) # (HC1_edge_capture[3])));


--HC1L4 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~3
HC1L4 = ( !HC1L2 & ( !HC1L3 & ( (!HC1_irq_mask[2] & (((!HC1_irq_mask[5]) # (!HC1_edge_capture[5])))) # (HC1_irq_mask[2] & (!HC1_edge_capture[2] & ((!HC1_irq_mask[5]) # (!HC1_edge_capture[5])))) ) ) );


--HF1_W_ipending_reg_nxt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[2]
HF1_W_ipending_reg_nxt[2] = (HF1_W_ienable_reg[2] & (!QF1_oci_ienable[2] & ((!HC1L4) # (HC1L1))));


--HF1_W_ienable_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

HF1_W_ienable_reg[1] = DFFEAS(HF1_E_src1[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L867,  ,  ,  ,  );


--QF1_oci_ienable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

QF1_oci_ienable[1] = DFFEAS(QF1L8, UG1_outclk_wire[0], !JC1_r_sync_rst,  , QF1L16,  ,  ,  ,  );


--BC1_fifo_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

BC1_fifo_AE = DFFEAS(BC1L58, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_ien_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

BC1_ien_AE = DFFEAS(HF1_d_writedata[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L78,  ,  ,  ,  );


--BC1_av_readdata[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
BC1_av_readdata[9] = (BC1_fifo_AE & BC1_ien_AE);


--BC1_ien_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

BC1_ien_AF = DFFEAS(HF1_d_writedata[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L78,  ,  ,  ,  );


--BC1_pause_irq is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

BC1_pause_irq = DFFEAS(BC1L81, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_fifo_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

BC1_fifo_AF = DFFEAS(BC1L60, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L64 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
BC1L64 = (BC1_ien_AF & ((BC1_fifo_AF) # (BC1_pause_irq)));


--HF1L874 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0
HF1L874 = (HF1_W_ienable_reg[1] & (!QF1_oci_ienable[1] & ((BC1L64) # (BC1_av_readdata[9]))));


--HF1_W_ienable_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

HF1_W_ienable_reg[0] = DFFEAS(HF1_E_src1[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  , HF1L867,  ,  ,  ,  );


--QF1_oci_ienable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

QF1_oci_ienable[0] = DFFEAS(QF1L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  , QF1L16,  ,  ,  ,  );


--MC1_timeout_occurred is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred
--register power-up is low

MC1_timeout_occurred = DFFEAS(MC1L79, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1_control_register is nios_system:NiosII|nios_system_timer_0:timer_0|control_register
--register power-up is low

MC1_control_register = DFFEAS(MC1L46, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_W_ipending_reg_nxt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]
HF1_W_ipending_reg_nxt[0] = (HF1_W_ienable_reg[0] & (!QF1_oci_ienable[0] & (MC1_timeout_occurred & MC1_control_register)));


--HF1L1078 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
HF1L1078 = ((HF1_hbreak_enabled & ((!HF1L588) # (!HF1L610)))) # (HF1_R_ctrl_break);


--HF1L1080 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
HF1L1080 = (!HF1_hbreak_pending & ((HF1L1081))) # (HF1_hbreak_pending & (!HF1_hbreak_enabled));


--CG1_take_action_ocimem_a is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
CG1_take_action_ocimem_a = (!CG1_jdo[35] & (CG1_jdo[34] & CG1L49));


--CG1_jdo[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

CG1_jdo[21] = DFFEAS(DG1_sr[21], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

CG1_jdo[20] = DFFEAS(DG1_sr[20], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--TF1_break_on_reset is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

TF1_break_on_reset = DFFEAS(TF1L2, UG1_outclk_wire[0],  ,  , CG1_take_action_ocimem_a,  ,  ,  ,  );


--FG1_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

FG1_dreg[0] = DFFEAS(FG1_din_s1, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--TF1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
TF1L4 = ( TF1_break_on_reset & ( FG1_dreg[0] & ( (!CG1_take_action_ocimem_a) # (((TF1_jtag_break & !CG1_jdo[20])) # (CG1_jdo[21])) ) ) ) # ( !TF1_break_on_reset & ( FG1_dreg[0] & ( (CG1_take_action_ocimem_a & (((TF1_jtag_break & !CG1_jdo[20])) # (CG1_jdo[21]))) ) ) ) # ( TF1_break_on_reset & ( !FG1_dreg[0] & ( (!CG1_take_action_ocimem_a & (TF1_jtag_break)) # (CG1_take_action_ocimem_a & (((TF1_jtag_break & !CG1_jdo[20])) # (CG1_jdo[21]))) ) ) ) # ( !TF1_break_on_reset & ( !FG1_dreg[0] & ( (!CG1_take_action_ocimem_a & (TF1_jtag_break)) # (CG1_take_action_ocimem_a & (((TF1_jtag_break & !CG1_jdo[20])) # (CG1_jdo[21]))) ) ) );


--QF1_oci_single_step_mode is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

QF1_oci_single_step_mode = DFFEAS(QF1L15, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1086 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
HF1L1086 = (QF1_oci_single_step_mode & (((HF1_wait_for_one_post_bret_inst & !HF1L717)) # (HF1_hbreak_enabled)));


--FE2_src_data[51] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[51]
FE2_src_data[51] = ( FE2L20 & ( CE1L23 & ( (!HF1_W_alu_result[15] & (HF1_F_pc[13] & ((XE2_top_priority_reg[1])))) # (HF1_W_alu_result[15] & ((!XE2_top_priority_reg[0]) # ((HF1_F_pc[13] & XE2_top_priority_reg[1])))) ) ) ) # ( !FE2L20 & ( CE1L23 & ( (HF1_W_alu_result[15] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) ) # ( FE2L20 & ( !CE1L23 & ( (HF1_F_pc[13] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FC1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0
FC1L1 = (HF1_d_write & (!KE1_write_accepted & !YD7_mem_used[1]));


--FC1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~1
FC1L2 = ( XE2L1 & ( FC1L1 & ( (!JE1L2) # ((!LE1L3) # ((LE1L21) # (LE1L20))) ) ) ) # ( !XE2L1 & ( FC1L1 ) ) # ( XE2L1 & ( !FC1L1 ) ) # ( !XE2L1 & ( !FC1L1 ) );


--PG1_eq_node[1] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]
PG1_eq_node[1] = ( CE1L23 & ( PG1L4 & ( !FC1L2 ) ) ) # ( !CE1L23 & ( PG1L4 & ( (!FC1L2 & (HF1_F_pc[13] & FE2L20)) ) ) ) # ( !CE1L23 & ( !PG1L4 & ( (!FC1L2 & (HF1_F_pc[13] & (!XE2_top_priority_reg[0] & FE2L20))) ) ) );


--JC1_r_early_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

JC1_r_early_rst = DFFEAS(JC1L9, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~2
FE2L22 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[4] & (LE1L3 & !LE1L20))) ) ) );


--FE2_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[38]
FE2_src_data[38] = ( HF1_F_pc[0] & ( CE1L23 & ( (!HF1_W_alu_result[2] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[2] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[0] & ( CE1L23 & ( (HF1_W_alu_result[2] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[0] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[39]
FE2_src_data[39] = ( HF1_F_pc[1] & ( CE1L23 & ( (!HF1_W_alu_result[3] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[3] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[1] & ( CE1L23 & ( (HF1_W_alu_result[3] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[1] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[40]
FE2_src_data[40] = ( HF1_F_pc[2] & ( CE1L23 & ( (!HF1_W_alu_result[4] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[4] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[2] & ( CE1L23 & ( (HF1_W_alu_result[4] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[2] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[41]
FE2_src_data[41] = ( HF1_F_pc[3] & ( CE1L23 & ( (!HF1_W_alu_result[5] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[5] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[3] & ( CE1L23 & ( (HF1_W_alu_result[5] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[3] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[42]
FE2_src_data[42] = ( HF1_F_pc[4] & ( CE1L23 & ( (!HF1_W_alu_result[6] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[6] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[4] & ( CE1L23 & ( (HF1_W_alu_result[6] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[4] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[43]
FE2_src_data[43] = ( HF1_F_pc[5] & ( CE1L23 & ( (!HF1_W_alu_result[7] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[7] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[5] & ( CE1L23 & ( (HF1_W_alu_result[7] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[5] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[44]
FE2_src_data[44] = ( HF1_F_pc[6] & ( CE1L23 & ( (!HF1_W_alu_result[8] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[8] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[6] & ( CE1L23 & ( (HF1_W_alu_result[8] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[6] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[45]
FE2_src_data[45] = ( HF1_F_pc[7] & ( CE1L23 & ( (!HF1_W_alu_result[9] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[9] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[7] & ( CE1L23 & ( (HF1_W_alu_result[9] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[7] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[46]
FE2_src_data[46] = ( HF1_F_pc[8] & ( CE1L23 & ( (!HF1_W_alu_result[10] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_W_alu_result[10] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) ) # ( !HF1_F_pc[8] & ( CE1L23 & ( (HF1_W_alu_result[10] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1] & !FE2L20)))) ) ) ) # ( HF1_F_pc[8] & ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[47] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[47]
FE2_src_data[47] = ( FE2L20 & ( CE1L23 & ( (!HF1_W_alu_result[11] & (HF1_F_pc[9] & ((XE2_top_priority_reg[1])))) # (HF1_W_alu_result[11] & ((!XE2_top_priority_reg[0]) # ((HF1_F_pc[9] & XE2_top_priority_reg[1])))) ) ) ) # ( !FE2L20 & ( CE1L23 & ( (HF1_W_alu_result[11] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) ) # ( FE2L20 & ( !CE1L23 & ( (HF1_F_pc[9] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[48] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[48]
FE2_src_data[48] = ( FE2L20 & ( CE1L23 & ( (!HF1_W_alu_result[12] & (HF1_F_pc[10] & ((XE2_top_priority_reg[1])))) # (HF1_W_alu_result[12] & ((!XE2_top_priority_reg[0]) # ((HF1_F_pc[10] & XE2_top_priority_reg[1])))) ) ) ) # ( !FE2L20 & ( CE1L23 & ( (HF1_W_alu_result[12] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) ) # ( FE2L20 & ( !CE1L23 & ( (HF1_F_pc[10] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[49] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[49]
FE2_src_data[49] = ( FE2L20 & ( CE1L23 & ( (!HF1_W_alu_result[13] & (HF1_F_pc[11] & ((XE2_top_priority_reg[1])))) # (HF1_W_alu_result[13] & ((!XE2_top_priority_reg[0]) # ((HF1_F_pc[11] & XE2_top_priority_reg[1])))) ) ) ) # ( !FE2L20 & ( CE1L23 & ( (HF1_W_alu_result[13] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) ) # ( FE2L20 & ( !CE1L23 & ( (HF1_F_pc[11] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[50] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[50]
FE2_src_data[50] = ( FE2L20 & ( CE1L23 & ( (!HF1_W_alu_result[14] & (HF1_F_pc[12] & ((XE2_top_priority_reg[1])))) # (HF1_W_alu_result[14] & ((!XE2_top_priority_reg[0]) # ((HF1_F_pc[12] & XE2_top_priority_reg[1])))) ) ) ) # ( !FE2L20 & ( CE1L23 & ( (HF1_W_alu_result[14] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) ) # ( FE2L20 & ( !CE1L23 & ( (HF1_F_pc[12] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) ) );


--FE2_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[32]
FE2_src_data[32] = ( CE1L23 & ( (!HF1_d_byteenable[0] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_d_byteenable[0] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) # ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) );


--PG1_eq_node[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[0]
PG1_eq_node[0] = ( !CE1L23 & ( PG1L4 & ( (!FC1L2 & ((!HF1_F_pc[13]) # (!FE2L20))) ) ) ) # ( CE1L23 & ( !PG1L4 & ( !FC1L2 ) ) ) # ( !CE1L23 & ( !PG1L4 & ( (!FC1L2 & ((!HF1_F_pc[13]) # ((!FE2L20) # (XE2_top_priority_reg[0])))) ) ) );


--LF1_readdata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

LF1_readdata[0] = DFFEAS(LF1L53, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~3
FE2L23 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[0] & (LE1L3 & !LE1L20))) ) ) );


--LF1_readdata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

LF1_readdata[1] = DFFEAS(LF1L54, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~4
FE2L24 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[1] & (LE1L3 & !LE1L20))) ) ) );


--LF1_readdata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

LF1_readdata[2] = DFFEAS(LF1L55, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FE2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~5
FE2L25 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[2] & (LE1L3 & !LE1L20))) ) ) );


--FE2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~6
FE2L26 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[3] & (LE1L3 & !LE1L20))) ) ) );


--HF1L807 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~5
HF1L807 = ( HF1_D_iw[7] & ( (!HF1_R_ctrl_hi_imm16 & (!HF1_R_ctrl_force_src2_zero & ((!HF1L811) # (NF2_q_b[1])))) ) ) # ( !HF1_D_iw[7] & ( (NF2_q_b[1] & (HF1L811 & (!HF1_R_ctrl_hi_imm16 & !HF1_R_ctrl_force_src2_zero))) ) );


--HF1L756 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[1]~28
HF1L756 = (!HF1L787 & (!HF1L788 & NF1_q_b[1]));


--ZD6_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

ZD6_av_readdata_pre[11] = DFFEAS(LF1_readdata[11], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L638 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~6
HF1L638 = (DE3L2 & ((!NG1_address_reg_a[0] & ((NG1_ram_block1a11))) # (NG1_address_reg_a[0] & (NG1_ram_block1a43))));


--HF1L639 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~7
HF1L639 = (!HF1L323) # (((DE2L2 & ZD6_av_readdata_pre[11])) # (HF1L638));


--ZD6_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

ZD6_av_readdata_pre[12] = DFFEAS(LF1_readdata[12], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
SE1L17 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a12))) # (NG1_address_reg_a[0] & (NG1_ram_block1a44));


--HF1L640 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~8
HF1L640 = ( SE1L17 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[12])) # (DE3L2))) ) ) # ( !SE1L17 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[12])) ) );


--ZD6_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

ZD6_av_readdata_pre[13] = DFFEAS(LF1_readdata[13], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L641 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~9
HF1L641 = (DE3L2 & ((!NG1_address_reg_a[0] & ((NG1_ram_block1a13))) # (NG1_address_reg_a[0] & (NG1_ram_block1a45))));


--HF1L642 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~10
HF1L642 = (!HF1L323) # (((DE2L2 & ZD6_av_readdata_pre[13])) # (HF1L641));


--ZD6_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

ZD6_av_readdata_pre[14] = DFFEAS(LF1_readdata[14], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
SE1L18 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a14))) # (NG1_address_reg_a[0] & (NG1_ram_block1a46));


--HF1L643 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~11
HF1L643 = ( SE1L18 & ( (((DE2L2 & ZD6_av_readdata_pre[14])) # (HF1L1084)) # (DE3L2) ) ) # ( !SE1L18 & ( ((DE2L2 & ZD6_av_readdata_pre[14])) # (HF1L1084) ) );


--ZD6_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

ZD6_av_readdata_pre[15] = DFFEAS(LF1_readdata[15], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L644 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~12
HF1L644 = (DE3L2 & ((!NG1_address_reg_a[0] & ((NG1_ram_block1a15))) # (NG1_address_reg_a[0] & (NG1_ram_block1a47))));


--HF1L645 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~13
HF1L645 = (!HF1L323) # (((DE2L2 & ZD6_av_readdata_pre[15])) # (HF1L644));


--ZD6_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

ZD6_av_readdata_pre[16] = DFFEAS(LF1_readdata[16], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L987 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
HF1L987 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a16))) # (NG1_address_reg_a[0] & (NG1_ram_block1a48));


--HF1L646 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~14
HF1L646 = ( HF1L987 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[16]))) # (DE3L2) ) ) # ( !HF1L987 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[16])) ) );


--HF1L287 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
HF1L287 = (HF1_D_iw[12] & (((HF1_D_iw[11] & !HF1_D_iw[16])) # (HF1_D_iw[15])));


--HF1L288 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
HF1L288 = (!HF1_D_iw[13] & (HF1_D_iw[14] & (HF1L588 & HF1L287)));


--HF1L292 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
HF1L292 = (!HF1_D_iw[11] & ((!HF1_D_iw[14] & ((!HF1_D_iw[16]))) # (HF1_D_iw[14] & (HF1_D_iw[15]))));


--HF1L293 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
HF1L293 = (HF1_D_iw[12] & (!HF1_D_iw[13] & (HF1L588 & HF1L292)));


--HF1L264 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
HF1L264 = ( HF1_D_iw[2] & ( HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & ((HF1_D_iw[3]) # (HF1_D_iw[4])))) ) ) );


--HF1L255 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
HF1L255 = ( !HF1L258 & ( (!HF1L611 & (!HF1L612 & (!HF1L260 & !HF1L259))) ) );


--HF1L266 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
HF1L266 = (!HF1L599 & (!HF1L270 & (!HF1L269 & !HF1L268)));


--HF1L601 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
HF1L601 = ( !HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (!HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L282 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
HF1L282 = (!HF1L597 & (!HF1L601 & ((!HF1L588) # (!HF1L285))));


--HF1L602 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
HF1L602 = ( !HF1_D_iw[4] & ( !HF1_D_iw[5] & ( (HF1_D_iw[0] & (!HF1_D_iw[1] & (!HF1_D_iw[2] & !HF1_D_iw[3]))) ) ) );


--HF1L261 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
HF1L261 = (!HF1L602 & ((!HF1L588) # ((!HF1L609 & !HF1L610))));


--HF1L262 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
HF1L262 = ( HF1L282 & ( HF1L261 & ( (!HF1L266) # ((HF1L588 & ((!HF1L255) # (HF1L263)))) ) ) ) # ( !HF1L282 & ( HF1L261 ) ) # ( HF1L282 & ( !HF1L261 ) ) # ( !HF1L282 & ( !HF1L261 ) );


--HF1L248 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
HF1L248 = ( HF1_D_iw[5] & ( HF1_D_iw[4] & ( (!HF1_D_iw[1] & (!HF1_D_iw[0] & ((!HF1_D_iw[3]) # (HF1_D_iw[2])))) # (HF1_D_iw[1] & (HF1_D_iw[0] & ((!HF1_D_iw[3]) # (!HF1_D_iw[2])))) ) ) ) # ( !HF1_D_iw[5] & ( HF1_D_iw[4] & ( (!HF1_D_iw[1] & (((!HF1_D_iw[0])))) # (HF1_D_iw[1] & (HF1_D_iw[0] & ((!HF1_D_iw[3]) # (!HF1_D_iw[2])))) ) ) ) # ( HF1_D_iw[5] & ( !HF1_D_iw[4] & ( (!HF1_D_iw[1] & (!HF1_D_iw[0] & ((!HF1_D_iw[2]) # (HF1_D_iw[3])))) # (HF1_D_iw[1] & (((HF1_D_iw[0])))) ) ) ) # ( !HF1_D_iw[5] & ( !HF1_D_iw[4] & ( (!HF1_D_iw[1] & ((!HF1_D_iw[0]) # ((!HF1_D_iw[3] & !HF1_D_iw[2])))) # (HF1_D_iw[1] & (((HF1_D_iw[0])))) ) ) );


--HF1L813 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
HF1L813 = ( HF1L351 ) # ( !HF1L351 & ( (((HF1_R_valid & HF1L724)) # (HF1L814)) # (HF1L248) ) );


--HF1L587 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
HF1L587 = ( HF1L583 & ( HF1L585 ) ) # ( !HF1L583 & ( HF1L585 ) ) # ( HF1L583 & ( !HF1L585 ) ) # ( !HF1L583 & ( !HF1L585 & ( (((HF1_d_write & !KE1L4)) # (HF1_R_valid)) # (HF1L1043) ) ) );


--HF1L283 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
HF1L283 = ( HF1L284 & ( HF1L282 & ( ((!HF1L266) # (HF1L598)) # (HF1L588) ) ) ) # ( !HF1L284 & ( HF1L282 & ( ((!HF1L266) # ((HF1L588 & HF1L257))) # (HF1L598) ) ) ) # ( HF1L284 & ( !HF1L282 ) ) # ( !HF1L284 & ( !HF1L282 ) );


--ZD6_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

ZD6_av_readdata_pre[9] = DFFEAS(LF1_readdata[9], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
SE1L19 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a9))) # (NG1_address_reg_a[0] & (NG1_ram_block1a41));


--HF1L636 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~15
HF1L636 = ( SE1L19 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[9])) # (DE3L2))) ) ) # ( !SE1L19 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[9])) ) );


--ZD6_av_readdata_pre[26] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

ZD6_av_readdata_pre[26] = DFFEAS(LF1_readdata[26], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
SE1L20 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a26))) # (NG1_address_reg_a[0] & (NG1_ram_block1a58));


--HF1L657 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~16
HF1L657 = ( SE1L20 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[26])) # (DE3L2))) ) ) # ( !SE1L20 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[26])) ) );


--HF1_av_ld_byte2_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

HF1_av_ld_byte2_data[6] = DFFEAS(HF1L1014, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L901 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~15
HF1L901 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[22] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[6]))));


--ZD6_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

ZD6_av_readdata_pre[21] = DFFEAS(LF1_readdata[21], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1008 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~1
HF1L1008 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a21))) # (NG1_address_reg_a[0] & (NG1_ram_block1a53));


--HF1L652 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~17
HF1L652 = ( HF1L1008 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[21]))) # (DE3L2) ) ) # ( !HF1L1008 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[21])) ) );


--HF1L297 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
HF1L297 = (((HF1L276) # (HF1L814)) # (HF1L595)) # (HF1L589);


--ZD6_av_readdata_pre[27] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

ZD6_av_readdata_pre[27] = DFFEAS(LF1_readdata[27], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
SE1L21 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a27))) # (NG1_address_reg_a[0] & (NG1_ram_block1a59));


--HF1L658 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~18
HF1L658 = ( SE1L21 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[27])) # (DE3L2))) ) ) # ( !SE1L21 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[27])) ) );


--HF1_av_ld_byte2_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

HF1_av_ld_byte2_data[7] = DFFEAS(HF1L1018, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L902 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~16
HF1L902 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[23] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[7]))));


--ZD6_av_readdata_pre[28] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

ZD6_av_readdata_pre[28] = DFFEAS(LF1_readdata[28], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
SE1L22 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a28))) # (NG1_address_reg_a[0] & (NG1_ram_block1a60));


--HF1L659 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~19
HF1L659 = ( SE1L22 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[28])) # (DE3L2))) ) ) # ( !SE1L22 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[28])) ) );


--HF1L903 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~17
HF1L903 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[24] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[0]))));


--ZD6_av_readdata_pre[29] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

ZD6_av_readdata_pre[29] = DFFEAS(LF1_readdata[29], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
SE1L23 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a29))) # (NG1_address_reg_a[0] & (NG1_ram_block1a61));


--HF1L660 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~20
HF1L660 = ( SE1L23 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[29])) # (DE3L2))) ) ) # ( !SE1L23 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[29])) ) );


--HF1L904 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~18
HF1L904 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[25] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[1]))));


--HF1L501 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25
HF1L501 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[26])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[28])));


--ZD6_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

ZD6_av_readdata_pre[30] = DFFEAS(LF1_readdata[30], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
SE1L24 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a30))) # (NG1_address_reg_a[0] & (NG1_ram_block1a62));


--HF1L661 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~21
HF1L661 = ( SE1L24 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[30])) # (DE3L2))) ) ) # ( !SE1L24 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[30])) ) );


--HF1L905 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~19
HF1L905 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[26] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[2]))));


--ZD6_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

ZD6_av_readdata_pre[8] = DFFEAS(LF1_readdata[8], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
SE1L25 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a8))) # (NG1_address_reg_a[0] & (NG1_ram_block1a40));


--HF1L635 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~22
HF1L635 = ( SE1L25 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[8])) # (DE3L2))) ) ) # ( !SE1L25 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[8])) ) );


--HF1_av_ld_byte2_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

HF1_av_ld_byte2_data[2] = DFFEAS(HF1L995, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L897 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20
HF1L897 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[18] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[2]))));


--ZD6_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

ZD6_av_readdata_pre[22] = DFFEAS(LF1_readdata[22], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QG1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w22_n0_mux_dataout~0
QG1L1 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a22))) # (NG1_address_reg_a[0] & (NG1_ram_block1a54));


--HF1L653 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~23
HF1L653 = ( QG1L1 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[22])) # (DE3L2))) ) ) # ( !QG1L1 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[22])) ) );


--HF1_av_ld_byte2_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

HF1_av_ld_byte2_data[3] = DFFEAS(HF1L1000, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L898 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~21
HF1L898 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[19] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[3]))));


--ZD6_av_readdata_pre[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

ZD6_av_readdata_pre[23] = DFFEAS(LF1_readdata[23], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QG1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w23_n0_mux_dataout~0
QG1L2 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a23))) # (NG1_address_reg_a[0] & (NG1_ram_block1a55));


--HF1L654 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~24
HF1L654 = ( QG1L2 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[23])) # (DE3L2))) ) ) # ( !QG1L2 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[23])) ) );


--ZD6_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

ZD6_av_readdata_pre[10] = DFFEAS(LF1_readdata[10], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
SE1L26 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a10))) # (NG1_address_reg_a[0] & (NG1_ram_block1a42));


--HF1L637 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~25
HF1L637 = ( SE1L26 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[10])) # (DE3L2))) ) ) # ( !SE1L26 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[10])) ) );


--HF1_av_ld_byte2_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

HF1_av_ld_byte2_data[4] = DFFEAS(HF1L1005, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L899 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~22
HF1L899 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[20] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[4]))));


--ZD6_av_readdata_pre[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

ZD6_av_readdata_pre[24] = DFFEAS(LF1_readdata[24], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
SE1L27 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a24))) # (NG1_address_reg_a[0] & (NG1_ram_block1a56));


--HF1L655 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~26
HF1L655 = ( SE1L27 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[24])) # (DE3L2))) ) ) # ( !SE1L27 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[24])) ) );


--HF1_av_ld_byte2_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

HF1_av_ld_byte2_data[5] = DFFEAS(HF1L1010, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L900 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~23
HF1L900 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[21] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[5]))));


--ZD6_av_readdata_pre[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

ZD6_av_readdata_pre[25] = DFFEAS(LF1_readdata[25], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16
SE1L28 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a25))) # (NG1_address_reg_a[0] & (NG1_ram_block1a57));


--HF1L656 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~27
HF1L656 = ( SE1L28 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[25])) # (DE3L2))) ) ) # ( !SE1L28 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[25])) ) );


--ZD6_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

ZD6_av_readdata_pre[17] = DFFEAS(LF1_readdata[17], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17
SE1L29 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a17))) # (NG1_address_reg_a[0] & (NG1_ram_block1a49));


--HF1L647 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~28
HF1L647 = ( SE1L29 & ( (((DE2L2 & ZD6_av_readdata_pre[17])) # (HF1L1084)) # (DE3L2) ) ) # ( !SE1L29 & ( ((DE2L2 & ZD6_av_readdata_pre[17])) # (HF1L1084) ) );


--ZD6_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

ZD6_av_readdata_pre[19] = DFFEAS(LF1_readdata[19], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L998 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2
HF1L998 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a19))) # (NG1_address_reg_a[0] & (NG1_ram_block1a51));


--HF1L650 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~29
HF1L650 = ( HF1L998 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[19]))) # (DE3L2) ) ) # ( !HF1L998 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[19])) ) );


--ZD6_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

ZD6_av_readdata_pre[18] = DFFEAS(LF1_readdata[18], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L648 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~30
HF1L648 = (DE3L2 & ((!NG1_address_reg_a[0] & ((NG1_ram_block1a18))) # (NG1_address_reg_a[0] & (NG1_ram_block1a50))));


--HF1L649 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~31
HF1L649 = ( HF1L648 & ( (!HF1L1084) # (HF1L1081) ) ) # ( !HF1L648 & ( ((DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[18]))) # (HF1L1081) ) );


--ZD6_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

ZD6_av_readdata_pre[20] = DFFEAS(LF1_readdata[20], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1003 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3
HF1L1003 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a20))) # (NG1_address_reg_a[0] & (NG1_ram_block1a52));


--HF1L651 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~32
HF1L651 = ( HF1L1003 & ( ((!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[20]))) # (DE3L2) ) ) # ( !HF1L1003 & ( (!HF1L323) # ((DE2L2 & ZD6_av_readdata_pre[20])) ) );


--HF1_av_ld_byte2_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

HF1_av_ld_byte2_data[0] = DFFEAS(HF1L989, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L895 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~24
HF1L895 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[16] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[0]))));


--ZD6_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

ZD6_av_readdata_pre[6] = DFFEAS(LF1_readdata[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18
SE1L30 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a6))) # (NG1_address_reg_a[0] & (NG1_ram_block1a38));


--HF1L633 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~33
HF1L633 = ( SE1L30 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[6])) # (DE3L2))) ) ) # ( !SE1L30 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[6])) ) );


--HF1_av_ld_byte2_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

HF1_av_ld_byte2_data[1] = DFFEAS(HF1L992, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L896 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~25
HF1L896 = (!HF1_R_ctrl_ld & (HF1_W_alu_result[17] & (!HF1L384))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte2_data[1]))));


--ZD6_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

ZD6_av_readdata_pre[7] = DFFEAS(LF1_readdata[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19
SE1L31 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a7))) # (NG1_address_reg_a[0] & (NG1_ram_block1a39));


--HF1L634 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~34
HF1L634 = ( SE1L31 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[7])) # (DE3L2))) ) ) # ( !SE1L31 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[7])) ) );


--HF1L475 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~26
HF1L475 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[0]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[2]));


--HF1L300 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
HF1L300 = (!HF1L248 & (HF1_D_iw[18])) # (HF1L248 & ((HF1_D_iw[23])));


--HF1L301 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
HF1L301 = ( HF1L267 & ( HF1L300 & ( ((!HF1L588 & HF1L265)) # (HF1L601) ) ) ) # ( !HF1L267 & ( HF1L300 & ( ((HF1L265 & ((!HF1L588) # (!HF1L257)))) # (HF1L601) ) ) ) # ( HF1L267 & ( !HF1L300 & ( HF1L601 ) ) ) # ( !HF1L267 & ( !HF1L300 & ( HF1L601 ) ) );


--HF1L298 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
HF1L298 = (!HF1L248 & (HF1_D_iw[17])) # (HF1L248 & ((HF1_D_iw[22])));


--HF1L299 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
HF1L299 = ( HF1L267 & ( HF1L298 ) ) # ( !HF1L267 & ( HF1L298 ) ) # ( HF1L267 & ( !HF1L298 & ( ((!HF1L265) # (HF1L601)) # (HF1L588) ) ) ) # ( !HF1L267 & ( !HF1L298 & ( (!HF1L265) # (((HF1L588 & HF1L257)) # (HF1L601)) ) ) );


--HF1L306 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~4
HF1L306 = (!HF1L248 & (HF1_D_iw[21])) # (HF1L248 & ((HF1_D_iw[26])));


--HF1L307 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~5
HF1L307 = ( HF1L267 & ( HF1L306 ) ) # ( !HF1L267 & ( HF1L306 ) ) # ( HF1L267 & ( !HF1L306 & ( ((!HF1L265) # (HF1L601)) # (HF1L588) ) ) ) # ( !HF1L267 & ( !HF1L306 & ( (!HF1L265) # (((HF1L588 & HF1L257)) # (HF1L601)) ) ) );


--HF1L302 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6
HF1L302 = (!HF1L248 & (HF1_D_iw[19])) # (HF1L248 & ((HF1_D_iw[24])));


--HF1L303 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7
HF1L303 = ( HF1L267 & ( HF1L302 ) ) # ( !HF1L267 & ( HF1L302 ) ) # ( HF1L267 & ( !HF1L302 & ( ((!HF1L265) # (HF1L601)) # (HF1L588) ) ) ) # ( !HF1L267 & ( !HF1L302 & ( (!HF1L265) # (((HF1L588 & HF1L257)) # (HF1L601)) ) ) );


--HF1L304 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
HF1L304 = (!HF1L248 & (HF1_D_iw[20])) # (HF1L248 & ((HF1_D_iw[25])));


--HF1L305 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
HF1L305 = ( HF1L267 & ( HF1L304 ) ) # ( !HF1L267 & ( HF1L304 ) ) # ( HF1L267 & ( !HF1L304 & ( ((!HF1L265) # (HF1L601)) # (HF1L588) ) ) ) # ( !HF1L267 & ( !HF1L304 & ( (!HF1L265) # (((HF1L588 & HF1L257)) # (HF1L601)) ) ) );


--HF1L350 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
HF1L350 = (!HF1L724 & (!HF1L602 & !HF1L351));


--HF1_D_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
HF1_D_wr_dst_reg = ( HF1L305 & ( HF1L350 ) ) # ( !HF1L305 & ( HF1L350 & ( (((HF1L303) # (HF1L307)) # (HF1L299)) # (HF1L301) ) ) );


--XD4_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|rp_valid
XD4_rp_valid = ((YD4_mem[0][87] & YD4_mem_used[0])) # (ZD4_read_latency_shift_reg[0]);


--UE4L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
UE4L14 = ( UE4_burst_uncompress_address_base[1] & ( UE4_burst_uncompress_address_offset[1] & ( (YD4_mem_used[0] & (!YD4_mem[0][19] & ((YD4_mem[0][87]) # (ZD4_read_latency_shift_reg[0])))) ) ) ) # ( !UE4_burst_uncompress_address_base[1] & ( UE4_burst_uncompress_address_offset[1] & ( (YD4_mem_used[0] & (!YD4_mem[0][19] & ((YD4_mem[0][87]) # (ZD4_read_latency_shift_reg[0])))) ) ) ) # ( UE4_burst_uncompress_address_base[1] & ( !UE4_burst_uncompress_address_offset[1] & ( (YD4_mem_used[0] & (!YD4_mem[0][19] & ((YD4_mem[0][87]) # (ZD4_read_latency_shift_reg[0])))) ) ) ) # ( !UE4_burst_uncompress_address_base[1] & ( !UE4_burst_uncompress_address_offset[1] & ( (!YD4_mem_used[0]) # ((!YD4_mem[0][19]) # ((!ZD4_read_latency_shift_reg[0] & !YD4_mem[0][87]))) ) ) );


--ZD4_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

ZD4_av_readdata_pre[0] = DFFEAS(ZB1L66, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
SE1L5 = ( ZD4_av_readdata_pre[0] & ( HE1_data_reg[0] & ( (XD4_rp_valid & ((!YD4_mem[0][52] & ((UE4L14))) # (YD4_mem[0][52] & ((!UE4L14) # (YD4_mem[0][88]))))) ) ) ) # ( !ZD4_av_readdata_pre[0] & ( HE1_data_reg[0] & ( (XD4_rp_valid & (YD4_mem[0][52] & ((!UE4L14) # (YD4_mem[0][88])))) ) ) ) # ( ZD4_av_readdata_pre[0] & ( !HE1_data_reg[0] & ( (XD4_rp_valid & (UE4L14 & ((!YD4_mem[0][52]) # (YD4_mem[0][88])))) ) ) );


--YD10_out_payload[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]
--register power-up is low

YD10_out_payload[0] = DFFEAS(AF1_ram_block1a0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2
SE1L6 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[0]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[0])) # (HE2_data_reg[0])));


--ZD5_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]
--register power-up is low

ZD5_av_readdata_pre[0] = DFFEAS(VCC, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD8_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]
--register power-up is low

ZD8_av_readdata_pre[0] = DFFEAS(HC1_readdata[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]
--register power-up is low

ZD10_av_readdata_pre[0] = DFFEAS(MC1_readdata[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3
SE1L7 = ( ZD8_av_readdata_pre[0] & ( ZD10_av_readdata_pre[0] & ( (!ZD8_read_latency_shift_reg[0] & (!ZD10_read_latency_shift_reg[0] & ((!ZD5_read_latency_shift_reg[0]) # (!ZD5_av_readdata_pre[0])))) ) ) ) # ( !ZD8_av_readdata_pre[0] & ( ZD10_av_readdata_pre[0] & ( (!ZD10_read_latency_shift_reg[0] & ((!ZD5_read_latency_shift_reg[0]) # (!ZD5_av_readdata_pre[0]))) ) ) ) # ( ZD8_av_readdata_pre[0] & ( !ZD10_av_readdata_pre[0] & ( (!ZD8_read_latency_shift_reg[0] & ((!ZD5_read_latency_shift_reg[0]) # (!ZD5_av_readdata_pre[0]))) ) ) ) # ( !ZD8_av_readdata_pre[0] & ( !ZD10_av_readdata_pre[0] & ( (!ZD5_read_latency_shift_reg[0]) # (!ZD5_av_readdata_pre[0]) ) ) );


--ZD11_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|av_readdata_pre[0]
--register power-up is low

ZD11_av_readdata_pre[0] = DFFEAS(GC1_readdata[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4
SE1L8 = (!ZD11_read_latency_shift_reg[0] & (DE2L1 & (ZD6_av_readdata_pre[0]))) # (ZD11_read_latency_shift_reg[0] & (((DE2L1 & ZD6_av_readdata_pre[0])) # (ZD11_av_readdata_pre[0])));


--SE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5
SE1L9 = ( SE1L11 & ( (!DE3L1) # ((!NG1_address_reg_a[0] & ((!NG1_ram_block1a0))) # (NG1_address_reg_a[0] & (!NG1_ram_block1a32))) ) );


--SE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6
SE1L10 = ( SE1L8 & ( SE1L9 ) ) # ( !SE1L8 & ( SE1L9 & ( ((!SE1L7) # ((HE2L35 & SE1L6))) # (SE1L5) ) ) ) # ( SE1L8 & ( !SE1L9 ) ) # ( !SE1L8 & ( !SE1L9 ) );


--HF1L1029 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
HF1L1029 = ( HF1_av_ld_align_cycle[0] & ( (HF1_W_alu_result[1] & (HF1_av_ld_aligning_data & !HF1_av_ld_align_cycle[1])) ) ) # ( !HF1_av_ld_align_cycle[0] & ( (HF1_av_ld_aligning_data & ((!HF1_W_alu_result[0] & (HF1_W_alu_result[1] & !HF1_av_ld_align_cycle[1])) # (HF1_W_alu_result[0] & ((!HF1_av_ld_align_cycle[1]) # (HF1_W_alu_result[1]))))) ) );


--HF1L932 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
HF1L932 = ( HF1_av_ld_align_cycle[0] & ( (!HF1_av_ld_aligning_data) # ((HF1_W_alu_result[1] & !HF1_av_ld_align_cycle[1])) ) ) # ( !HF1_av_ld_align_cycle[0] & ( (!HF1_av_ld_aligning_data) # ((!HF1_W_alu_result[0] & (HF1_W_alu_result[1] & !HF1_av_ld_align_cycle[1])) # (HF1_W_alu_result[0] & ((!HF1_av_ld_align_cycle[1]) # (HF1_W_alu_result[1])))) ) );


--HF1L623 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1
HF1L623 = (!HF1_D_iw[8] & (!HF1_D_iw[10] & !HF1_D_iw[9]));


--HF1L624 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
HF1L624 = (HF1_D_iw[6] & (!HF1_D_iw[7] & HF1L623));


--HF1L388 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
HF1L388 = (HF1_W_ipending_reg[0] & (HF1_D_iw[8] & (!HF1_D_iw[10] & !HF1_D_iw[9])));


--HF1L389 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
HF1L389 = ( HF1_W_ienable_reg[0] & ( HF1L388 & ( (!HF1_D_iw[7] & (!HF1_D_iw[6])) # (HF1_D_iw[7] & (HF1L623 & ((HF1_W_bstatus_reg) # (HF1_D_iw[6])))) ) ) ) # ( !HF1_W_ienable_reg[0] & ( HF1L388 & ( (!HF1_D_iw[6] & ((!HF1_D_iw[7]) # ((HF1_W_bstatus_reg & HF1L623)))) ) ) ) # ( HF1_W_ienable_reg[0] & ( !HF1L388 & ( (HF1_D_iw[7] & (HF1L623 & ((HF1_W_bstatus_reg) # (HF1_D_iw[6])))) ) ) ) # ( !HF1_W_ienable_reg[0] & ( !HF1L388 & ( (!HF1_D_iw[6] & (HF1_D_iw[7] & (HF1_W_bstatus_reg & HF1L623))) ) ) );


--HF1L390 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
HF1L390 = ( HF1L389 & ( (!HF1L622) # (HF1_W_status_reg_pie) ) ) # ( !HF1L389 & ( (!HF1L622 & (((HF1_W_estatus_reg & HF1L624)))) # (HF1L622 & (HF1_W_status_reg_pie)) ) );


--HF1L352 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~26
HF1L352 = ( HF1_E_shift_rot_result[0] & ( ((!HF1_R_ctrl_logic & (HF1L102)) # (HF1_R_ctrl_logic & ((HF1L396)))) # (HF1_R_ctrl_shift_rot) ) ) # ( !HF1_E_shift_rot_result[0] & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic & (HF1L102)) # (HF1_R_ctrl_logic & ((HF1L396))))) ) );


--ZD4_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[2]
--register power-up is low

ZD4_av_readdata_pre[2] = DFFEAS(ZB1L98, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20
SE1L32 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[2]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[2])) # (HE1_data_reg[2])));


--YD10_out_payload[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]
--register power-up is low

YD10_out_payload[2] = DFFEAS(AF1_ram_block1a2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21
SE1L33 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[2]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[2])) # (HE2_data_reg[2])));


--ZD8_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]
--register power-up is low

ZD8_av_readdata_pre[2] = DFFEAS(HC1_readdata[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22
SE1L34 = (!ZD8_read_latency_shift_reg[0] & (DE2L1 & (ZD6_av_readdata_pre[2]))) # (ZD8_read_latency_shift_reg[0] & (((DE2L1 & ZD6_av_readdata_pre[2])) # (ZD8_av_readdata_pre[2])));


--SE1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23
SE1L35 = ( SE1L96 & ( (!DE3L1) # ((!NG1_address_reg_a[0] & ((!NG1_ram_block1a2))) # (NG1_address_reg_a[0] & (!NG1_ram_block1a34))) ) );


--SE1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24
SE1L36 = ( SE1L34 & ( SE1L35 ) ) # ( !SE1L34 & ( SE1L35 & ( (!HE1L36 & (HE2L35 & ((SE1L33)))) # (HE1L36 & (((HE2L35 & SE1L33)) # (SE1L32))) ) ) ) # ( SE1L34 & ( !SE1L35 ) ) # ( !SE1L34 & ( !SE1L35 ) );


--HF1L626 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0
HF1L626 = (HF1_D_iw[6] & (HF1_D_iw[7] & HF1L623));


--HF1L860 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]~0
HF1L860 = ( !HF1_D_iw[9] & ( (!HF1_D_iw[10] & ((!HF1_D_iw[6] & (HF1_D_iw[8] & !HF1_D_iw[7])) # (HF1_D_iw[6] & (!HF1_D_iw[8] & HF1_D_iw[7])))) ) );


--HF1L392 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[2]~3
HF1L392 = (HF1L860 & ((!HF1L626 & (HF1_W_ipending_reg[2])) # (HF1L626 & ((HF1_W_ienable_reg[2])))));


--HF1L718 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
HF1L718 = (!HF1_W_alu_result[1] & (HF1_W_alu_result[0] & (!HF1_av_ld_align_cycle[1] & !HF1_av_ld_align_cycle[0]))) # (HF1_W_alu_result[1] & ((!HF1_av_ld_align_cycle[1]) # ((HF1_W_alu_result[0] & !HF1_av_ld_align_cycle[0]))));


--ZD4_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[10]
--register power-up is low

ZD4_av_readdata_pre[10] = DFFEAS(ZB1L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25
SE1L37 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[10]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[10])) # (HE1_data_reg[10])));


--YD10_out_payload[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]
--register power-up is low

YD10_out_payload[10] = DFFEAS(AF1_ram_block1a10, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26
SE1L38 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[10]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[10])) # (HE2_data_reg[10])));


--ZD3_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

ZD3_av_readdata_pre[10] = DFFEAS(BC1_ac, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD5_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]
--register power-up is low

ZD5_av_readdata_pre[30] = DFFEAS(HF1_W_alu_result[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27
SE1L39 = (ZD5_read_latency_shift_reg[0] & ZD5_av_readdata_pre[30]);


--SE1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28
SE1L40 = ( !SE1L39 & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # ((!ZD3_av_readdata_pre[10])))) # (ZD1_read_latency_shift_reg[0] & (!XB1_readdata[10] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[10])))) ) );


--HF1_R_ctrl_ld_signed is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

HF1_R_ctrl_ld_signed = DFFEAS(HF1L272, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L918 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
HF1L918 = (HF1_R_ctrl_ld_signed & ((!HF1L280 & (HF1_av_ld_byte0_data[7])) # (HF1L280 & ((HF1_av_ld_byte1_data[7])))));


--HF1L952 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~0
HF1L952 = ( HF1L953 & ( HF1L954 ) ) # ( !HF1L953 & ( HF1L954 & ( (!HF1_av_ld_aligning_data & (DE3L1 & SE1L26)) ) ) ) # ( HF1L953 & ( !HF1L954 & ( (!HF1_av_ld_aligning_data) # (HF1L918) ) ) ) # ( !HF1L953 & ( !HF1L954 & ( (!HF1_av_ld_aligning_data) # (HF1L918) ) ) );


--HF1L947 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
HF1L947 = ((!HF1L279) # (HF1L932)) # (HF1_D_iw[4]);


--HF1L906 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26
HF1L906 = (!HF1_R_ctrl_ld & (!HF1L384 & ((HF1_W_alu_result[27])))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[3]))));


--ZD4_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[3]
--register power-up is low

ZD4_av_readdata_pre[3] = DFFEAS(ZB1L102, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29
SE1L41 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[3]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[3])) # (HE1_data_reg[3])));


--YD10_out_payload[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]
--register power-up is low

YD10_out_payload[3] = DFFEAS(AF1_ram_block1a3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30
SE1L42 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[3]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[3])) # (HE2_data_reg[3])));


--ZD8_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]
--register power-up is low

ZD8_av_readdata_pre[3] = DFFEAS(HC1_readdata[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31
SE1L43 = (!ZD8_read_latency_shift_reg[0] & (DE2L1 & (ZD6_av_readdata_pre[3]))) # (ZD8_read_latency_shift_reg[0] & (((DE2L1 & ZD6_av_readdata_pre[3])) # (ZD8_av_readdata_pre[3])));


--YB1_readdata[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[3]
--register power-up is low

YB1_readdata[3] = DFFEAS(YB1L79, UG1_outclk_wire[0],  ,  , YB1L68,  ,  ,  ,  );


--SE1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~32
SE1L44 = ( SE1L97 & ( (!DE3L1) # ((!NG1_address_reg_a[0] & ((!NG1_ram_block1a3))) # (NG1_address_reg_a[0] & (!NG1_ram_block1a35))) ) );


--SE1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~33
SE1L45 = ( SE1L43 & ( SE1L44 ) ) # ( !SE1L43 & ( SE1L44 & ( (!HE1L36 & (HE2L35 & ((SE1L42)))) # (HE1L36 & (((HE2L35 & SE1L42)) # (SE1L41))) ) ) ) # ( SE1L43 & ( !SE1L44 ) ) # ( !SE1L43 & ( !SE1L44 ) );


--ZD4_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[11]
--register power-up is low

ZD4_av_readdata_pre[11] = DFFEAS(ZB1L74, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]
--register power-up is low

YD10_out_payload[11] = DFFEAS(AF1_ram_block1a11, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--HF1L955 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~1
HF1L955 = (!ZD1_read_latency_shift_reg[0] & (DE2L1 & (ZD6_av_readdata_pre[11]))) # (ZD1_read_latency_shift_reg[0] & (((DE2L1 & ZD6_av_readdata_pre[11])) # (XB1_readdata[11])));


--HF1L956 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~2
HF1L956 = ( NG1_ram_block1a11 & ( !HF1L961 & ( (!HF1L955 & ((!DE3L1) # ((NG1_address_reg_a[0] & !NG1_ram_block1a43)))) ) ) ) # ( !NG1_ram_block1a11 & ( !HF1L961 & ( (!HF1L955 & ((!DE3L1) # ((!NG1_address_reg_a[0]) # (!NG1_ram_block1a43)))) ) ) );


--HF1L957 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
HF1L957 = ( HF1L956 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte2_data[3])))) ) ) # ( !HF1L956 & ( (!HF1_av_ld_aligning_data) # ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte2_data[3]))) ) );


--HF1L907 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~27
HF1L907 = (!HF1_R_ctrl_ld & (!HF1L384 & ((HF1_W_alu_result[28])))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[4]))));


--ZD4_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[4]
--register power-up is low

ZD4_av_readdata_pre[4] = DFFEAS(ZB1L106, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]
--register power-up is low

YD10_out_payload[4] = DFFEAS(AF1_ram_block1a4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34
SE1L46 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[4]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[4])) # (HE2_data_reg[4])));


--YB1_readdata[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4]
--register power-up is low

YB1_readdata[4] = DFFEAS(YB1L80, UG1_outclk_wire[0],  ,  , YB1L68,  ,  ,  ,  );


--SE1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35
SE1L47 = ( YB1_readdata[4] & ( ZD3_av_readdata_pre[4] & ( (!ZD2_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[4])))) ) ) ) # ( !YB1_readdata[4] & ( ZD3_av_readdata_pre[4] & ( (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[4]))) ) ) ) # ( YB1_readdata[4] & ( !ZD3_av_readdata_pre[4] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[4]))) ) ) ) # ( !YB1_readdata[4] & ( !ZD3_av_readdata_pre[4] & ( (!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[4]) ) ) );


--ZD8_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]
--register power-up is low

ZD8_av_readdata_pre[4] = DFFEAS(HC1_readdata[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~36
SE1L48 = (!ZD5_read_latency_shift_reg[0] & (ZD8_read_latency_shift_reg[0] & ((ZD8_av_readdata_pre[4])))) # (ZD5_read_latency_shift_reg[0] & (((ZD8_read_latency_shift_reg[0] & ZD8_av_readdata_pre[4])) # (ZD5_av_readdata_pre[30])));


--SE1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~37
SE1L49 = ( SE1L47 & ( SE1L99 & ( (!HE2L35 & (((DE3L1 & SE1L12)))) # (HE2L35 & (((DE3L1 & SE1L12)) # (SE1L46))) ) ) ) # ( !SE1L47 & ( SE1L99 ) ) # ( SE1L47 & ( !SE1L99 ) ) # ( !SE1L47 & ( !SE1L99 ) );


--ZD4_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[12]
--register power-up is low

ZD4_av_readdata_pre[12] = DFFEAS(ZB1L78, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38
SE1L50 = ( HE1_data_reg[12] & ( (HE1L36 & (((UE4L14 & ZD4_av_readdata_pre[12])) # (YD4_mem[0][52]))) ) ) # ( !HE1_data_reg[12] & ( (UE4L14 & (HE1L36 & ZD4_av_readdata_pre[12])) ) );


--YD10_out_payload[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]
--register power-up is low

YD10_out_payload[12] = DFFEAS(AF1_ram_block1a12, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39
SE1L51 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[12]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[12])) # (HE2_data_reg[12])));


--ZD3_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

ZD3_av_readdata_pre[12] = DFFEAS(TD2_b_non_empty, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40
SE1L52 = (!ZD1_read_latency_shift_reg[0] & (ZD3_read_latency_shift_reg[0] & ((ZD3_av_readdata_pre[12])))) # (ZD1_read_latency_shift_reg[0] & (((ZD3_read_latency_shift_reg[0] & ZD3_av_readdata_pre[12])) # (XB1_readdata[12])));


--HF1L962 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4
HF1L962 = ( HF1L964 & ( (!HF1_av_ld_aligning_data & (((DE3L1 & SE1L17)) # (SE1L50))) ) ) # ( !HF1L964 );


--HF1L908 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~28
HF1L908 = (!HF1_R_ctrl_ld & (!HF1L384 & ((HF1_W_alu_result[29])))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[5]))));


--ZD4_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[5]
--register power-up is low

ZD4_av_readdata_pre[5] = DFFEAS(ZB1L110, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]
--register power-up is low

YD10_out_payload[5] = DFFEAS(AF1_ram_block1a5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~41
SE1L53 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[5]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[5])) # (HE2_data_reg[5])));


--YB1_readdata[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]
--register power-up is low

YB1_readdata[5] = DFFEAS(YB1L81, UG1_outclk_wire[0],  ,  , YB1L68,  ,  ,  ,  );


--SE1L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42
SE1L54 = ( YB1_readdata[5] & ( ZD3_av_readdata_pre[5] & ( (!ZD2_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[5])))) ) ) ) # ( !YB1_readdata[5] & ( ZD3_av_readdata_pre[5] & ( (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[5]))) ) ) ) # ( YB1_readdata[5] & ( !ZD3_av_readdata_pre[5] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[5]))) ) ) ) # ( !YB1_readdata[5] & ( !ZD3_av_readdata_pre[5] & ( (!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[5]) ) ) );


--ZD8_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]
--register power-up is low

ZD8_av_readdata_pre[5] = DFFEAS(HC1_readdata[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~43
SE1L55 = (!ZD5_read_latency_shift_reg[0] & (ZD8_read_latency_shift_reg[0] & ((ZD8_av_readdata_pre[5])))) # (ZD5_read_latency_shift_reg[0] & (((ZD8_read_latency_shift_reg[0] & ZD8_av_readdata_pre[5])) # (ZD5_av_readdata_pre[30])));


--SE1L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~44
SE1L56 = ( SE1L54 & ( SE1L101 & ( (!HE2L35 & (((DE3L1 & SE1L16)))) # (HE2L35 & (((DE3L1 & SE1L16)) # (SE1L53))) ) ) ) # ( !SE1L54 & ( SE1L101 ) ) # ( SE1L54 & ( !SE1L101 ) ) # ( !SE1L54 & ( !SE1L101 ) );


--ZD4_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[13]
--register power-up is low

ZD4_av_readdata_pre[13] = DFFEAS(ZB1L82, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]
--register power-up is low

YD10_out_payload[13] = DFFEAS(AF1_ram_block1a13, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--ZD3_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

ZD3_av_readdata_pre[13] = DFFEAS(ZD3L15, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~45
SE1L57 = (!ZD1_read_latency_shift_reg[0] & (ZD3_read_latency_shift_reg[0] & ((ZD3_av_readdata_pre[13])))) # (ZD1_read_latency_shift_reg[0] & (((ZD3_read_latency_shift_reg[0] & ZD3_av_readdata_pre[13])) # (XB1_readdata[13])));


--HF1L965 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5
HF1L965 = ( NG1_ram_block1a13 & ( HF1L969 & ( (!HF1_av_ld_aligning_data & (DE3L1 & ((!NG1_address_reg_a[0]) # (NG1_ram_block1a45)))) ) ) ) # ( !NG1_ram_block1a13 & ( HF1L969 & ( (!HF1_av_ld_aligning_data & (DE3L1 & (NG1_address_reg_a[0] & NG1_ram_block1a45))) ) ) ) # ( NG1_ram_block1a13 & ( !HF1L969 & ( !HF1_av_ld_aligning_data ) ) ) # ( !NG1_ram_block1a13 & ( !HF1L969 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L966 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~6
HF1L966 = ( HF1L965 ) # ( !HF1L965 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte2_data[5])))) ) );


--HF1L909 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29
HF1L909 = (!HF1_R_ctrl_ld & (!HF1L384 & ((HF1_W_alu_result[30])))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[6]))));


--ZD4_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[6]
--register power-up is low

ZD4_av_readdata_pre[6] = DFFEAS(ZB1L114, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]
--register power-up is low

YD10_out_payload[6] = DFFEAS(AF1_ram_block1a6, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46
SE1L58 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[6]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[6])) # (HE2_data_reg[6])));


--YB1_readdata[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[6]
--register power-up is low

YB1_readdata[6] = DFFEAS(YB1L82, UG1_outclk_wire[0],  ,  , YB1L68,  ,  ,  ,  );


--SE1L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47
SE1L59 = ( YB1_readdata[6] & ( ZD3_av_readdata_pre[6] & ( (!ZD2_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[6])))) ) ) ) # ( !YB1_readdata[6] & ( ZD3_av_readdata_pre[6] & ( (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[6]))) ) ) ) # ( YB1_readdata[6] & ( !ZD3_av_readdata_pre[6] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[6]))) ) ) ) # ( !YB1_readdata[6] & ( !ZD3_av_readdata_pre[6] & ( (!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[6]) ) ) );


--ZD8_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]
--register power-up is low

ZD8_av_readdata_pre[6] = DFFEAS(HC1_readdata[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48
SE1L60 = (!ZD5_read_latency_shift_reg[0] & (ZD8_read_latency_shift_reg[0] & ((ZD8_av_readdata_pre[6])))) # (ZD5_read_latency_shift_reg[0] & (((ZD8_read_latency_shift_reg[0] & ZD8_av_readdata_pre[6])) # (ZD5_av_readdata_pre[30])));


--SE1L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~49
SE1L61 = ( SE1L59 & ( SE1L103 & ( (!HE2L35 & (((DE3L1 & SE1L30)))) # (HE2L35 & (((DE3L1 & SE1L30)) # (SE1L58))) ) ) ) # ( !SE1L59 & ( SE1L103 ) ) # ( SE1L59 & ( !SE1L103 ) ) # ( !SE1L59 & ( !SE1L103 ) );


--ZD4_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[14]
--register power-up is low

ZD4_av_readdata_pre[14] = DFFEAS(ZB1L86, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50
SE1L62 = ( HE1_data_reg[14] & ( (HE1L36 & (((UE4L14 & ZD4_av_readdata_pre[14])) # (YD4_mem[0][52]))) ) ) # ( !HE1_data_reg[14] & ( (UE4L14 & (HE1L36 & ZD4_av_readdata_pre[14])) ) );


--YD10_out_payload[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]
--register power-up is low

YD10_out_payload[14] = DFFEAS(AF1_ram_block1a14, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51
SE1L63 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[14]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[14])) # (HE2_data_reg[14])));


--ZD3_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

ZD3_av_readdata_pre[14] = DFFEAS(BC1_woverflow, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52
SE1L64 = (!ZD1_read_latency_shift_reg[0] & (ZD3_read_latency_shift_reg[0] & ((ZD3_av_readdata_pre[14])))) # (ZD1_read_latency_shift_reg[0] & (((ZD3_read_latency_shift_reg[0] & ZD3_av_readdata_pre[14])) # (XB1_readdata[14])));


--HF1L970 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~7
HF1L970 = ( HF1L972 & ( (!HF1_av_ld_aligning_data & (((DE3L1 & SE1L18)) # (SE1L62))) ) ) # ( !HF1L972 );


--HF1L910 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30
HF1L910 = (!HF1_R_ctrl_ld & (!HF1L384 & ((HF1_W_alu_result[31])))) # (HF1_R_ctrl_ld & (((HF1_av_ld_byte3_data[7]))));


--ZD4_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[7]
--register power-up is low

ZD4_av_readdata_pre[7] = DFFEAS(ZB1L118, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53
SE1L65 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[7]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[7])) # (HE1_data_reg[7])));


--YD10_out_payload[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]
--register power-up is low

YD10_out_payload[7] = DFFEAS(AF1_ram_block1a7, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54
SE1L66 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[7]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[7])) # (HE2_data_reg[7])));


--ZD8_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]
--register power-up is low

ZD8_av_readdata_pre[7] = DFFEAS(HC1_readdata[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55
SE1L67 = (!ZD8_read_latency_shift_reg[0] & (DE2L1 & (ZD6_av_readdata_pre[7]))) # (ZD8_read_latency_shift_reg[0] & (((DE2L1 & ZD6_av_readdata_pre[7])) # (ZD8_av_readdata_pre[7])));


--YB1_readdata[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]
--register power-up is low

YB1_readdata[7] = DFFEAS(YB1L83, UG1_outclk_wire[0],  ,  , YB1L68,  ,  ,  ,  );


--SE1L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~56
SE1L68 = ( SE1L104 & ( (!DE3L1) # ((!NG1_address_reg_a[0] & ((!NG1_ram_block1a7))) # (NG1_address_reg_a[0] & (!NG1_ram_block1a39))) ) );


--SE1L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57
SE1L69 = ( SE1L67 & ( SE1L68 ) ) # ( !SE1L67 & ( SE1L68 & ( (!HE1L36 & (HE2L35 & ((SE1L66)))) # (HE1L36 & (((HE2L35 & SE1L66)) # (SE1L65))) ) ) ) # ( SE1L67 & ( !SE1L68 ) ) # ( !SE1L67 & ( !SE1L68 ) );


--ZD4_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[15]
--register power-up is low

ZD4_av_readdata_pre[15] = DFFEAS(ZB1L90, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]
--register power-up is low

YD10_out_payload[15] = DFFEAS(AF1_ram_block1a15, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--ZD3_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

ZD3_av_readdata_pre[15] = DFFEAS(BC1_rvalid, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58
SE1L70 = (!ZD1_read_latency_shift_reg[0] & (ZD3_read_latency_shift_reg[0] & ((ZD3_av_readdata_pre[15])))) # (ZD1_read_latency_shift_reg[0] & (((ZD3_read_latency_shift_reg[0] & ZD3_av_readdata_pre[15])) # (XB1_readdata[15])));


--HF1L973 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~8
HF1L973 = ( NG1_ram_block1a15 & ( HF1L977 & ( (!HF1_av_ld_aligning_data & (DE3L1 & ((!NG1_address_reg_a[0]) # (NG1_ram_block1a47)))) ) ) ) # ( !NG1_ram_block1a15 & ( HF1L977 & ( (!HF1_av_ld_aligning_data & (DE3L1 & (NG1_address_reg_a[0] & NG1_ram_block1a47))) ) ) ) # ( NG1_ram_block1a15 & ( !HF1L977 & ( !HF1_av_ld_aligning_data ) ) ) # ( !NG1_ram_block1a15 & ( !HF1L977 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L974 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~9
HF1L974 = ( HF1L973 ) # ( !HF1L973 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte2_data[7])))) ) );


--HF1L353 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~27
HF1L353 = ( HF1L397 & ( (!HF1_R_ctrl_shift_rot & (((HF1_R_ctrl_logic)) # (HF1L106))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[1])))) ) ) # ( !HF1L397 & ( (!HF1_R_ctrl_shift_rot & (HF1L106 & (!HF1_R_ctrl_logic))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[1])))) ) );


--ZD4_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[1]
--register power-up is low

ZD4_av_readdata_pre[1] = DFFEAS(ZB1L94, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_out_payload[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]
--register power-up is low

YD10_out_payload[1] = DFFEAS(AF1_ram_block1a1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59
SE1L71 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[1]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[1])) # (HE2_data_reg[1])));


--ZD10_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]
--register power-up is low

ZD10_av_readdata_pre[1] = DFFEAS(MC1_readdata[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60
SE1L72 = ( YB1_readdata[1] & ( ZD3_av_readdata_pre[1] & ( (!ZD2_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[1])))) ) ) ) # ( !YB1_readdata[1] & ( ZD3_av_readdata_pre[1] & ( (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[1]))) ) ) ) # ( YB1_readdata[1] & ( !ZD3_av_readdata_pre[1] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[1]))) ) ) ) # ( !YB1_readdata[1] & ( !ZD3_av_readdata_pre[1] & ( (!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[1]) ) ) );


--ZD8_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]
--register power-up is low

ZD8_av_readdata_pre[1] = DFFEAS(HC1_readdata[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61
SE1L73 = ( ZD6_av_readdata_pre[1] & ( ZD8_av_readdata_pre[1] & ( ((ZD6_read_latency_shift_reg[0] & ((!YD6_mem[0][84]) # (!YD6_mem[0][66])))) # (ZD8_read_latency_shift_reg[0]) ) ) ) # ( !ZD6_av_readdata_pre[1] & ( ZD8_av_readdata_pre[1] & ( ZD8_read_latency_shift_reg[0] ) ) ) # ( ZD6_av_readdata_pre[1] & ( !ZD8_av_readdata_pre[1] & ( (ZD6_read_latency_shift_reg[0] & ((!YD6_mem[0][84]) # (!YD6_mem[0][66]))) ) ) );


--SE1L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62
SE1L74 = ( SE1L72 & ( SE1L106 & ( (!HE2L35 & (((DE3L1 & SE1L13)))) # (HE2L35 & (((DE3L1 & SE1L13)) # (SE1L71))) ) ) ) # ( !SE1L72 & ( SE1L106 ) ) # ( SE1L72 & ( !SE1L106 ) ) # ( !SE1L72 & ( !SE1L106 ) );


--HF1L391 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~4
HF1L391 = (HF1L860 & ((!HF1L626 & (HF1_W_ipending_reg[1])) # (HF1L626 & ((HF1_W_ienable_reg[1])))));


--ZD4_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[8]
--register power-up is low

ZD4_av_readdata_pre[8] = DFFEAS(ZB1L122, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63
SE1L75 = ( HE1_data_reg[8] & ( (HE1L36 & (((UE4L14 & ZD4_av_readdata_pre[8])) # (YD4_mem[0][52]))) ) ) # ( !HE1_data_reg[8] & ( (UE4L14 & (HE1L36 & ZD4_av_readdata_pre[8])) ) );


--YD10_out_payload[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]
--register power-up is low

YD10_out_payload[8] = DFFEAS(AF1_ram_block1a8, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64
SE1L76 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[8]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[8])) # (HE2_data_reg[8])));


--SE1L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~65
SE1L77 = (!SE1L39 & ((!DE2L1) # (!ZD6_av_readdata_pre[8])));


--ZD3_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

ZD3_av_readdata_pre[8] = DFFEAS(BC1L64, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~66
SE1L78 = ( SE1L107 & ( (!DE3L1) # ((!NG1_address_reg_a[0] & ((!NG1_ram_block1a8))) # (NG1_address_reg_a[0] & (!NG1_ram_block1a40))) ) );


--SE1L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~67
SE1L79 = ( SE1L78 & ( (!SE1L75 & (SE1L77 & ((!HE2L35) # (!SE1L76)))) ) );


--HF1L948 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~10
HF1L948 = ( SE1L79 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte2_data[0])))) ) ) # ( !SE1L79 & ( (!HF1_av_ld_aligning_data) # ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte2_data[0]))) ) );


--ZD4_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[9]
--register power-up is low

ZD4_av_readdata_pre[9] = DFFEAS(ZB1L126, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~68
SE1L80 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[9]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[9])) # (HE1_data_reg[9])));


--YD10_out_payload[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]
--register power-up is low

YD10_out_payload[9] = DFFEAS(AF1_ram_block1a9, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD10_internal_out_ready,  ,  ,  ,  );


--SE1L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~69
SE1L81 = (!YD9_mem[0][52] & (UE9L14 & (YD10_out_payload[9]))) # (YD9_mem[0][52] & (((UE9L14 & YD10_out_payload[9])) # (HE2_data_reg[9])));


--ZD3_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

ZD3_av_readdata_pre[9] = DFFEAS(BC1_av_readdata[9], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~70
SE1L82 = ( ZD3_av_readdata_pre[9] & ( (!ZD3_read_latency_shift_reg[0] & (!SE1L39 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[9])))) ) ) # ( !ZD3_av_readdata_pre[9] & ( (!SE1L39 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[9]))) ) );


--HF1L949 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~11
HF1L949 = ( HF1L950 & ( HF1L951 ) ) # ( !HF1L950 & ( HF1L951 & ( (!HF1_av_ld_aligning_data & (DE3L1 & SE1L19)) ) ) ) # ( HF1L950 & ( !HF1L951 & ( (!HF1_av_ld_aligning_data) # (HF1L918) ) ) ) # ( !HF1L950 & ( !HF1L951 & ( (!HF1_av_ld_aligning_data) # (HF1L918) ) ) );


--ND1L44 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
ND1L44 = AMPP_FUNCTION(!A1L156, !A1L161, !A1L151);


--ND1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
ND1L81 = AMPP_FUNCTION(!A1L152, !ND1_td_shift[0], !ND1_state, !ND1_user_saw_rvalid, !ND1L44, !ND1_count[0]);


--ND1_rdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

ND1_rdata[7] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[7], !JC1_r_sync_rst, ND1L22);


--ND1L70 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
ND1L70 = AMPP_FUNCTION(!ND1_count[9], !ND1_td_shift[10], !ND1_rdata[7]);


--BC1_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

BC1_t_dav = DFFEAS(TD2_b_full, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_write_stalled is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

ND1_write_stalled = AMPP_FUNCTION(A1L158, ND1L96, !A1L150, ND1L97);


--ND1L71 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
ND1L71 = AMPP_FUNCTION(!A1L152, !ND1_state, !ND1_count[1], !ND1_user_saw_rvalid, !ND1_td_shift[9]);


--ND1_td_shift[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

ND1_td_shift[2] = AMPP_FUNCTION(A1L158, ND1L73, !A1L150, ND1L57);


--ND1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
ND1L72 = AMPP_FUNCTION(!A1L152, !ND1_count[9], !A1L156, !ND1_write_stalled, !ND1L71, !ND1_td_shift[2]);


--ND1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
ND1L15 = AMPP_FUNCTION(!A1L152, !ND1_state, !A1L159, !A1L156, !ND1_count[8]);


--ND1_rvalid0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

ND1_rvalid0 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1L42, !JC1_r_sync_rst);


--TF1_monitor_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

TF1_monitor_ready = DFFEAS(TF1L10, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1_MonDReg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

AG1_MonDReg[1] = DFFEAS(AG1L85, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--DG1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
DG1L58 = ( AG1_MonDReg[1] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[1])))) # (BG1L2 & (((DG1_sr[3])))) ) ) # ( !AG1_MonDReg[1] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[1])))) # (BG1L2 & (((DG1_sr[3])))) ) );


--CG1_jdo[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

CG1_jdo[0] = DFFEAS(DG1_sr[0], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

CG1_jdo[36] = DFFEAS(DG1_sr[36], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

CG1_jdo[37] = DFFEAS(DG1_sr[37], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--RF1L17 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~0
RF1L17 = (CG1_ir[1] & (!CG1_ir[0] & CG1_enable_action_strobe));


--RF1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~1
RF1L18 = (!CG1_jdo[36] & (!CG1_jdo[37] & RF1L17));


--CG1_take_action_ocimem_b is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
CG1_take_action_ocimem_b = (CG1_jdo[35] & CG1L49);


--CG1_jdo[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

CG1_jdo[3] = DFFEAS(DG1_sr[3], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1_jtag_ram_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

AG1_jtag_ram_rd_d1 = DFFEAS(AG1_jtag_ram_rd, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
AG1L83 = (!AG1_MonAReg[4] & (!AG1_MonAReg[3] & (AG1_MonAReg[2] & !AG1_jtag_ram_rd_d1)));


--AG1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
AG1L84 = ( MG1_q_a[0] & ( (!CG1_take_action_ocimem_b & (((AG1L83) # (AG1_jtag_ram_rd_d1)))) # (CG1_take_action_ocimem_b & (CG1_jdo[3])) ) ) # ( !MG1_q_a[0] & ( (!CG1_take_action_ocimem_b & ((AG1L83))) # (CG1_take_action_ocimem_b & (CG1_jdo[3])) ) );


--AG1_jtag_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

AG1_jtag_rd_d1 = DFFEAS(AG1_jtag_rd, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
AG1L50 = (!CG1L49 & ((AG1_jtag_rd_d1))) # (CG1L49 & (CG1_jdo[35]));


--DC1L294 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~0
DC1L294 = (DC1_f_pop & (DC1L128 & DC1_m_state.000010000));


--GF1_entry_1[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0]
--register power-up is low

GF1_entry_1[0] = DFFEAS(HE4L54, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[0]
--register power-up is low

GF1_entry_0[0] = DFFEAS(HE4L54, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[0]~28
GF1L103 = (!GF1_rd_address & ((GF1_entry_0[0]))) # (GF1_rd_address & (GF1_entry_1[0]));


--DC1_active_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]
--register power-up is low

DC1_active_data[0] = DFFEAS(GF1L103, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L168 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0
DC1L168 = (!DC1_m_state.000010000 & !DC1_m_state.000000010);


--DC1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector116~0
DC1L161 = ( DC1L168 & ( (!DC1L294 & (DC1_m_data[0])) # (DC1L294 & ((GF1L103))) ) ) # ( !DC1L168 & ( (!DC1L294 & ((DC1_active_data[0]))) # (DC1L294 & (GF1L103)) ) );


--GF1_entry_1[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1]
--register power-up is low

GF1_entry_1[1] = DFFEAS(HE4L55, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[1]
--register power-up is low

GF1_entry_0[1] = DFFEAS(HE4L55, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[1]~29
GF1L104 = (!GF1_rd_address & ((GF1_entry_0[1]))) # (GF1_rd_address & (GF1_entry_1[1]));


--DC1_active_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[1]
--register power-up is low

DC1_active_data[1] = DFFEAS(GF1L104, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector115~0
DC1L160 = ( DC1_active_data[1] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[1]))) # (DC1L294 & (((GF1L104)))) ) ) # ( !DC1_active_data[1] & ( (!DC1L294 & (DC1_m_data[1] & (DC1L168))) # (DC1L294 & (((GF1L104)))) ) );


--GF1_entry_1[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2]
--register power-up is low

GF1_entry_1[2] = DFFEAS(HE4L56, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[2]
--register power-up is low

GF1_entry_0[2] = DFFEAS(HE4L56, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[2]~30
GF1L105 = (!GF1_rd_address & ((GF1_entry_0[2]))) # (GF1_rd_address & (GF1_entry_1[2]));


--DC1_active_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]
--register power-up is low

DC1_active_data[2] = DFFEAS(GF1L105, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector114~0
DC1L159 = ( DC1_active_data[2] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[2]))) # (DC1L294 & (((GF1L105)))) ) ) # ( !DC1_active_data[2] & ( (!DC1L294 & (DC1_m_data[2] & (DC1L168))) # (DC1L294 & (((GF1L105)))) ) );


--GF1_entry_1[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3]
--register power-up is low

GF1_entry_1[3] = DFFEAS(HE4L57, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[3]
--register power-up is low

GF1_entry_0[3] = DFFEAS(HE4L57, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[3]~31
GF1L106 = (!GF1_rd_address & ((GF1_entry_0[3]))) # (GF1_rd_address & (GF1_entry_1[3]));


--DC1_active_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]
--register power-up is low

DC1_active_data[3] = DFFEAS(GF1L106, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector113~0
DC1L158 = ( DC1_active_data[3] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[3]))) # (DC1L294 & (((GF1L106)))) ) ) # ( !DC1_active_data[3] & ( (!DC1L294 & (DC1_m_data[3] & (DC1L168))) # (DC1L294 & (((GF1L106)))) ) );


--GF1_entry_1[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4]
--register power-up is low

GF1_entry_1[4] = DFFEAS(HE4L58, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[4]
--register power-up is low

GF1_entry_0[4] = DFFEAS(HE4L58, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[4]~32
GF1L107 = (!GF1_rd_address & ((GF1_entry_0[4]))) # (GF1_rd_address & (GF1_entry_1[4]));


--DC1_active_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]
--register power-up is low

DC1_active_data[4] = DFFEAS(GF1L107, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector112~0
DC1L157 = ( DC1_active_data[4] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[4]))) # (DC1L294 & (((GF1L107)))) ) ) # ( !DC1_active_data[4] & ( (!DC1L294 & (DC1_m_data[4] & (DC1L168))) # (DC1L294 & (((GF1L107)))) ) );


--GF1_entry_1[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]
--register power-up is low

GF1_entry_1[5] = DFFEAS(HE4L59, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[5]
--register power-up is low

GF1_entry_0[5] = DFFEAS(HE4L59, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[5]~33
GF1L108 = (!GF1_rd_address & ((GF1_entry_0[5]))) # (GF1_rd_address & (GF1_entry_1[5]));


--DC1_active_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]
--register power-up is low

DC1_active_data[5] = DFFEAS(GF1L108, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector111~0
DC1L156 = ( DC1_active_data[5] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[5]))) # (DC1L294 & (((GF1L108)))) ) ) # ( !DC1_active_data[5] & ( (!DC1L294 & (DC1_m_data[5] & (DC1L168))) # (DC1L294 & (((GF1L108)))) ) );


--GF1_entry_1[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6]
--register power-up is low

GF1_entry_1[6] = DFFEAS(HE4L60, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[6]
--register power-up is low

GF1_entry_0[6] = DFFEAS(HE4L60, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[6]~34
GF1L109 = (!GF1_rd_address & ((GF1_entry_0[6]))) # (GF1_rd_address & (GF1_entry_1[6]));


--DC1_active_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6]
--register power-up is low

DC1_active_data[6] = DFFEAS(GF1L109, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector110~0
DC1L155 = ( DC1_active_data[6] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[6]))) # (DC1L294 & (((GF1L109)))) ) ) # ( !DC1_active_data[6] & ( (!DC1L294 & (DC1_m_data[6] & (DC1L168))) # (DC1L294 & (((GF1L109)))) ) );


--GF1_entry_1[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7]
--register power-up is low

GF1_entry_1[7] = DFFEAS(HE4L61, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[7]
--register power-up is low

GF1_entry_0[7] = DFFEAS(HE4L61, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[7]~35
GF1L110 = (!GF1_rd_address & ((GF1_entry_0[7]))) # (GF1_rd_address & (GF1_entry_1[7]));


--DC1_active_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]
--register power-up is low

DC1_active_data[7] = DFFEAS(GF1L110, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector109~0
DC1L154 = ( DC1_active_data[7] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[7]))) # (DC1L294 & (((GF1L110)))) ) ) # ( !DC1_active_data[7] & ( (!DC1L294 & (DC1_m_data[7] & (DC1L168))) # (DC1L294 & (((GF1L110)))) ) );


--GF1_entry_1[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8]
--register power-up is low

GF1_entry_1[8] = DFFEAS(HE4L62, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[8]
--register power-up is low

GF1_entry_0[8] = DFFEAS(HE4L62, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[8]~36
GF1L111 = (!GF1_rd_address & ((GF1_entry_0[8]))) # (GF1_rd_address & (GF1_entry_1[8]));


--DC1_active_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]
--register power-up is low

DC1_active_data[8] = DFFEAS(GF1L111, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector108~0
DC1L153 = ( DC1_active_data[8] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[8]))) # (DC1L294 & (((GF1L111)))) ) ) # ( !DC1_active_data[8] & ( (!DC1L294 & (DC1_m_data[8] & (DC1L168))) # (DC1L294 & (((GF1L111)))) ) );


--GF1_entry_1[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9]
--register power-up is low

GF1_entry_1[9] = DFFEAS(HE4L63, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[9]
--register power-up is low

GF1_entry_0[9] = DFFEAS(HE4L63, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[9]~37
GF1L112 = (!GF1_rd_address & ((GF1_entry_0[9]))) # (GF1_rd_address & (GF1_entry_1[9]));


--DC1_active_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]
--register power-up is low

DC1_active_data[9] = DFFEAS(GF1L112, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector107~0
DC1L152 = ( DC1_active_data[9] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[9]))) # (DC1L294 & (((GF1L112)))) ) ) # ( !DC1_active_data[9] & ( (!DC1L294 & (DC1_m_data[9] & (DC1L168))) # (DC1L294 & (((GF1L112)))) ) );


--GF1_entry_1[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10]
--register power-up is low

GF1_entry_1[10] = DFFEAS(HE4L64, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[10]
--register power-up is low

GF1_entry_0[10] = DFFEAS(HE4L64, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L113 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[10]~38
GF1L113 = (!GF1_rd_address & ((GF1_entry_0[10]))) # (GF1_rd_address & (GF1_entry_1[10]));


--DC1_active_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]
--register power-up is low

DC1_active_data[10] = DFFEAS(GF1L113, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector106~0
DC1L151 = ( DC1_active_data[10] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[10]))) # (DC1L294 & (((GF1L113)))) ) ) # ( !DC1_active_data[10] & ( (!DC1L294 & (DC1_m_data[10] & (DC1L168))) # (DC1L294 & (((GF1L113)))) ) );


--GF1_entry_1[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11]
--register power-up is low

GF1_entry_1[11] = DFFEAS(HE4L65, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[11]
--register power-up is low

GF1_entry_0[11] = DFFEAS(HE4L65, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[11]~39
GF1L114 = (!GF1_rd_address & ((GF1_entry_0[11]))) # (GF1_rd_address & (GF1_entry_1[11]));


--DC1_active_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11]
--register power-up is low

DC1_active_data[11] = DFFEAS(GF1L114, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector105~0
DC1L150 = ( DC1_active_data[11] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[11]))) # (DC1L294 & (((GF1L114)))) ) ) # ( !DC1_active_data[11] & ( (!DC1L294 & (DC1_m_data[11] & (DC1L168))) # (DC1L294 & (((GF1L114)))) ) );


--GF1_entry_1[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12]
--register power-up is low

GF1_entry_1[12] = DFFEAS(HE4L66, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[12]
--register power-up is low

GF1_entry_0[12] = DFFEAS(HE4L66, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[12]~40
GF1L115 = (!GF1_rd_address & ((GF1_entry_0[12]))) # (GF1_rd_address & (GF1_entry_1[12]));


--DC1_active_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12]
--register power-up is low

DC1_active_data[12] = DFFEAS(GF1L115, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector104~0
DC1L149 = ( DC1_active_data[12] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[12]))) # (DC1L294 & (((GF1L115)))) ) ) # ( !DC1_active_data[12] & ( (!DC1L294 & (DC1_m_data[12] & (DC1L168))) # (DC1L294 & (((GF1L115)))) ) );


--GF1_entry_1[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13]
--register power-up is low

GF1_entry_1[13] = DFFEAS(HE4L67, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[13]
--register power-up is low

GF1_entry_0[13] = DFFEAS(HE4L67, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[13]~41
GF1L116 = (!GF1_rd_address & ((GF1_entry_0[13]))) # (GF1_rd_address & (GF1_entry_1[13]));


--DC1_active_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]
--register power-up is low

DC1_active_data[13] = DFFEAS(GF1L116, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector103~0
DC1L148 = ( DC1_active_data[13] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[13]))) # (DC1L294 & (((GF1L116)))) ) ) # ( !DC1_active_data[13] & ( (!DC1L294 & (DC1_m_data[13] & (DC1L168))) # (DC1L294 & (((GF1L116)))) ) );


--GF1_entry_1[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14]
--register power-up is low

GF1_entry_1[14] = DFFEAS(HE4L68, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[14]
--register power-up is low

GF1_entry_0[14] = DFFEAS(HE4L68, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[14]~42
GF1L117 = (!GF1_rd_address & ((GF1_entry_0[14]))) # (GF1_rd_address & (GF1_entry_1[14]));


--DC1_active_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]
--register power-up is low

DC1_active_data[14] = DFFEAS(GF1L117, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector102~0
DC1L147 = ( DC1_active_data[14] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[14]))) # (DC1L294 & (((GF1L117)))) ) ) # ( !DC1_active_data[14] & ( (!DC1L294 & (DC1_m_data[14] & (DC1L168))) # (DC1L294 & (((GF1L117)))) ) );


--GF1_entry_1[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15]
--register power-up is low

GF1_entry_1[15] = DFFEAS(HE4L69, UG1_outclk_wire[0],  ,  , GF1L100,  ,  ,  ,  );


--GF1_entry_0[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[15]
--register power-up is low

GF1_entry_0[15] = DFFEAS(HE4L69, UG1_outclk_wire[0],  ,  , GF1L54,  ,  ,  ,  );


--GF1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[15]~43
GF1L118 = (!GF1_rd_address & ((GF1_entry_0[15]))) # (GF1_rd_address & (GF1_entry_1[15]));


--DC1_active_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]
--register power-up is low

DC1_active_data[15] = DFFEAS(GF1L118, UG1_outclk_wire[0],  ,  , DC1L221,  ,  ,  ,  );


--DC1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector101~0
DC1L146 = ( DC1_active_data[15] & ( (!DC1L294 & (((!DC1L168)) # (DC1_m_data[15]))) # (DC1L294 & (((GF1L118)))) ) ) # ( !DC1_active_data[15] & ( (!DC1L294 & (DC1_m_data[15] & (DC1L168))) # (DC1L294 & (((GF1L118)))) ) );


--DD1L68 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~1
DD1L68 = (DD1L67 & DD1_shiftreg_data[25]);


--DD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~1
DD1L3 = ( DD1_shiftreg_mask[26] & ( DD1L2 & ( (!GD1_middle_of_high_level & (((GD1_middle_of_low_level & DD1_shiftreg_data[26])) # (DD1_s_serial_protocol.STATE_2_RESTART_BIT))) # (GD1_middle_of_high_level & (GD1_middle_of_low_level & (DD1_shiftreg_data[26]))) ) ) ) # ( !DD1_shiftreg_mask[26] & ( DD1L2 & ( (!GD1_middle_of_high_level & DD1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) ) # ( DD1_shiftreg_mask[26] & ( !DD1L2 & ( (!GD1_middle_of_high_level & DD1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) ) # ( !DD1_shiftreg_mask[26] & ( !DD1L2 & ( (!GD1_middle_of_high_level & DD1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) );


--DD1L127 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2
DD1L127 = (DD1L67 & DD1_shiftreg_mask[25]);


--GC1L1 is nios_system:NiosII|nios_system_pin:pin|always0~0
GC1L1 = (XB1L1 & (!ZD11_wait_latency_counter[1] & !ZD11_wait_latency_counter[0]));


--GC1L3 is nios_system:NiosII|nios_system_pin:pin|data_out~0
GC1L3 = ( GC1L1 & ( (!XD11L2 & (((GC1_data_out)))) # (XD11L2 & ((!XD11L1 & ((GC1_data_out))) # (XD11L1 & (HF1_d_writedata[0])))) ) ) # ( !GC1L1 & ( GC1_data_out ) );


--DC1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~0
DC1L123 = (!DC1_m_state.000000100 & ((!DC1_m_state.000100000) # ((DC1_m_count[1] & !DC1_m_count[0])))) # (DC1_m_state.000000100 & (((DC1_m_count[1] & !DC1_m_count[0]))));


--DC1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~1
DC1L124 = (!DC1_m_state.000001000 & (!DC1_m_state.001000000 & (DC1_m_state.000000001 & DC1L123)));


--DC1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~2
DC1L125 = (!DC1_m_state.000100000 & (DC1_m_count[0] & ((!DC1_m_state.000000100) # (!DC1_m_count[1]))));


--DC1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~3
DC1L126 = ( DC1L125 & ( (!DC1_refresh_request) # ((!DC1L100 & ((!DC1L128) # (!DC1_m_state.000001000)))) ) );


--DC1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~4
DC1L127 = ( DC1L126 ) # ( !DC1L126 & ( (DC1L124 & (((!DC1_m_state.000010000 & !DC1L112)) # (DC1L115))) ) );


--DC1_WideOr6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr6
DC1_WideOr6 = (!DC1_i_state.101 & (DC1_i_state.000 & !DC1_i_state.011));


--DC1_i_refs[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]
--register power-up is low

DC1_i_refs[2] = DFFEAS(DC1L64, UG1_outclk_wire[0],  ,  , !JC1_r_sync_rst,  ,  ,  ,  );


--DC1_i_refs[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]
--register power-up is low

DC1_i_refs[1] = DFFEAS(DC1L65, UG1_outclk_wire[0],  ,  , !JC1_r_sync_rst,  ,  ,  ,  );


--DC1_i_refs[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]
--register power-up is low

DC1_i_refs[0] = DFFEAS(DC1L66, UG1_outclk_wire[0],  ,  , !JC1_r_sync_rst,  ,  ,  ,  );


--DC1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~0
DC1L76 = (!DC1_i_refs[2] & (!DC1_i_refs[1] & DC1_i_refs[0]));


--DC1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~1
DC1L77 = (!DC1_i_state.010 & (DC1_i_next.111 & (!DC1_WideOr6))) # (DC1_i_state.010 & (((DC1_i_next.111 & !DC1_WideOr6)) # (DC1L76)));


--DC1_i_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]
--register power-up is low

DC1_i_count[0] = DFFEAS(DC1L237, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L72 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~0
DC1L72 = (DC1_i_state.011 & ((DC1_i_count[0]) # (DC1_i_count[1])));


--DC1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~1
DC1L73 = ( DC1L72 & ( (DC1_i_count[2]) # (DC1_i_state.111) ) ) # ( !DC1L72 & ( ((DC1_i_count[2] & ((!DC1_i_state.000) # (DC1_i_state.101)))) # (DC1_i_state.111) ) );


--DC1L239 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~0
DC1L239 = ( DC1_i_count[1] & ( (!DC1_i_state.101 & DC1_i_state.000) ) ) # ( !DC1_i_count[1] & ( (!DC1_i_state.101 & (DC1_i_state.000 & ((!DC1_i_state.011) # (DC1_i_count[2])))) ) );


--DC1L240 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~1
DC1L240 = ( DC1L239 & ( (!DC1_i_state.011 & (DC1_i_state.010)) # (DC1_i_state.011 & ((!DC1_i_count[1] $ (DC1_i_count[0])))) ) ) # ( !DC1L239 & ( DC1_i_count[1] ) );


--JC1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

JC1_altera_reset_synchronizer_int_chain[1] = DFFEAS(JC1_altera_reset_synchronizer_int_chain[0], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1_r_sync_rst_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

JC1_r_sync_rst_chain[3] = DFFEAS(JC1_altera_reset_synchronizer_int_chain[2], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1L18 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~1
JC1L18 = (JC1_altera_reset_synchronizer_int_chain[2] & JC1_r_sync_rst_chain[3]);


--DC1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector17~0
DC1L75 = ((DC1_i_next.101 & !DC1_WideOr6)) # (DC1_i_state.111);


--DC1L243 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0
DC1L243 = (DC1_WideOr6) # (DC1_i_next.000);


--DC1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector16~0
DC1L74 = ( DC1L76 & ( ((DC1_i_next.010 & !DC1_WideOr6)) # (DC1_i_state.001) ) ) # ( !DC1L76 & ( (((DC1_i_next.010 & !DC1_WideOr6)) # (DC1_i_state.010)) # (DC1_i_state.001) ) );


--VC3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0
VC3L4 = (ZC3_counter_reg_bit[6] & (ZC3_counter_reg_bit[5] & (ZC3_counter_reg_bit[4] & ZC3_counter_reg_bit[3])));


--VC3L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1
VC3L5 = (ZC3_counter_reg_bit[2] & (ZC3_counter_reg_bit[1] & (ZC3_counter_reg_bit[0] & VC3L4)));


--VC3L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2
VC3L6 = ( VC3L5 & ( (XB1L8 & ((!QC1_read_left_channel & ((QC1L67) # (VC3_full_dff))) # (QC1_read_left_channel & (VC3_full_dff & QC1L67)))) ) ) # ( !VC3L5 & ( (XB1L8 & (VC3_full_dff & (!QC1_read_left_channel $ (QC1L67)))) ) );


--AD3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
AD3L1 = ( XD11L1 & ( QC1L66 & ( (!XB1L8) # ((HF1_W_alu_result[4] & (LE1L12 & !YD1_mem_used[1]))) ) ) ) # ( !XD11L1 & ( QC1L66 & ( !XB1L8 ) ) ) # ( XD11L1 & ( !QC1L66 & ( !XB1L8 ) ) ) # ( !XD11L1 & ( !QC1L66 & ( !XB1L8 ) ) );


--VC3L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
VC3L9 = (XB1L8 & VC3L22);


--VC3L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
VC3L30 = (XB1L8 & !VC3_rd_ptr_lsb);


--VC3L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
VC3L31 = (!XB1L8) # (QC1_read_left_channel);


--YC3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
YC3L1 = (!XB1L8) # ((QC1_read_left_channel & !VC3_rd_ptr_lsb));


--VC3L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
VC3L11 = (XB1L8 & VC3L23);


--VC3L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
VC3L13 = (XB1L8 & VC3L24);


--VC3L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
VC3L15 = (XB1L8 & VC3L25);


--VC3L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
VC3L17 = (XB1L8 & VC3L26);


--VC3L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
VC3L19 = (XB1L8 & VC3L27);


--VC3L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
VC3L21 = (XB1L8 & VC3L28);


--VC3L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
VC3L36 = ( VC3_usedw_is_0_dff & ( VC3_usedw_is_2_dff & ( (XB1L8 & ((!QC1_read_left_channel & (!QC1L67 & VC3_usedw_is_1_dff)) # (QC1_read_left_channel & ((!QC1L67) # (VC3_usedw_is_1_dff))))) ) ) ) # ( !VC3_usedw_is_0_dff & ( VC3_usedw_is_2_dff & ( (XB1L8 & ((!QC1_read_left_channel $ (!QC1L67)) # (VC3_usedw_is_1_dff))) ) ) ) # ( VC3_usedw_is_0_dff & ( !VC3_usedw_is_2_dff & ( (XB1L8 & (VC3_usedw_is_1_dff & (!QC1_read_left_channel $ (QC1L67)))) ) ) ) # ( !VC3_usedw_is_0_dff & ( !VC3_usedw_is_2_dff & ( (XB1L8 & ((!QC1_read_left_channel & ((VC3_usedw_is_1_dff) # (QC1L67))) # (QC1_read_left_channel & (QC1L67 & VC3_usedw_is_1_dff)))) ) ) );


--VC3L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
VC3L35 = ( VC3_usedw_is_0_dff & ( (XB1L8 & ((!QC1_read_left_channel) # ((!VC3_usedw_is_1_dff) # (QC1L67)))) ) ) # ( !VC3_usedw_is_0_dff & ( (XB1L8 & ((!QC1_read_left_channel & (QC1L67)) # (QC1_read_left_channel & (!QC1L67 & !VC3_usedw_is_1_dff)))) ) );


--VC3L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
VC3L37 = (!ZC3_counter_reg_bit[6] & (!ZC3_counter_reg_bit[5] & (!ZC3_counter_reg_bit[4] & !ZC3_counter_reg_bit[3])));


--VC3L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1
VC3L38 = (!ZC3_counter_reg_bit[2] & (ZC3_counter_reg_bit[1] & (ZC3_counter_reg_bit[0] & VC3L37)));


--VC3L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2
VC3L39 = ( VC3_usedw_is_2_dff & ( VC3L38 & ( (XB1L8 & (((!QC1L67) # (VC3_usedw_is_1_dff)) # (QC1_read_left_channel))) ) ) ) # ( !VC3_usedw_is_2_dff & ( VC3L38 & ( (XB1L8 & ((!QC1_read_left_channel & (QC1L67 & VC3_usedw_is_1_dff)) # (QC1_read_left_channel & (!QC1L67)))) ) ) ) # ( VC3_usedw_is_2_dff & ( !VC3L38 & ( (XB1L8 & ((!QC1_read_left_channel & ((!QC1L67) # (VC3_usedw_is_1_dff))) # (QC1_read_left_channel & (QC1L67)))) ) ) ) # ( !VC3_usedw_is_2_dff & ( !VC3L38 & ( (XB1L8 & (!QC1_read_left_channel & (QC1L67 & VC3_usedw_is_1_dff))) ) ) );


--VC4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0
VC4L4 = (ZC4_counter_reg_bit[6] & (ZC4_counter_reg_bit[5] & (ZC4_counter_reg_bit[4] & ZC4_counter_reg_bit[3])));


--VC4L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1
VC4L5 = (ZC4_counter_reg_bit[2] & (ZC4_counter_reg_bit[1] & (ZC4_counter_reg_bit[0] & VC4L4)));


--VC4L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2
VC4L6 = ( VC4L5 & ( (XB1L8 & ((!QC1L121 & ((QC1L69) # (VC4_full_dff))) # (QC1L121 & (VC4_full_dff & QC1L69)))) ) ) # ( !VC4L5 & ( (XB1L8 & (VC4_full_dff & (!QC1L121 $ (QC1L69)))) ) );


--VC4L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
VC4L36 = ( VC4_usedw_is_0_dff & ( VC4_usedw_is_2_dff & ( (XB1L8 & ((!QC1L121 & (!QC1L69 & VC4_usedw_is_1_dff)) # (QC1L121 & ((!QC1L69) # (VC4_usedw_is_1_dff))))) ) ) ) # ( !VC4_usedw_is_0_dff & ( VC4_usedw_is_2_dff & ( (XB1L8 & ((!QC1L121 $ (!QC1L69)) # (VC4_usedw_is_1_dff))) ) ) ) # ( VC4_usedw_is_0_dff & ( !VC4_usedw_is_2_dff & ( (XB1L8 & (VC4_usedw_is_1_dff & (!QC1L121 $ (QC1L69)))) ) ) ) # ( !VC4_usedw_is_0_dff & ( !VC4_usedw_is_2_dff & ( (XB1L8 & ((!QC1L121 & ((VC4_usedw_is_1_dff) # (QC1L69))) # (QC1L121 & (QC1L69 & VC4_usedw_is_1_dff)))) ) ) );


--VC4L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
VC4L35 = ( VC4_usedw_is_0_dff & ( (XB1L8 & ((!QC1L121) # ((!VC4_usedw_is_1_dff) # (QC1L69)))) ) ) # ( !VC4_usedw_is_0_dff & ( (XB1L8 & ((!QC1L121 & (QC1L69)) # (QC1L121 & (!QC1L69 & !VC4_usedw_is_1_dff)))) ) );


--VC4L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
VC4L37 = (!ZC4_counter_reg_bit[6] & (!ZC4_counter_reg_bit[5] & (!ZC4_counter_reg_bit[4] & !ZC4_counter_reg_bit[3])));


--VC4L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1
VC4L38 = (!ZC4_counter_reg_bit[2] & (ZC4_counter_reg_bit[1] & (ZC4_counter_reg_bit[0] & VC4L37)));


--VC4L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2
VC4L39 = ( VC4_usedw_is_2_dff & ( VC4L38 & ( (XB1L8 & (((!QC1L69) # (VC4_usedw_is_1_dff)) # (QC1L121))) ) ) ) # ( !VC4_usedw_is_2_dff & ( VC4L38 & ( (XB1L8 & ((!QC1L121 & (QC1L69 & VC4_usedw_is_1_dff)) # (QC1L121 & (!QC1L69)))) ) ) ) # ( VC4_usedw_is_2_dff & ( !VC4L38 & ( (XB1L8 & ((!QC1L121 & ((!QC1L69) # (VC4_usedw_is_1_dff))) # (QC1L121 & (QC1L69)))) ) ) ) # ( !VC4_usedw_is_2_dff & ( !VC4L38 & ( (XB1L8 & (!QC1L121 & (QC1L69 & VC4_usedw_is_1_dff))) ) ) );


--AD4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
AD4L1 = ( XD11L1 & ( QC1L68 & ( (!XB1L8) # ((HF1_W_alu_result[4] & (LE1L12 & !YD1_mem_used[1]))) ) ) ) # ( !XD11L1 & ( QC1L68 & ( !XB1L8 ) ) ) # ( XD11L1 & ( !QC1L68 & ( !XB1L8 ) ) ) # ( !XD11L1 & ( !QC1L68 & ( !XB1L8 ) ) );


--VC4L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
VC4L9 = (XB1L8 & VC4L22);


--VC4L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
VC4L30 = (XB1L8 & !VC4_rd_ptr_lsb);


--VC4L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
VC4L31 = (!XB1L8) # (QC1L121);


--YC4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
YC4L1 = (!XB1L8) # ((QC1L121 & !VC4_rd_ptr_lsb));


--VC4L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
VC4L11 = (XB1L8 & VC4L23);


--VC4L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
VC4L13 = (XB1L8 & VC4L24);


--VC4L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
VC4L15 = (XB1L8 & VC4L25);


--VC4L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
VC4L17 = (XB1L8 & VC4L26);


--VC4L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
VC4L19 = (XB1L8 & VC4L27);


--VC4L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
VC4L21 = (XB1L8 & VC4L28);


--QC1L92 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~5
QC1L92 = ( QC1_data_out_shift_reg[12] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[13])))) # (QC1_read_left_channel & (((XC3_q_b[13])))) ) ) # ( !QC1_data_out_shift_reg[12] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[13])))) # (QC1_read_left_channel & (((XC3_q_b[13])))) ) );


--DD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector2~0
DD1L4 = (!DD1L67) # ((!GD1_middle_of_low_level & DD1_s_serial_protocol.STATE_3_START_BIT));


--DD1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~12
DD1L30 = (!DD1_s_serial_protocol.STATE_0_IDLE & (!YB1_internal_reset & DD1L7));


--JD5_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[0]
--register power-up is low

JD5_output[0] = DFFEAS(JD4_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[1]
--register power-up is low

JD5_output[1] = DFFEAS(JD4_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[2]
--register power-up is low

JD5_output[2] = DFFEAS(JD4_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[3]
--register power-up is low

JD5_output[3] = DFFEAS(JD4_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[4]
--register power-up is low

JD5_output[4] = DFFEAS(JD4_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[5]
--register power-up is low

JD5_output[5] = DFFEAS(JD4_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[6]
--register power-up is low

JD5_output[6] = DFFEAS(JD4_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[7]
--register power-up is low

JD5_output[7] = DFFEAS(JD4_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[8]
--register power-up is low

JD5_output[8] = DFFEAS(JD4_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[9]
--register power-up is low

JD5_output[9] = DFFEAS(JD4_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[10]
--register power-up is low

JD5_output[10] = DFFEAS(JD4_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[11]
--register power-up is low

JD5_output[11] = DFFEAS(JD4_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[12]
--register power-up is low

JD5_output[12] = DFFEAS(JD4_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[13]
--register power-up is low

JD5_output[13] = DFFEAS(JD4_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[14]
--register power-up is low

JD5_output[14] = DFFEAS(JD4_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD5_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:4:upper:Ux|output[15]
--register power-up is low

JD5_output[15] = DFFEAS(JD4_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[0]
--register power-up is low

JD6_output[0] = DFFEAS(JD5_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[1]
--register power-up is low

JD6_output[1] = DFFEAS(JD5_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[2]
--register power-up is low

JD6_output[2] = DFFEAS(JD5_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[3]
--register power-up is low

JD6_output[3] = DFFEAS(JD5_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[4]
--register power-up is low

JD6_output[4] = DFFEAS(JD5_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[5]
--register power-up is low

JD6_output[5] = DFFEAS(JD5_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[6]
--register power-up is low

JD6_output[6] = DFFEAS(JD5_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[7]
--register power-up is low

JD6_output[7] = DFFEAS(JD5_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[8]
--register power-up is low

JD6_output[8] = DFFEAS(JD5_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[9]
--register power-up is low

JD6_output[9] = DFFEAS(JD5_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[10]
--register power-up is low

JD6_output[10] = DFFEAS(JD5_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[11]
--register power-up is low

JD6_output[11] = DFFEAS(JD5_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[12]
--register power-up is low

JD6_output[12] = DFFEAS(JD5_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[13]
--register power-up is low

JD6_output[13] = DFFEAS(JD5_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[14]
--register power-up is low

JD6_output[14] = DFFEAS(JD5_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD6_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:5:upper:Ux|output[15]
--register power-up is low

JD6_output[15] = DFFEAS(JD5_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[0]
--register power-up is low

JD7_output[0] = DFFEAS(JD6_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[1]
--register power-up is low

JD7_output[1] = DFFEAS(JD6_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[2]
--register power-up is low

JD7_output[2] = DFFEAS(JD6_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[3]
--register power-up is low

JD7_output[3] = DFFEAS(JD6_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[4]
--register power-up is low

JD7_output[4] = DFFEAS(JD6_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[5]
--register power-up is low

JD7_output[5] = DFFEAS(JD6_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[6]
--register power-up is low

JD7_output[6] = DFFEAS(JD6_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[7]
--register power-up is low

JD7_output[7] = DFFEAS(JD6_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[8]
--register power-up is low

JD7_output[8] = DFFEAS(JD6_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[9]
--register power-up is low

JD7_output[9] = DFFEAS(JD6_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[10]
--register power-up is low

JD7_output[10] = DFFEAS(JD6_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[11]
--register power-up is low

JD7_output[11] = DFFEAS(JD6_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[12]
--register power-up is low

JD7_output[12] = DFFEAS(JD6_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[13]
--register power-up is low

JD7_output[13] = DFFEAS(JD6_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[14]
--register power-up is low

JD7_output[14] = DFFEAS(JD6_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD7_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:6:upper:Ux|output[15]
--register power-up is low

JD7_output[15] = DFFEAS(JD6_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[0]
--register power-up is low

JD8_output[0] = DFFEAS(JD7_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[1]
--register power-up is low

JD8_output[1] = DFFEAS(JD7_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[2]
--register power-up is low

JD8_output[2] = DFFEAS(JD7_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[3]
--register power-up is low

JD8_output[3] = DFFEAS(JD7_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[4]
--register power-up is low

JD8_output[4] = DFFEAS(JD7_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[5]
--register power-up is low

JD8_output[5] = DFFEAS(JD7_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[6]
--register power-up is low

JD8_output[6] = DFFEAS(JD7_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[7]
--register power-up is low

JD8_output[7] = DFFEAS(JD7_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[8]
--register power-up is low

JD8_output[8] = DFFEAS(JD7_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[9]
--register power-up is low

JD8_output[9] = DFFEAS(JD7_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[10]
--register power-up is low

JD8_output[10] = DFFEAS(JD7_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[11]
--register power-up is low

JD8_output[11] = DFFEAS(JD7_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[12]
--register power-up is low

JD8_output[12] = DFFEAS(JD7_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[13]
--register power-up is low

JD8_output[13] = DFFEAS(JD7_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[14]
--register power-up is low

JD8_output[14] = DFFEAS(JD7_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD8_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:7:upper:Ux|output[15]
--register power-up is low

JD8_output[15] = DFFEAS(JD7_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[0]
--register power-up is low

JD9_output[0] = DFFEAS(JD8_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[1]
--register power-up is low

JD9_output[1] = DFFEAS(JD8_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[2]
--register power-up is low

JD9_output[2] = DFFEAS(JD8_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[3]
--register power-up is low

JD9_output[3] = DFFEAS(JD8_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[4]
--register power-up is low

JD9_output[4] = DFFEAS(JD8_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[5]
--register power-up is low

JD9_output[5] = DFFEAS(JD8_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[6]
--register power-up is low

JD9_output[6] = DFFEAS(JD8_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[7]
--register power-up is low

JD9_output[7] = DFFEAS(JD8_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[8]
--register power-up is low

JD9_output[8] = DFFEAS(JD8_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[9]
--register power-up is low

JD9_output[9] = DFFEAS(JD8_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[10]
--register power-up is low

JD9_output[10] = DFFEAS(JD8_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[11]
--register power-up is low

JD9_output[11] = DFFEAS(JD8_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[12]
--register power-up is low

JD9_output[12] = DFFEAS(JD8_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[13]
--register power-up is low

JD9_output[13] = DFFEAS(JD8_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[14]
--register power-up is low

JD9_output[14] = DFFEAS(JD8_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD9_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:8:upper:Ux|output[15]
--register power-up is low

JD9_output[15] = DFFEAS(JD8_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[0]
--register power-up is low

JD10_output[0] = DFFEAS(JD9_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[1]
--register power-up is low

JD10_output[1] = DFFEAS(JD9_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[2]
--register power-up is low

JD10_output[2] = DFFEAS(JD9_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[3]
--register power-up is low

JD10_output[3] = DFFEAS(JD9_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[4]
--register power-up is low

JD10_output[4] = DFFEAS(JD9_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[5]
--register power-up is low

JD10_output[5] = DFFEAS(JD9_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[6]
--register power-up is low

JD10_output[6] = DFFEAS(JD9_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[7]
--register power-up is low

JD10_output[7] = DFFEAS(JD9_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[8]
--register power-up is low

JD10_output[8] = DFFEAS(JD9_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[9]
--register power-up is low

JD10_output[9] = DFFEAS(JD9_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[10]
--register power-up is low

JD10_output[10] = DFFEAS(JD9_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[11]
--register power-up is low

JD10_output[11] = DFFEAS(JD9_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[12]
--register power-up is low

JD10_output[12] = DFFEAS(JD9_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[13]
--register power-up is low

JD10_output[13] = DFFEAS(JD9_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[14]
--register power-up is low

JD10_output[14] = DFFEAS(JD9_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD10_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:9:upper:Ux|output[15]
--register power-up is low

JD10_output[15] = DFFEAS(JD9_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[0]
--register power-up is low

JD11_output[0] = DFFEAS(JD10_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[1]
--register power-up is low

JD11_output[1] = DFFEAS(JD10_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[2]
--register power-up is low

JD11_output[2] = DFFEAS(JD10_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[3]
--register power-up is low

JD11_output[3] = DFFEAS(JD10_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[4]
--register power-up is low

JD11_output[4] = DFFEAS(JD10_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[5]
--register power-up is low

JD11_output[5] = DFFEAS(JD10_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[6]
--register power-up is low

JD11_output[6] = DFFEAS(JD10_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[7]
--register power-up is low

JD11_output[7] = DFFEAS(JD10_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[8]
--register power-up is low

JD11_output[8] = DFFEAS(JD10_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[9]
--register power-up is low

JD11_output[9] = DFFEAS(JD10_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[10]
--register power-up is low

JD11_output[10] = DFFEAS(JD10_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[11]
--register power-up is low

JD11_output[11] = DFFEAS(JD10_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[12]
--register power-up is low

JD11_output[12] = DFFEAS(JD10_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[13]
--register power-up is low

JD11_output[13] = DFFEAS(JD10_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[14]
--register power-up is low

JD11_output[14] = DFFEAS(JD10_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD11_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:10:upper:Ux|output[15]
--register power-up is low

JD11_output[15] = DFFEAS(JD10_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[0]
--register power-up is low

JD12_output[0] = DFFEAS(JD11_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[1]
--register power-up is low

JD12_output[1] = DFFEAS(JD11_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[2]
--register power-up is low

JD12_output[2] = DFFEAS(JD11_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[3]
--register power-up is low

JD12_output[3] = DFFEAS(JD11_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[4]
--register power-up is low

JD12_output[4] = DFFEAS(JD11_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[5]
--register power-up is low

JD12_output[5] = DFFEAS(JD11_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[6]
--register power-up is low

JD12_output[6] = DFFEAS(JD11_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[7]
--register power-up is low

JD12_output[7] = DFFEAS(JD11_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[8]
--register power-up is low

JD12_output[8] = DFFEAS(JD11_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[9]
--register power-up is low

JD12_output[9] = DFFEAS(JD11_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[10]
--register power-up is low

JD12_output[10] = DFFEAS(JD11_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[11]
--register power-up is low

JD12_output[11] = DFFEAS(JD11_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[12]
--register power-up is low

JD12_output[12] = DFFEAS(JD11_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[13]
--register power-up is low

JD12_output[13] = DFFEAS(JD11_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[14]
--register power-up is low

JD12_output[14] = DFFEAS(JD11_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD12_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:11:upper:Ux|output[15]
--register power-up is low

JD12_output[15] = DFFEAS(JD11_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[0]
--register power-up is low

JD13_output[0] = DFFEAS(JD12_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[1]
--register power-up is low

JD13_output[1] = DFFEAS(JD12_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[2]
--register power-up is low

JD13_output[2] = DFFEAS(JD12_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[3]
--register power-up is low

JD13_output[3] = DFFEAS(JD12_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[4]
--register power-up is low

JD13_output[4] = DFFEAS(JD12_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[5]
--register power-up is low

JD13_output[5] = DFFEAS(JD12_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[6]
--register power-up is low

JD13_output[6] = DFFEAS(JD12_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[7]
--register power-up is low

JD13_output[7] = DFFEAS(JD12_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[8]
--register power-up is low

JD13_output[8] = DFFEAS(JD12_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[9]
--register power-up is low

JD13_output[9] = DFFEAS(JD12_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[10]
--register power-up is low

JD13_output[10] = DFFEAS(JD12_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[11]
--register power-up is low

JD13_output[11] = DFFEAS(JD12_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[12]
--register power-up is low

JD13_output[12] = DFFEAS(JD12_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[13]
--register power-up is low

JD13_output[13] = DFFEAS(JD12_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[14]
--register power-up is low

JD13_output[14] = DFFEAS(JD12_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD13_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:12:upper:Ux|output[15]
--register power-up is low

JD13_output[15] = DFFEAS(JD12_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[0]
--register power-up is low

JD14_output[0] = DFFEAS(JD13_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[1]
--register power-up is low

JD14_output[1] = DFFEAS(JD13_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[2]
--register power-up is low

JD14_output[2] = DFFEAS(JD13_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[3]
--register power-up is low

JD14_output[3] = DFFEAS(JD13_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[4]
--register power-up is low

JD14_output[4] = DFFEAS(JD13_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[5]
--register power-up is low

JD14_output[5] = DFFEAS(JD13_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[6]
--register power-up is low

JD14_output[6] = DFFEAS(JD13_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[7]
--register power-up is low

JD14_output[7] = DFFEAS(JD13_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[8]
--register power-up is low

JD14_output[8] = DFFEAS(JD13_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[9]
--register power-up is low

JD14_output[9] = DFFEAS(JD13_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[10]
--register power-up is low

JD14_output[10] = DFFEAS(JD13_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[11]
--register power-up is low

JD14_output[11] = DFFEAS(JD13_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[12]
--register power-up is low

JD14_output[12] = DFFEAS(JD13_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[13]
--register power-up is low

JD14_output[13] = DFFEAS(JD13_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[14]
--register power-up is low

JD14_output[14] = DFFEAS(JD13_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD14_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:13:upper:Ux|output[15]
--register power-up is low

JD14_output[15] = DFFEAS(JD13_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[0]
--register power-up is low

JD15_output[0] = DFFEAS(JD14_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[1]
--register power-up is low

JD15_output[1] = DFFEAS(JD14_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[2]
--register power-up is low

JD15_output[2] = DFFEAS(JD14_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[3]
--register power-up is low

JD15_output[3] = DFFEAS(JD14_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[4]
--register power-up is low

JD15_output[4] = DFFEAS(JD14_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[5]
--register power-up is low

JD15_output[5] = DFFEAS(JD14_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[6]
--register power-up is low

JD15_output[6] = DFFEAS(JD14_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[7]
--register power-up is low

JD15_output[7] = DFFEAS(JD14_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[8]
--register power-up is low

JD15_output[8] = DFFEAS(JD14_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[9]
--register power-up is low

JD15_output[9] = DFFEAS(JD14_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[10]
--register power-up is low

JD15_output[10] = DFFEAS(JD14_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[11]
--register power-up is low

JD15_output[11] = DFFEAS(JD14_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[12]
--register power-up is low

JD15_output[12] = DFFEAS(JD14_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[13]
--register power-up is low

JD15_output[13] = DFFEAS(JD14_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[14]
--register power-up is low

JD15_output[14] = DFFEAS(JD14_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD15_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:14:upper:Ux|output[15]
--register power-up is low

JD15_output[15] = DFFEAS(JD14_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[0] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[0]
--register power-up is low

JD16_output[0] = DFFEAS(JD15_output[0], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[1] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[1]
--register power-up is low

JD16_output[1] = DFFEAS(JD15_output[1], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[2] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[2]
--register power-up is low

JD16_output[2] = DFFEAS(JD15_output[2], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[3] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[3]
--register power-up is low

JD16_output[3] = DFFEAS(JD15_output[3], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[4] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[4]
--register power-up is low

JD16_output[4] = DFFEAS(JD15_output[4], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[5] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[5]
--register power-up is low

JD16_output[5] = DFFEAS(JD15_output[5], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[6] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[6]
--register power-up is low

JD16_output[6] = DFFEAS(JD15_output[6], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[7] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[7]
--register power-up is low

JD16_output[7] = DFFEAS(JD15_output[7], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[8] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[8]
--register power-up is low

JD16_output[8] = DFFEAS(JD15_output[8], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[9] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[9]
--register power-up is low

JD16_output[9] = DFFEAS(JD15_output[9], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[10] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[10]
--register power-up is low

JD16_output[10] = DFFEAS(JD15_output[10], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[11] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[11]
--register power-up is low

JD16_output[11] = DFFEAS(JD15_output[11], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[12] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[12]
--register power-up is low

JD16_output[12] = DFFEAS(JD15_output[12], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[13] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[13]
--register power-up is low

JD16_output[13] = DFFEAS(JD15_output[13], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[14] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[14]
--register power-up is low

JD16_output[14] = DFFEAS(JD15_output[14], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--JD16_output[15] is nios_system:NiosII|filter:filter_0|generic_reg:\Reg_GEN:15:upper:Ux|output[15]
--register power-up is low

JD16_output[15] = DFFEAS(JD15_output[15], UG1_outclk_wire[0], !KD1_edge,  , ZD4_av_write,  ,  ,  ,  );


--YD9_mem_used[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]
--register power-up is low

YD9_mem_used[4] = DFFEAS(YD9L71, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L59,  ,  ,  ,  );


--YD9L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6
YD9L69 = ( YD9_mem_used[4] & ( ((LE1L25 & (XD9L4 & ZD1L3))) # (YD9_mem_used[6]) ) ) # ( !YD9_mem_used[4] & ( (YD9_mem_used[6] & ((!LE1L25) # ((!XD9L4) # (!ZD1L3)))) ) );


--YB1L106 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~17
YB1L106 = (!YB1_internal_reset & (DD1_transfer_complete & YB1_s_serial_transfer.STATE_2_WRITE_TRANSFER));


--HF1L923 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
HF1L923 = (!HF1_d_read & ((!HF1_av_ld_align_cycle[1] $ (!HF1_av_ld_align_cycle[0])))) # (HF1_d_read & (SE1_WideOr1 & (!HF1_av_ld_align_cycle[1] $ (!HF1_av_ld_align_cycle[0]))));


--HF1L922 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
HF1L922 = (!HF1_av_ld_align_cycle[0] & ((!HF1_d_read) # (SE1_WideOr1)));


--HF1L237 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
HF1L237 = !HF1_E_shift_rot_cnt[4] $ (!HF1L584);


--HF1L238 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
HF1L238 = !HF1_E_shift_rot_cnt[3] $ ((((HF1_E_shift_rot_cnt[0]) # (HF1_E_shift_rot_cnt[1])) # (HF1_E_shift_rot_cnt[2])));


--HF1L239 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
HF1L239 = !HF1_E_shift_rot_cnt[2] $ (((HF1_E_shift_rot_cnt[0]) # (HF1_E_shift_rot_cnt[1])));


--HF1L240 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
HF1L240 = !HF1_E_shift_rot_cnt[1] $ (HF1_E_shift_rot_cnt[0]);


--HF1L802 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12
HF1L802 = ( NF2_q_b[29] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[19])))) ) ) # ( !NF2_q_b[29] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[19])))) ) );


--HF1L784 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[29]~29
HF1L784 = (!HF1L787 & (!HF1L788 & NF1_q_b[29]));


--HF1L800 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13
HF1L800 = ( NF2_q_b[27] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[17])))) ) ) # ( !NF2_q_b[27] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[17])))) ) );


--HF1L782 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[27]~30
HF1L782 = (!HF1L787 & (!HF1L788 & NF1_q_b[27]));


--HF1L801 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14
HF1L801 = ( NF2_q_b[28] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[18])))) ) ) # ( !NF2_q_b[28] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[18])))) ) );


--HF1L783 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[28]~31
HF1L783 = (!HF1L787 & (!HF1L788 & NF1_q_b[28]));


--HF1L804 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
HF1L804 = ( NF2_q_b[31] & ( (!HF1L805 & (((!HF1_R_src2_use_imm & !HF1_R_ctrl_hi_imm16)) # (HF1_D_iw[21]))) ) ) # ( !NF2_q_b[31] & ( (HF1_D_iw[21] & (!HF1L805 & ((HF1_R_ctrl_hi_imm16) # (HF1_R_src2_use_imm)))) ) );


--HF1L786 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[31]~32
HF1L786 = (!HF1L787 & (!HF1L788 & NF1_q_b[31]));


--HF1L803 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
HF1L803 = ( NF2_q_b[30] & ( (!HF1_R_ctrl_hi_imm16 & ((!HF1_R_src2_use_imm) # ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[20])))) ) ) # ( !NF2_q_b[30] & ( (!HF1_R_ctrl_hi_imm16 & (HF1_R_src2_use_imm & ((HF1_D_iw[21])))) # (HF1_R_ctrl_hi_imm16 & (((HF1_D_iw[20])))) ) );


--HF1L785 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[30]~33
HF1L785 = (!HF1L787 & (!HF1L788 & NF1_q_b[30]));


--HF1L696 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~16
HF1L696 = (!HF1L714 & ((!HF1L715 & ((HF1L82))) # (HF1L715 & (HF1L190))));


--DG1_sr[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

DG1_sr[35] = DFFEAS(DG1L60, A1L184,  ,  ,  ,  ,  ,  ,  );


--CG1_update_jdo_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

CG1_update_jdo_strobe = DFFEAS(CG1L53, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DG1_sr[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

DG1_sr[34] = DFFEAS(DG1L62, A1L184,  ,  , DG1L45,  ,  ,  ,  );


--CG1_jxuir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

CG1_jxuir = DFFEAS(CG1L45, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DC1_za_valid is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_valid
--register power-up is low

DC1_za_valid = DFFEAS(DC1_rd_valid[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_full is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full
--register power-up is low

YD10_full = DFFEAS(YD10L15, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write
YD10_write = (DC1_za_valid & !YD10_full);


--YD10L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0
YD10L13 = ( YD10_write & ( (!YD10_internal_out_valid) # ((!YD10_internal_out_ready) # (YD10_empty)) ) ) # ( !YD10_write & ( (YD10_empty & !YD10L8) ) );


--YD10L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0
YD10L10 = !YD10_rd_ptr[0] $ (((!YD10_internal_out_valid) # (!YD10_internal_out_ready)));


--YD10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0
YD10L1 = !YD10_wr_ptr[1] $ (!YD10_wr_ptr[0]);


--YD10L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1
YD10L11 = !YD10_rd_ptr[1] $ (((!YD10_internal_out_valid) # ((!YD10_internal_out_ready) # (!YD10_rd_ptr[0]))));


--YD10L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1
YD10L2 = !YD10_wr_ptr[2] $ (((!YD10_wr_ptr[1]) # (!YD10_wr_ptr[0])));


--YD10L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2
YD10L12 = ( YD10_rd_ptr[2] & ( (!YD10_internal_out_valid) # ((!YD10_internal_out_ready) # ((!YD10_rd_ptr[1]) # (!YD10_rd_ptr[0]))) ) ) # ( !YD10_rd_ptr[2] & ( (YD10_internal_out_valid & (YD10_internal_out_ready & (YD10_rd_ptr[1] & YD10_rd_ptr[0]))) ) );


--YD9_mem_used[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]
--register power-up is low

YD9_mem_used[3] = DFFEAS(YD9L72, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L59,  ,  ,  ,  );


--YD9L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0
YD9L3 = (!YD9_mem_used[2]) # (XD9L2);


--YD9L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7
YD9L70 = ( YD9_mem_used[3] & ( (!LE1L25) # ((!XD9L4) # ((!ZD1L3) # (YD9_mem_used[1]))) ) ) # ( !YD9_mem_used[3] & ( (LE1L25 & (XD9L4 & (ZD1L3 & YD9_mem_used[1]))) ) );


--YD9_mem[3][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]
--register power-up is low

YD9_mem[3][52] = DFFEAS(YD9L29, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]~2
YD9L23 = (!YD9L3 & (YD9_mem[2][52])) # (YD9L3 & (((!YD9_mem_used[3]) # (YD9_mem[3][52]))));


--FE2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~7
FE2L27 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[5] & (LE1L3 & !LE1L20))) ) ) );


--QF1_oci_ienable[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

QF1_oci_ienable[31] = DFFEAS(VCC, UG1_outclk_wire[0], !JC1_r_sync_rst,  , QF1L16,  ,  ,  ,  );


--LF1_address[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

LF1_address[0] = DFFEAS(FE1_src_data[38], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

LF1_address[3] = DFFEAS(FE1_src_data[41], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

LF1_address[2] = DFFEAS(FE1_src_data[40], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

LF1_address[1] = DFFEAS(FE1_src_data[39], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

LF1_address[7] = DFFEAS(FE1_src_data[45], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

LF1_address[6] = DFFEAS(FE1_src_data[44], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

LF1_address[5] = DFFEAS(FE1_src_data[43], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_address[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

LF1_address[4] = DFFEAS(FE1_src_data[42], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QF1L1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
QF1L1 = ( !LF1_address[4] & ( (LF1_address[8] & (!LF1_address[7] & (!LF1_address[6] & !LF1_address[5]))) ) );


--QF1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0
QF1L3 = ( QF1L1 & ( (LF1_address[0] & (!LF1_address[3] & (!LF1_address[2] & !LF1_address[1]))) ) );


--QF1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
QF1L13 = (QF1_oci_ienable[31] & QF1L3);


--HF1L862 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
HF1L862 = (!HF1_R_ctrl_wrctl_inst & (((HF1_W_estatus_reg)))) # (HF1_R_ctrl_wrctl_inst & ((!HF1L624 & ((HF1_W_estatus_reg))) # (HF1L624 & (HF1_E_src1[0]))));


--HF1L625 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
HF1L625 = (!HF1_D_iw[6] & (HF1_D_iw[7] & HF1L623));


--HF1L854 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
HF1L854 = ( HF1_R_ctrl_wrctl_inst & ( HF1L625 & ( (!HF1_R_ctrl_break & (HF1_E_src1[0])) # (HF1_R_ctrl_break & ((HF1_W_status_reg_pie))) ) ) ) # ( !HF1_R_ctrl_wrctl_inst & ( HF1L625 & ( (!HF1_R_ctrl_break & ((HF1_W_bstatus_reg))) # (HF1_R_ctrl_break & (HF1_W_status_reg_pie)) ) ) ) # ( HF1_R_ctrl_wrctl_inst & ( !HF1L625 & ( (!HF1_R_ctrl_break & ((HF1_W_bstatus_reg))) # (HF1_R_ctrl_break & (HF1_W_status_reg_pie)) ) ) ) # ( !HF1_R_ctrl_wrctl_inst & ( !HF1L625 & ( (!HF1_R_ctrl_break & ((HF1_W_bstatus_reg))) # (HF1_R_ctrl_break & (HF1_W_status_reg_pie)) ) ) );


--HF1L613 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
HF1L613 = ( !HF1_D_iw[15] & ( HF1_D_iw[16] & ( (!HF1_D_iw[11] & (HF1_D_iw[12] & (HF1_D_iw[13] & HF1_D_iw[14]))) ) ) );


--HF1_D_op_wrctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
HF1_D_op_wrctl = (HF1L588 & HF1L613);


--HF1L867 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
HF1L867 = (HF1_E_valid_from_R & (HF1_R_ctrl_wrctl_inst & HF1L626));


--LF1_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

LF1_writedata[2] = DFFEAS(FE1L17, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_debugaccess is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

LF1_debugaccess = DFFEAS(FE1L18, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L164 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
AG1L164 = (LF1_write & LF1_debugaccess);


--QF1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
QF1L16 = ( QF1L1 & ( AG1L164 & ( (LF1_address[0] & (!LF1_address[3] & (!LF1_address[2] & !LF1_address[1]))) ) ) );


--HC1L5 is nios_system:NiosII|nios_system_pio_0:pio_0|always1~0
HC1L5 = (ND1_rst1 & (HF1_d_write & (!KE1_write_accepted & !ZD8_wait_latency_counter[0])));


--HC1L6 is nios_system:NiosII|nios_system_pio_0:pio_0|always1~1
HC1L6 = ( !ZD8_wait_latency_counter[1] & ( HC1L5 & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (!YD8_mem_used[1] & LE1L11))) ) ) );


--HC1L34 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~0
HC1L34 = ( HC1L5 & ( (!YD8_mem_used[1] & (LE1L11 & (!ZD8_wait_latency_counter[1] & XB1L2))) ) );


--HC1_d1_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6]
--register power-up is low

HC1_d1_data_in[6] = DFFEAS(E1_prev_data_2[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[6]
--register power-up is low

HC1_d2_data_in[6] = DFFEAS(HC1_d1_data_in[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L35 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~0
HC1L35 = (!HC1L34 & ((!HC1_d1_data_in[6] $ (!HC1_d2_data_in[6])) # (HC1_edge_capture[6])));


--HC1_d1_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[7]
--register power-up is low

HC1_d1_data_in[7] = DFFEAS(E1_prev_data_2[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[7]
--register power-up is low

HC1_d2_data_in[7] = DFFEAS(HC1_d1_data_in[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L36 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~1
HC1L36 = (!HC1L34 & ((!HC1_d1_data_in[7] $ (!HC1_d2_data_in[7])) # (HC1_edge_capture[7])));


--HC1_d1_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[2]
--register power-up is low

HC1_d1_data_in[2] = DFFEAS(E1_prev_data_2[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[2]
--register power-up is low

HC1_d2_data_in[2] = DFFEAS(HC1_d1_data_in[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L37 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~2
HC1L37 = (!HC1L34 & ((!HC1_d1_data_in[2] $ (!HC1_d2_data_in[2])) # (HC1_edge_capture[2])));


--HC1_d1_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[5]
--register power-up is low

HC1_d1_data_in[5] = DFFEAS(E1_prev_data_2[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5]
--register power-up is low

HC1_d2_data_in[5] = DFFEAS(HC1_d1_data_in[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L38 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~3
HC1L38 = (!HC1L34 & ((!HC1_d1_data_in[5] $ (!HC1_d2_data_in[5])) # (HC1_edge_capture[5])));


--HC1_d2_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[0]
--register power-up is low

HC1_d2_data_in[0] = DFFEAS(HC1_d1_data_in[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d1_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0]
--register power-up is low

HC1_d1_data_in[0] = DFFEAS(E1_prev_data_2[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L39 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~4
HC1L39 = (!HC1L34 & ((!HC1_d2_data_in[0] $ (!HC1_d1_data_in[0])) # (HC1_edge_capture[0])));


--HC1_d1_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[1]
--register power-up is low

HC1_d1_data_in[1] = DFFEAS(E1_prev_data_2[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[1]
--register power-up is low

HC1_d2_data_in[1] = DFFEAS(HC1_d1_data_in[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L40 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~5
HC1L40 = (!HC1L34 & ((!HC1_d1_data_in[1] $ (!HC1_d2_data_in[1])) # (HC1_edge_capture[1])));


--HC1_d1_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[3]
--register power-up is low

HC1_d1_data_in[3] = DFFEAS(E1_prev_data_2[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3]
--register power-up is low

HC1_d2_data_in[3] = DFFEAS(HC1_d1_data_in[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L41 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~6
HC1L41 = (!HC1L34 & ((!HC1_d1_data_in[3] $ (!HC1_d2_data_in[3])) # (HC1_edge_capture[3])));


--HC1_d1_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[4]
--register power-up is low

HC1_d1_data_in[4] = DFFEAS(E1_prev_data_2[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_d2_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[4]
--register power-up is low

HC1_d2_data_in[4] = DFFEAS(HC1_d1_data_in[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1L42 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~7
HC1L42 = (!HC1L34 & ((!HC1_d1_data_in[4] $ (!HC1_d2_data_in[4])) # (HC1_edge_capture[4])));


--LF1_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

LF1_writedata[1] = DFFEAS(FE1L19, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--TD1_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

TD1_b_full = DFFEAS(TD1L4, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

WD1_counter_reg_bit[3] = DFFEAS(WD1_counter_comb_bita3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD1L1,  ,  ,  ,  );


--WD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

WD1_counter_reg_bit[0] = DFFEAS(WD1_counter_comb_bita0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD1L1,  ,  ,  ,  );


--WD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

WD1_counter_reg_bit[2] = DFFEAS(WD1_counter_comb_bita2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD1L1,  ,  ,  ,  );


--WD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

WD1_counter_reg_bit[1] = DFFEAS(WD1_counter_comb_bita1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD1L1,  ,  ,  ,  );


--BC1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
BC1L57 = (WD1_counter_reg_bit[3] & (((WD1_counter_reg_bit[1]) # (WD1_counter_reg_bit[2])) # (WD1_counter_reg_bit[0])));


--WD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

WD1_counter_reg_bit[5] = DFFEAS(WD1_counter_comb_bita5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD1L1,  ,  ,  ,  );


--WD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

WD1_counter_reg_bit[4] = DFFEAS(WD1_counter_comb_bita4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD1L1,  ,  ,  ,  );


--BC1L58 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
BC1L58 = (!TD1_b_full & (!BC1L57 & (!WD1_counter_reg_bit[5] & !WD1_counter_reg_bit[4])));


--BC1L69 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2
BC1L69 = (!YD3_mem_used[1] & !BC1_av_waitrequest);


--BC1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
BC1L78 = ( BC1L69 & ( (HF1_W_alu_result[2] & (LE1L9 & (LE1L13 & XD11L1))) ) );


--TD2_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

TD2_b_non_empty = DFFEAS(TD2L8, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L52Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

ND1L52Q = AMPP_FUNCTION(UG1_outclk_wire[0], ND1L51, !JC1_r_sync_rst);


--BC1_read_0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

BC1_read_0 = DFFEAS(BC1L74, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
BC1L81 = (!BC1_pause_irq & (TD2_b_non_empty & (ND1L52Q))) # (BC1_pause_irq & ((!BC1_read_0) # ((TD2_b_non_empty & ND1L52Q))));


--WD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

WD2_counter_reg_bit[0] = DFFEAS(WD2_counter_comb_bita0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD2L3,  ,  ,  ,  );


--BC1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
BC1L59 = (BC1L18 & (((BC1L26) # (BC1L22)) # (WD2_counter_reg_bit[0])));


--BC1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
BC1L60 = ( !BC1L59 & ( (!BC1L2 & (!BC1L6 & (!BC1L10 & !BC1L14))) ) );


--LF1_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

LF1_writedata[0] = DFFEAS(FE1L20, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--MC1L71 is nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe~0
MC1L71 = ( XD11L1 & ( (LE1L8 & (!YD11_mem_used[1] & (!ZD10_wait_latency_counter[1] & !ZD10_wait_latency_counter[0]))) ) );


--MC1_delayed_unxcounter_is_zeroxx0 is nios_system:NiosII|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0
--register power-up is low

MC1_delayed_unxcounter_is_zeroxx0 = DFFEAS(MC1L43, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1_internal_counter[5] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[5]
--register power-up is low

MC1_internal_counter[5] = DFFEAS(MC1L61, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[4] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[4]
--register power-up is low

MC1_internal_counter[4] = DFFEAS(MC1L62, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[9] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[9]
--register power-up is low

MC1_internal_counter[9] = DFFEAS(MC1L63, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[8] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[8]
--register power-up is low

MC1_internal_counter[8] = DFFEAS(MC1L64, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[7] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[7]
--register power-up is low

MC1_internal_counter[7] = DFFEAS(MC1L65, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[6] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[6]
--register power-up is low

MC1_internal_counter[6] = DFFEAS(MC1L66, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1L41 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~0
MC1L41 = (MC1_internal_counter[9] & (MC1_internal_counter[8] & (MC1_internal_counter[7] & MC1_internal_counter[6])));


--MC1_internal_counter[3] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[3]
--register power-up is low

MC1_internal_counter[3] = DFFEAS(MC1L67, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[2] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[2]
--register power-up is low

MC1_internal_counter[2] = DFFEAS(MC1L68, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[1] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1]
--register power-up is low

MC1_internal_counter[1] = DFFEAS(MC1L69, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1_internal_counter[0] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[0]
--register power-up is low

MC1_internal_counter[0] = DFFEAS(MC1L70, UG1_outclk_wire[0], !JC1_r_sync_rst,  , MC1L44,  ,  ,  ,  );


--MC1L42 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~1
MC1L42 = (MC1_internal_counter[3] & (MC1_internal_counter[2] & (MC1_internal_counter[1] & MC1_internal_counter[0])));


--MC1L43 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~2
MC1L43 = (MC1_internal_counter[5] & (MC1_internal_counter[4] & (MC1L41 & MC1L42)));


--MC1L78 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~0
MC1L78 = (!MC1_timeout_occurred & ((!MC1L43) # (MC1_delayed_unxcounter_is_zeroxx0)));


--MC1L79 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~1
MC1L79 = ( !MC1L78 & ( (((!MC1L71) # (HF1_W_alu_result[3])) # (HF1_W_alu_result[4])) # (HF1_W_alu_result[2]) ) );


--MC1L46 is nios_system:NiosII|nios_system_timer_0:timer_0|control_register~0
MC1L46 = ( MC1_control_register & ( MC1L71 & ( (!HF1_W_alu_result[2]) # (((HF1_d_writedata[0]) # (HF1_W_alu_result[3])) # (HF1_W_alu_result[4])) ) ) ) # ( !MC1_control_register & ( MC1L71 & ( (HF1_W_alu_result[2] & (!HF1_W_alu_result[4] & (!HF1_W_alu_result[3] & HF1_d_writedata[0]))) ) ) ) # ( MC1_control_register & ( !MC1L71 ) );


--CG1_jdo[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

CG1_jdo[19] = DFFEAS(DG1_sr[19], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

CG1_jdo[18] = DFFEAS(DG1_sr[18], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--TF1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
TF1L2 = ((TF1_break_on_reset & !CG1_jdo[18])) # (CG1_jdo[19]);


--FG1_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

FG1_din_s1 = DFFEAS(JC1_r_sync_rst, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

LF1_writedata[3] = DFFEAS(FE1L21, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QF1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
QF1L2 = ( QF1L1 & ( (!LF1_address[0] & (!LF1_address[3] & (!LF1_address[2] & !LF1_address[1]))) ) );


--QF1L17 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
QF1L17 = (QF1L2 & AG1L164);


--QF1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
QF1L15 = (!QF1L17 & (QF1_oci_single_step_mode)) # (QF1L17 & ((LF1_writedata[3])));


--RG2_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

RG2_altera_reset_synchronizer_int_chain_out = DFFEAS(RG2_altera_reset_synchronizer_int_chain[0], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--JC1L9 is nios_system:NiosII|altera_reset_controller:rst_controller|always2~0
JC1L9 = (!JC1_r_sync_rst_chain[2]) # (RG2_altera_reset_synchronizer_int_chain_out);


--HF1L689 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~17
HF1L689 = (!HF1L714 & ((!HF1L715 & ((HF1L94))) # (HF1L715 & (HF1L202))));


--HF1L690 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~18
HF1L690 = (!HF1L714 & ((!HF1L715 & ((HF1L86))) # (HF1L715 & (HF1L194))));


--HF1L691 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~19
HF1L691 = (!HF1L714 & ((!HF1L715 & ((HF1L98))) # (HF1L715 & (HF1L206))));


--HF1L713 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~20
HF1L713 = ((!HF1L715 & ((HF1L66))) # (HF1L715 & (HF1L110))) # (HF1L714);


--HF1L692 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~21
HF1L692 = (!HF1L714 & ((!HF1L715 & ((HF1L90))) # (HF1L715 & (HF1L198))));


--HF1L693 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~22
HF1L693 = (!HF1L714 & ((!HF1L715 & ((HF1L70))) # (HF1L715 & (HF1L178))));


--HF1L694 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~23
HF1L694 = (!HF1L714 & ((!HF1L715 & ((HF1L74))) # (HF1L715 & (HF1L182))));


--HF1L695 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~24
HF1L695 = (!HF1L714 & ((!HF1L715 & ((HF1L78))) # (HF1L715 & (HF1L186))));


--TF1_monitor_error is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

TF1_monitor_error = DFFEAS(TF1L6, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]~0
LF1L22 = (LF1_address[8] & !QF1L3);


--LF1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]~1
LF1L23 = (LF1_address[8] & !QF1L2);


--LF1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
LF1L53 = ( LF1L23 & ( (!QF1_oci_ienable[0] & !LF1L22) ) ) # ( !LF1L23 & ( (!LF1L22 & (MG1_q_a[0])) # (LF1L22 & ((TF1_monitor_error))) ) );


--LF1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
LF1L54 = ( MG1_q_a[1] & ( (!LF1L22 & ((!QF1_oci_ienable[1]) # ((!LF1L23)))) # (LF1L22 & (((TF1_monitor_ready & !LF1L23)))) ) ) # ( !MG1_q_a[1] & ( (!LF1L22 & (!QF1_oci_ienable[1] & ((LF1L23)))) # (LF1L22 & (((TF1_monitor_ready & !LF1L23)))) ) );


--TF1_monitor_go is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

TF1_monitor_go = DFFEAS(TF1L8, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--LF1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~4
LF1L55 = ( MG1_q_a[2] & ( (!LF1L22 & ((!QF1_oci_ienable[2]) # ((!LF1L23)))) # (LF1L22 & (((!LF1L23 & TF1_monitor_go)))) ) ) # ( !MG1_q_a[2] & ( (!LF1L22 & (!QF1_oci_ienable[2] & (LF1L23))) # (LF1L22 & (((!LF1L23 & TF1_monitor_go)))) ) );


--QF1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1
QF1L12 = (!QF1L2 & (((QF1_oci_ienable[31] & QF1L3)))) # (QF1L2 & (QF1_oci_single_step_mode));


--FE2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~8
FE2L28 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[11] & (LE1L3 & !LE1L20))) ) ) );


--FE2_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[33]
FE2_src_data[33] = ( CE1L23 & ( (!HF1_d_byteenable[1] & (((XE2_top_priority_reg[1] & FE2L20)))) # (HF1_d_byteenable[1] & ((!XE2_top_priority_reg[0]) # ((XE2_top_priority_reg[1])))) ) ) # ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) );


--FE2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~9
FE2L29 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[12] & (LE1L3 & !LE1L20))) ) ) );


--FE2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~10
FE2L30 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[13] & (LE1L3 & !LE1L20))) ) ) );


--FE2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~11
FE2L31 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[14] & (LE1L3 & !LE1L20))) ) ) );


--FE2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~12
FE2L32 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[15] & (LE1L3 & !LE1L20))) ) ) );


--FE2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~13
FE2L33 = ( XE2L1 & ( HF1_d_writedata[16] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[34]
FE2_src_data[34] = ( CE1L23 & ( (!XE2_top_priority_reg[1] & (!XE2_top_priority_reg[0] & ((HF1_d_byteenable[2])))) # (XE2_top_priority_reg[1] & (((HF1_d_byteenable[2]) # (FE2L20)))) ) ) # ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) );


--FE2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~14
FE2L34 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[9] & (LE1L3 & !LE1L20))) ) ) );


--ZD6_av_readdata_pre[31] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

ZD6_av_readdata_pre[31] = DFFEAS(LF1_readdata[31], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~71
SE1L83 = (!NG1_address_reg_a[0] & ((NG1_ram_block1a31))) # (NG1_address_reg_a[0] & (NG1_ram_block1a63));


--HF1L662 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~35
HF1L662 = ( SE1L83 & ( (!HF1L1084 & (((DE2L2 & ZD6_av_readdata_pre[31])) # (DE3L2))) ) ) # ( !SE1L83 & ( (DE2L2 & (!HF1L1084 & ZD6_av_readdata_pre[31])) ) );


--FE2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~15
FE2L35 = ( XE2L1 & ( HF1_d_writedata[26] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[35]
FE2_src_data[35] = ( CE1L23 & ( (!XE2_top_priority_reg[1] & (!XE2_top_priority_reg[0] & ((HF1_d_byteenable[3])))) # (XE2_top_priority_reg[1] & (((HF1_d_byteenable[3]) # (FE2L20)))) ) ) # ( !CE1L23 & ( (FE2L20 & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) );


--SE1L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~72
SE1L84 = (XD9_rp_valid & !UE9L14);


--SE1L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~73
SE1L85 = (XD4_rp_valid & !UE4L14);


--HF1L1013 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~4
HF1L1013 = ( HF1L1015 & ( HF1L1016 & ( !HF1_av_ld_aligning_data ) ) ) # ( !HF1L1015 & ( HF1L1016 & ( !HF1_av_ld_aligning_data ) ) ) # ( HF1L1015 & ( !HF1L1016 & ( (!HF1_av_ld_aligning_data & (((DE3L1 & QG1L1)) # (SE1L39))) ) ) ) # ( !HF1L1015 & ( !HF1L1016 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L1014 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~5
HF1L1014 = ( HF1L1013 ) # ( !HF1L1013 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & (HF1L918)) # (HF1L718 & ((HF1_av_ld_byte3_data[6]))))) ) );


--FE2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~16
FE2L36 = ( XE2L1 & ( HF1_d_writedata[21] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~17
FE2L37 = ( XE2L1 & ( HF1_d_writedata[27] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--HF1L1017 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6
HF1L1017 = ( HF1L1019 & ( (!YD10_out_payload[7] & (((!DE3L1) # (!QG1L2)))) # (YD10_out_payload[7] & (!SE1L84 & ((!DE3L1) # (!QG1L2)))) ) );


--HF1L1018 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~7
HF1L1018 = ( HF1L1017 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & (HF1L918)) # (HF1L718 & ((HF1_av_ld_byte3_data[7]))))) ) ) # ( !HF1L1017 & ( (!HF1_av_ld_aligning_data) # ((!HF1L718 & (HF1L918)) # (HF1L718 & ((HF1_av_ld_byte3_data[7])))) ) );


--FE2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~18
FE2L38 = ( XE2L1 & ( HF1_d_writedata[28] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--SE1L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~74
SE1L86 = ( SE1L110 & ( (!YD10_out_payload[8] & (((DE3L1 & SE1L27)))) # (YD10_out_payload[8] & (((DE3L1 & SE1L27)) # (SE1L84))) ) ) # ( !SE1L110 );


--FE2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~19
FE2L39 = ( XE2L1 & ( HF1_d_writedata[29] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--SE1L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~75
SE1L87 = ( SE1L111 & ( (!YD10_out_payload[9] & (((DE3L1 & SE1L28)))) # (YD10_out_payload[9] & (((DE3L1 & SE1L28)) # (SE1L84))) ) ) # ( !SE1L111 );


--HF1L502 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27
HF1L502 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[27])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[29])));


--FE2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~20
FE2L40 = ( XE2L1 & ( HF1_d_writedata[30] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--SE1L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~76
SE1L88 = ( SE1L112 & ( (!YD10_out_payload[10] & (((DE3L1 & SE1L20)))) # (YD10_out_payload[10] & (((DE3L1 & SE1L20)) # (SE1L84))) ) ) # ( !SE1L112 );


--FE2L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~21
FE2L41 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[8] & (LE1L3 & !LE1L20))) ) ) );


--HF1L993 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~8
HF1L993 = ( ZD3_av_readdata_pre[18] & ( (!ZD3_read_latency_shift_reg[0] & (!SE1L39 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[18])))) ) ) # ( !ZD3_av_readdata_pre[18] & ( (!SE1L39 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[18]))) ) );


--HF1L994 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~9
HF1L994 = ( NG1_ram_block1a18 & ( HF1L997 & ( (!HF1_av_ld_aligning_data & (DE3L1 & ((!NG1_address_reg_a[0]) # (NG1_ram_block1a50)))) ) ) ) # ( !NG1_ram_block1a18 & ( HF1L997 & ( (!HF1_av_ld_aligning_data & (DE3L1 & (NG1_address_reg_a[0] & NG1_ram_block1a50))) ) ) ) # ( NG1_ram_block1a18 & ( !HF1L997 & ( !HF1_av_ld_aligning_data ) ) ) # ( !NG1_ram_block1a18 & ( !HF1L997 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L995 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10
HF1L995 = ( HF1L994 ) # ( !HF1L994 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte3_data[2])))) ) );


--FE2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~22
FE2L42 = ( XE2L1 & ( HF1_d_writedata[22] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--HF1L999 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~11
HF1L999 = ( HF1L1001 & ( HF1L1002 & ( !HF1_av_ld_aligning_data ) ) ) # ( !HF1L1001 & ( HF1L1002 & ( !HF1_av_ld_aligning_data ) ) ) # ( HF1L1001 & ( !HF1L1002 & ( (!HF1_av_ld_aligning_data & (((DE3L1 & HF1L998)) # (SE1L39))) ) ) ) # ( !HF1L1001 & ( !HF1L1002 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L1000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~12
HF1L1000 = ( HF1L999 ) # ( !HF1L999 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & (HF1L918)) # (HF1L718 & ((HF1_av_ld_byte3_data[3]))))) ) );


--FE2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~23
FE2L43 = ( XE2L1 & ( HF1_d_writedata[23] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~24
FE2L44 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[10] & (LE1L3 & !LE1L20))) ) ) );


--HF1L1004 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13
HF1L1004 = ( HF1L1006 & ( HF1L1007 & ( !HF1_av_ld_aligning_data ) ) ) # ( !HF1L1006 & ( HF1L1007 & ( !HF1_av_ld_aligning_data ) ) ) # ( HF1L1006 & ( !HF1L1007 & ( (!HF1_av_ld_aligning_data & (((DE3L1 & HF1L1003)) # (SE1L39))) ) ) ) # ( !HF1L1006 & ( !HF1L1007 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L1005 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14
HF1L1005 = ( HF1L1004 ) # ( !HF1L1004 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & (HF1L918)) # (HF1L718 & ((HF1_av_ld_byte3_data[4]))))) ) );


--FE2L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~25
FE2L45 = ( XE2L1 & ( HF1_d_writedata[24] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--HF1L1009 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~15
HF1L1009 = ( HF1L1011 & ( HF1L1012 & ( !HF1_av_ld_aligning_data ) ) ) # ( !HF1L1011 & ( HF1L1012 & ( !HF1_av_ld_aligning_data ) ) ) # ( HF1L1011 & ( !HF1L1012 & ( (!HF1_av_ld_aligning_data & (((DE3L1 & HF1L1008)) # (SE1L39))) ) ) ) # ( !HF1L1011 & ( !HF1L1012 & ( !HF1_av_ld_aligning_data ) ) );


--HF1L1010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~16
HF1L1010 = ( HF1L1009 ) # ( !HF1L1009 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & (HF1L918)) # (HF1L718 & ((HF1_av_ld_byte3_data[5]))))) ) );


--FE2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~26
FE2L46 = ( XE2L1 & ( HF1_d_writedata[25] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~27
FE2L47 = ( XE2L1 & ( HF1_d_writedata[17] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~28
FE2L48 = ( XE2L1 & ( HF1_d_writedata[19] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~29
FE2L49 = ( XE2L1 & ( HF1_d_writedata[18] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--FE2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~30
FE2L50 = ( XE2L1 & ( HF1_d_writedata[20] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--HF1L988 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~17
HF1L988 = ( YB1_readdata[16] & ( ZD3_av_readdata_pre[16] & ( (!ZD2_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[16])))) ) ) ) # ( !YB1_readdata[16] & ( ZD3_av_readdata_pre[16] & ( (!ZD3_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[16]))) ) ) ) # ( YB1_readdata[16] & ( !ZD3_av_readdata_pre[16] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[16]))) ) ) ) # ( !YB1_readdata[16] & ( !ZD3_av_readdata_pre[16] & ( (!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[16]) ) ) );


--HF1L989 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~18
HF1L989 = ( HF1L987 & ( HF1L991 & ( (!HF1_av_ld_aligning_data & (((DE3L1)))) # (HF1_av_ld_aligning_data & (!HF1L718 & (HF1L918))) ) ) ) # ( !HF1L987 & ( HF1L991 & ( (HF1_av_ld_aligning_data & (!HF1L718 & HF1L918)) ) ) ) # ( HF1L987 & ( !HF1L991 & ( (!HF1_av_ld_aligning_data) # ((HF1L918) # (HF1L718)) ) ) ) # ( !HF1L987 & ( !HF1L991 & ( (!HF1_av_ld_aligning_data) # ((HF1L918) # (HF1L718)) ) ) );


--FE2L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~31
FE2L51 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[6] & (LE1L3 & !LE1L20))) ) ) );


--SE1L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~77
SE1L89 = (!ZD1_read_latency_shift_reg[0] & (ZD2_read_latency_shift_reg[0] & ((YB1_readdata[17])))) # (ZD1_read_latency_shift_reg[0] & (((ZD2_read_latency_shift_reg[0] & YB1_readdata[17])) # (XB1_readdata[17])));


--SE1L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~78
SE1L90 = ( SE1L108 & ( !SE1L109 & ( (!DE3L1) # ((!NG1_address_reg_a[0] & ((!NG1_ram_block1a17))) # (NG1_address_reg_a[0] & (!NG1_ram_block1a49))) ) ) );


--HF1L992 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~19
HF1L992 = ( SE1L90 & ( (HF1_av_ld_aligning_data & ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte3_data[1])))) ) ) # ( !SE1L90 & ( (!HF1_av_ld_aligning_data) # ((!HF1L718 & ((HF1L918))) # (HF1L718 & (HF1_av_ld_byte3_data[1]))) ) );


--FE2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~32
FE2L52 = ( !LE1L21 & ( XE2L1 & ( (JE1L2 & (HF1_d_writedata[7] & (LE1L3 & !LE1L20))) ) ) );


--HF1_R_ctrl_shift_logical is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

HF1_R_ctrl_shift_logical = DFFEAS(HF1L286, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_R_ctrl_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

HF1_R_ctrl_rot_right = DFFEAS(HF1_R_ctrl_rot_right_nxt, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L440 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
HF1L440 = (!HF1_R_ctrl_shift_logical & ((!HF1_R_ctrl_rot_right & ((HF1_E_shift_rot_result[31]))) # (HF1_R_ctrl_rot_right & (HF1_E_shift_rot_result[0]))));


--HF1L474 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~28
HF1L474 = (!HF1_R_ctrl_shift_rot_right & ((HF1L440))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[1]));


--HE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~0
HE1L20 = ((UE4L14 & ZD4_av_readdata_pre[0])) # (HE1_data_reg[0]);


--HE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|always10~1
HE1L2 = (!UE4L14) # (!HE1L1);


--HE2L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0
HE2L19 = ((UE9L14 & YD10_out_payload[0])) # (HE2_data_reg[0]);


--HE2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0
HE2L1 = (!YD9_mem[0][52]) # ((!UE9L14) # (YD9_mem[0][88]));


--HC1_readdata[0] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[0]
--register power-up is low

HC1_readdata[0] = DFFEAS(HC1_read_mux_out[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1_readdata[0] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[0]
--register power-up is low

MC1_readdata[0] = DFFEAS(MC1L72, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_readdata[0] is nios_system:NiosII|nios_system_pin:pin|readdata[0]
GC1_readdata[0] = (XB1L1 & GC1_data_out);


--XB1_read_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en
--register power-up is low

XB1_read_interrupt_en = DFFEAS(XB1L16, UG1_outclk_wire[0],  ,  , XB1L4,  ,  ,  ,  );


--XB1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~0
XB1L55 = ( PC1_right_audio_fifo_read_space[0] & ( XB1_read_interrupt_en & ( (!HF1_W_alu_result[3]) # ((!HF1_W_alu_result[2] & ((XC1_q_b[0]))) # (HF1_W_alu_result[2] & (XC2_q_b[0]))) ) ) ) # ( !PC1_right_audio_fifo_read_space[0] & ( XB1_read_interrupt_en & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[0])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (XC2_q_b[0]))) ) ) ) # ( PC1_right_audio_fifo_read_space[0] & ( !XB1_read_interrupt_en & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[0])))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[0])))) ) ) ) # ( !PC1_right_audio_fifo_read_space[0] & ( !XB1_read_interrupt_en & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & ((XC1_q_b[0]))) # (HF1_W_alu_result[2] & (XC2_q_b[0])))) ) ) );


--XB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]~1
XB1L22 = ( LE1L12 & ( YD1_mem_used[1] & ( JC1_r_sync_rst ) ) ) # ( !LE1L12 & ( YD1_mem_used[1] & ( JC1_r_sync_rst ) ) ) # ( LE1L12 & ( !YD1_mem_used[1] & ( ((ND1_rst1 & (JE1L1 & HF1_W_alu_result[4]))) # (JC1_r_sync_rst) ) ) ) # ( !LE1L12 & ( !YD1_mem_used[1] & ( JC1_r_sync_rst ) ) );


--YB1_ack is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|ack
YB1_ack = (!DD1_shiftreg_data[18] & (!DD1_shiftreg_data[0] & !DD1_shiftreg_data[9]));


--YB1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~0
YB1L75 = ( DD1_shiftreg_data[1] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((YB1_address_reg[0])))) # (HF1_W_alu_result[2] & (((!YB1_ack)) # (HF1_W_alu_result[3]))) ) ) # ( !DD1_shiftreg_data[1] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((YB1_address_reg[0])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (!YB1_ack))) ) );


--YB1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1
YB1L76 = ( YB1L75 & ( (!YB1L111 & (((YB1_readdata[0])))) # (YB1L111 & ((!XD2L2 & ((YB1_readdata[0]))) # (XD2L2 & (!XB1L1)))) ) ) # ( !YB1L75 & ( (YB1_readdata[0] & ((!YB1L111) # (!XD2L2))) ) );


--HE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~1
HE1L21 = ((UE4L14 & ZD4_av_readdata_pre[2])) # (HE1_data_reg[2]);


--HE2L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1
HE2L20 = ((UE9L14 & YD10_out_payload[2])) # (HE2_data_reg[2]);


--HC1_readdata[2] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[2]
--register power-up is low

HC1_readdata[2] = DFFEAS(HC1_read_mux_out[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_clear_read_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos
--register power-up is low

XB1_clear_read_fifos = DFFEAS(XB1L5, UG1_outclk_wire[0],  ,  , XB1L4,  ,  ,  ,  );


--XB1L56 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~2
XB1L56 = ( PC1_right_audio_fifo_read_space[2] & ( XB1_clear_read_fifos & ( (!HF1_W_alu_result[3]) # ((!HF1_W_alu_result[2] & ((XC1_q_b[2]))) # (HF1_W_alu_result[2] & (XC2_q_b[2]))) ) ) ) # ( !PC1_right_audio_fifo_read_space[2] & ( XB1_clear_read_fifos & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[2])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (XC2_q_b[2]))) ) ) ) # ( PC1_right_audio_fifo_read_space[2] & ( !XB1_clear_read_fifos & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[2])))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[2])))) ) ) ) # ( !PC1_right_audio_fifo_read_space[2] & ( !XB1_clear_read_fifos & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & ((XC1_q_b[2]))) # (HF1_W_alu_result[2] & (XC2_q_b[2])))) ) ) );


--YB1_control_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]
--register power-up is low

YB1_control_reg[2] = DFFEAS(YB1L37, UG1_outclk_wire[0],  ,  , YB1L29,  ,  ,  ,  );


--YB1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~2
YB1L77 = ( DD1_shiftreg_data[3] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3] & (YB1_control_reg[2])) # (HF1_W_alu_result[3] & ((YB1_address_reg[2]))))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3])) ) ) # ( !DD1_shiftreg_data[3] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3] & (YB1_control_reg[2])) # (HF1_W_alu_result[3] & ((YB1_address_reg[2]))))) ) );


--YB1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~3
YB1L78 = ( YB1_readdata[2] & ( YB1L77 ) ) # ( !YB1_readdata[2] & ( YB1L77 & ( (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & (LE1L12 & XD2L2))) ) ) ) # ( YB1_readdata[2] & ( !YB1L77 & ( (((!LE1L12) # (!XD2L2)) # (YD2_mem_used[1])) # (HF1_W_alu_result[4]) ) ) );


--HE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~2
HE1L22 = ((UE4L14 & ZD4_av_readdata_pre[10])) # (HE1_data_reg[10]);


--HE2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2
HE2L21 = ((UE9L14 & YD10_out_payload[10])) # (HE2_data_reg[10]);


--XB1L57 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~3
XB1L57 = ( XC2_q_b[10] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[10])))) # (HF1_W_alu_result[2] & (((PC1_left_audio_fifo_read_space[2])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[10] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[10])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_left_audio_fifo_read_space[2]))) ) );


--XB1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7]~4
XB1L29 = (XB1L1) # (JC1_r_sync_rst);


--BC1_ac is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

BC1_ac = DFFEAS(BC1L62, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~79
SE1L91 = ( SE1L113 & ( (!YD10_out_payload[11] & (((DE3L1 & SE1L21)))) # (YD10_out_payload[11] & (((DE3L1 & SE1L21)) # (SE1L84))) ) ) # ( !SE1L113 );


--HF1L379 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28
HF1L379 = ( HF1L222 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L423)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[27])))) ) ) # ( !HF1L222 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & ((HF1L423)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[27])))) ) );


--HE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~3
HE1L23 = ((UE4L14 & ZD4_av_readdata_pre[3])) # (HE1_data_reg[3]);


--HE2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3
HE2L22 = ((UE9L14 & YD10_out_payload[3])) # (HE2_data_reg[3]);


--HC1_readdata[3] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[3]
--register power-up is low

HC1_readdata[3] = DFFEAS(HC1_read_mux_out[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~5
XB1L58 = ( XC1_q_b[3] & ( PC1_right_audio_fifo_read_space[3] & ( (!HF1_W_alu_result[2] & (((XB1_clear_write_fifos)) # (HF1_W_alu_result[3]))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[3])))) ) ) ) # ( !XC1_q_b[3] & ( PC1_right_audio_fifo_read_space[3] & ( (!HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (XB1_clear_write_fifos))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[3])))) ) ) ) # ( XC1_q_b[3] & ( !PC1_right_audio_fifo_read_space[3] & ( (!HF1_W_alu_result[2] & (((XB1_clear_write_fifos)) # (HF1_W_alu_result[3]))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC2_q_b[3])))) ) ) ) # ( !XC1_q_b[3] & ( !PC1_right_audio_fifo_read_space[3] & ( (!HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (XB1_clear_write_fifos))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC2_q_b[3])))) ) ) );


--YB1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~4
YB1L79 = ( DD1_shiftreg_data[4] & ( (HF1_W_alu_result[3] & (!YB1_internal_reset & ((YB1_address_reg[3]) # (HF1_W_alu_result[2])))) ) ) # ( !DD1_shiftreg_data[4] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (!YB1_internal_reset & YB1_address_reg[3]))) ) );


--YB1L68 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4]~5
YB1L68 = ( XD2L2 & ( (YB1L111) # (JC1_r_sync_rst) ) ) # ( !XD2L2 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) );


--HE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~4
HE1L24 = ((UE4L14 & ZD4_av_readdata_pre[11])) # (HE1_data_reg[11]);


--HE2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4
HE2L23 = ((UE9L14 & YD10_out_payload[11])) # (HE2_data_reg[11]);


--XB1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~6
XB1L59 = ( XC2_q_b[11] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[11])))) # (HF1_W_alu_result[2] & (((PC1_left_audio_fifo_read_space[3])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[11] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[11])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_left_audio_fifo_read_space[3]))) ) );


--SE1L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~80
SE1L92 = ( SE1L114 & ( (!YD10_out_payload[12] & (((DE3L1 & SE1L22)))) # (YD10_out_payload[12] & (((DE3L1 & SE1L22)) # (SE1L84))) ) ) # ( !SE1L114 );


--HF1L380 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~29
HF1L380 = ( HF1L226 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L424)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[28])))) ) ) # ( !HF1L226 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & (HF1L424))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[28])))) ) );


--HE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~5
HE1L25 = ((UE4L14 & ZD4_av_readdata_pre[4])) # (HE1_data_reg[4]);


--HE2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5
HE2L24 = ((UE9L14 & YD10_out_payload[4])) # (HE2_data_reg[4]);


--XB1L60 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~7
XB1L60 = ( XC2_q_b[4] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[4])))) # (HF1_W_alu_result[2] & (((PC1_right_audio_fifo_read_space[4])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[4] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[4])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_right_audio_fifo_read_space[4]))) ) );


--YB1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~6
YB1L80 = ( DD1_shiftreg_data[5] & ( (HF1_W_alu_result[3] & (!YB1_internal_reset & ((YB1_address_reg[4]) # (HF1_W_alu_result[2])))) ) ) # ( !DD1_shiftreg_data[5] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (!YB1_internal_reset & YB1_address_reg[4]))) ) );


--HC1_readdata[4] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[4]
--register power-up is low

HC1_readdata[4] = DFFEAS(HC1_read_mux_out[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~6
HE1L26 = ((UE4L14 & ZD4_av_readdata_pre[12])) # (HE1_data_reg[12]);


--HE2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6
HE2L25 = ((UE9L14 & YD10_out_payload[12])) # (HE2_data_reg[12]);


--XB1L61 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~8
XB1L61 = ( XC2_q_b[12] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[12])))) # (HF1_W_alu_result[2] & (((PC1_left_audio_fifo_read_space[4])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[12] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[12])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_left_audio_fifo_read_space[4]))) ) );


--SE1L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~81
SE1L93 = ( SE1L115 & ( SE1L116 ) ) # ( !SE1L115 & ( SE1L116 ) ) # ( SE1L115 & ( !SE1L116 & ( (!YD10_out_payload[13] & (((DE3L1 & SE1L23)))) # (YD10_out_payload[13] & (((DE3L1 & SE1L23)) # (SE1L84))) ) ) ) # ( !SE1L115 & ( !SE1L116 ) );


--HF1L381 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~30
HF1L381 = ( HF1L230 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L425)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[29])))) ) ) # ( !HF1L230 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & (HF1L425))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[29])))) ) );


--HE1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~7
HE1L27 = ((UE4L14 & ZD4_av_readdata_pre[5])) # (HE1_data_reg[5]);


--HE2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7
HE2L26 = ((UE9L14 & YD10_out_payload[5])) # (HE2_data_reg[5]);


--XB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~9
XB1L62 = ( XC2_q_b[5] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[5])))) # (HF1_W_alu_result[2] & (((PC1_right_audio_fifo_read_space[5])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[5] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[5])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_right_audio_fifo_read_space[5]))) ) );


--YB1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~7
YB1L81 = ( DD1_shiftreg_data[6] & ( (HF1_W_alu_result[3] & (!YB1_internal_reset & ((YB1_address_reg[5]) # (HF1_W_alu_result[2])))) ) ) # ( !DD1_shiftreg_data[6] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (!YB1_internal_reset & YB1_address_reg[5]))) ) );


--HC1_readdata[5] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[5]
--register power-up is low

HC1_readdata[5] = DFFEAS(HC1_read_mux_out[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~8
HE1L28 = ((UE4L14 & ZD4_av_readdata_pre[13])) # (HE1_data_reg[13]);


--HE2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8
HE2L27 = ((UE9L14 & YD10_out_payload[13])) # (HE2_data_reg[13]);


--XB1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~10
XB1L63 = ( XC2_q_b[13] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[13])))) # (HF1_W_alu_result[2] & (((PC1_left_audio_fifo_read_space[5])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[13] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[13])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_left_audio_fifo_read_space[5]))) ) );


--SE1L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~82
SE1L94 = ( SE1L117 & ( SE1L118 ) ) # ( !SE1L117 & ( SE1L118 ) ) # ( SE1L117 & ( !SE1L118 & ( (!YD10_out_payload[14] & (((DE3L1 & SE1L24)))) # (YD10_out_payload[14] & (((DE3L1 & SE1L24)) # (SE1L84))) ) ) ) # ( !SE1L117 & ( !SE1L118 ) );


--HF1L382 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31
HF1L382 = ( HF1L234 & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic) # ((HF1L426)))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[30])))) ) ) # ( !HF1L234 & ( (!HF1_R_ctrl_shift_rot & (HF1_R_ctrl_logic & (HF1L426))) # (HF1_R_ctrl_shift_rot & (((HF1_E_shift_rot_result[30])))) ) );


--HE1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~9
HE1L29 = ((UE4L14 & ZD4_av_readdata_pre[6])) # (HE1_data_reg[6]);


--HE2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9
HE2L28 = ((UE9L14 & YD10_out_payload[6])) # (HE2_data_reg[6]);


--XB1L64 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~11
XB1L64 = ( XC2_q_b[6] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[6])))) # (HF1_W_alu_result[2] & (((PC1_right_audio_fifo_read_space[6])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[6] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[6])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_right_audio_fifo_read_space[6]))) ) );


--YB1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~8
YB1L82 = ( DD1_shiftreg_data[7] & ( (HF1_W_alu_result[3] & (!YB1_internal_reset & ((YB1_address_reg[6]) # (HF1_W_alu_result[2])))) ) ) # ( !DD1_shiftreg_data[7] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (!YB1_internal_reset & YB1_address_reg[6]))) ) );


--HC1_readdata[6] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[6]
--register power-up is low

HC1_readdata[6] = DFFEAS(HC1_read_mux_out[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~10
HE1L30 = ((UE4L14 & ZD4_av_readdata_pre[14])) # (HE1_data_reg[14]);


--HE2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10
HE2L29 = ((UE9L14 & YD10_out_payload[14])) # (HE2_data_reg[14]);


--XB1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~12
XB1L65 = ( XC2_q_b[14] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[14])))) # (HF1_W_alu_result[2] & (((PC1_left_audio_fifo_read_space[6])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[14] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[14])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_left_audio_fifo_read_space[6]))) ) );


--BC1_woverflow is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

BC1_woverflow = DFFEAS(BC1L89, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~83
SE1L95 = ( SE1L119 & ( (!YD10_out_payload[15] & (((DE3L1 & SE1L83)))) # (YD10_out_payload[15] & (((DE3L1 & SE1L83)) # (SE1L84))) ) ) # ( !SE1L119 );


--HF1L383 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32
HF1L383 = ( HF1_E_shift_rot_result[31] & ( ((!HF1_R_ctrl_logic & ((HF1L218))) # (HF1_R_ctrl_logic & (HF1L427))) # (HF1_R_ctrl_shift_rot) ) ) # ( !HF1_E_shift_rot_result[31] & ( (!HF1_R_ctrl_shift_rot & ((!HF1_R_ctrl_logic & ((HF1L218))) # (HF1_R_ctrl_logic & (HF1L427)))) ) );


--HE1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~11
HE1L31 = ((UE4L14 & ZD4_av_readdata_pre[7])) # (HE1_data_reg[7]);


--HE2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11
HE2L30 = ((UE9L14 & YD10_out_payload[7])) # (HE2_data_reg[7]);


--HC1_readdata[7] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[7]
--register power-up is low

HC1_readdata[7] = DFFEAS(HC1_read_mux_out[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~13
XB1L66 = ( XC2_q_b[7] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[7])))) # (HF1_W_alu_result[2] & (((PC1_right_audio_fifo_read_space[7])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[7] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[7])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_right_audio_fifo_read_space[7]))) ) );


--YB1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~9
YB1L83 = ( DD1_shiftreg_data[8] & ( (HF1_W_alu_result[3] & (!YB1_internal_reset & ((YB1_address_reg[7]) # (HF1_W_alu_result[2])))) ) ) # ( !DD1_shiftreg_data[8] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (!YB1_internal_reset & YB1_address_reg[7]))) ) );


--HE1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~12
HE1L32 = ((UE4L14 & ZD4_av_readdata_pre[15])) # (HE1_data_reg[15]);


--HE2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12
HE2L31 = ((UE9L14 & YD10_out_payload[15])) # (HE2_data_reg[15]);


--XB1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~14
XB1L67 = ( XC2_q_b[15] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[15])))) # (HF1_W_alu_result[2] & (((PC1_left_audio_fifo_read_space[7])) # (HF1_W_alu_result[3]))) ) ) # ( !XC2_q_b[15] & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[15])))) # (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (PC1_left_audio_fifo_read_space[7]))) ) );


--BC1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

BC1_rvalid = DFFEAS(BC1L86, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~13
HE1L33 = ((UE4L14 & ZD4_av_readdata_pre[1])) # (HE1_data_reg[1]);


--HE2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13
HE2L32 = ((UE9L14 & YD10_out_payload[1])) # (HE2_data_reg[1]);


--MC1_readdata[1] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[1]
--register power-up is low

MC1_readdata[1] = DFFEAS(MC1L73, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_write_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en
--register power-up is low

XB1_write_interrupt_en = DFFEAS(XB1L73, UG1_outclk_wire[0],  ,  , XB1L4,  ,  ,  ,  );


--XB1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~15
XB1L68 = ( PC1_right_audio_fifo_read_space[1] & ( XB1_write_interrupt_en & ( (!HF1_W_alu_result[3]) # ((!HF1_W_alu_result[2] & ((XC1_q_b[1]))) # (HF1_W_alu_result[2] & (XC2_q_b[1]))) ) ) ) # ( !PC1_right_audio_fifo_read_space[1] & ( XB1_write_interrupt_en & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[1])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (XC2_q_b[1]))) ) ) ) # ( PC1_right_audio_fifo_read_space[1] & ( !XB1_write_interrupt_en & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[1])))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[1])))) ) ) ) # ( !PC1_right_audio_fifo_read_space[1] & ( !XB1_write_interrupt_en & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & ((XC1_q_b[1]))) # (HF1_W_alu_result[2] & (XC2_q_b[1])))) ) ) );


--YB1_control_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]
--register power-up is low

YB1_control_reg[1] = DFFEAS(YB1L38, UG1_outclk_wire[0],  ,  , YB1L29,  ,  ,  ,  );


--YB1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~10
YB1L84 = ( YB1_readdata[1] & ( YB1L90 ) ) # ( !YB1_readdata[1] & ( YB1L90 & ( (!HF1_W_alu_result[4] & (!YD2_mem_used[1] & (LE1L12 & XD2L2))) ) ) ) # ( YB1_readdata[1] & ( !YB1L90 & ( (((!LE1L12) # (!XD2L2)) # (YD2_mem_used[1])) # (HF1_W_alu_result[4]) ) ) );


--HC1_readdata[1] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[1]
--register power-up is low

HC1_readdata[1] = DFFEAS(HC1_read_mux_out[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HE1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~14
HE1L34 = ((UE4L14 & ZD4_av_readdata_pre[8])) # (HE1_data_reg[8]);


--HE2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14
HE2L33 = ((UE9L14 & YD10_out_payload[8])) # (HE2_data_reg[8]);


--XB1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~16
XB1L69 = ( PC1_left_audio_fifo_read_space[0] & ( XB1_read_interrupt & ( (!HF1_W_alu_result[3]) # ((!HF1_W_alu_result[2] & ((XC1_q_b[8]))) # (HF1_W_alu_result[2] & (XC2_q_b[8]))) ) ) ) # ( !PC1_left_audio_fifo_read_space[0] & ( XB1_read_interrupt & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[8])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (XC2_q_b[8]))) ) ) ) # ( PC1_left_audio_fifo_read_space[0] & ( !XB1_read_interrupt & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[8])))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[8])))) ) ) ) # ( !PC1_left_audio_fifo_read_space[0] & ( !XB1_read_interrupt & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & ((XC1_q_b[8]))) # (HF1_W_alu_result[2] & (XC2_q_b[8])))) ) ) );


--YB1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~11
YB1L85 = (HF1_W_alu_result[2] & (!HF1_W_alu_result[3] & (BD1_auto_init_complete & !BD1_auto_init_error)));


--YB1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~12
YB1L86 = ( DD1_shiftreg_data[10] & ( (!YB1_control_reg[16] & (!YB1_control_reg[17] & (!HF1_W_alu_result[2] $ (HF1_W_alu_result[3])))) ) );


--YB1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~13
YB1L87 = ( YB1L85 & ( YB1L86 & ( (!YB1L111 & (((YB1_readdata[8])))) # (YB1L111 & ((!XD2L2 & ((YB1_readdata[8]))) # (XD2L2 & (!XB1L1)))) ) ) ) # ( !YB1L85 & ( YB1L86 & ( (!YB1L111 & (((YB1_readdata[8])))) # (YB1L111 & ((!XD2L2 & ((YB1_readdata[8]))) # (XD2L2 & (!XB1L1)))) ) ) ) # ( YB1L85 & ( !YB1L86 & ( (!YB1L111 & (((YB1_readdata[8])))) # (YB1L111 & ((!XD2L2 & ((YB1_readdata[8]))) # (XD2L2 & (!XB1L1)))) ) ) ) # ( !YB1L85 & ( !YB1L86 & ( (YB1_readdata[8] & ((!YB1L111) # (!XD2L2))) ) ) );


--HE1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~15
HE1L35 = ((UE4L14 & ZD4_av_readdata_pre[9])) # (HE1_data_reg[9]);


--HE2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15
HE2L34 = ((UE9L14 & YD10_out_payload[9])) # (HE2_data_reg[9]);


--XB1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~17
XB1L70 = ( PC1_left_audio_fifo_read_space[1] & ( XB1_write_interrupt & ( (!HF1_W_alu_result[3]) # ((!HF1_W_alu_result[2] & ((XC1_q_b[9]))) # (HF1_W_alu_result[2] & (XC2_q_b[9]))) ) ) ) # ( !PC1_left_audio_fifo_read_space[1] & ( XB1_write_interrupt & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC1_q_b[9])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & (XC2_q_b[9]))) ) ) ) # ( PC1_left_audio_fifo_read_space[1] & ( !XB1_write_interrupt & ( (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((XC1_q_b[9])))) # (HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((XC2_q_b[9])))) ) ) ) # ( !PC1_left_audio_fifo_read_space[1] & ( !XB1_write_interrupt & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & ((XC1_q_b[9]))) # (HF1_W_alu_result[2] & (XC2_q_b[9])))) ) ) );


--BC1_r_val is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

BC1_r_val = DFFEAS(BC1_rd_wfifo, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_r_ena1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

ND1_r_ena1 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1L41, !JC1_r_sync_rst);


--ND1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
ND1L22 = AMPP_FUNCTION(!BC1_r_val, !ND1_r_ena1);


--TD2_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

TD2_b_full = DFFEAS(TD2L6, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L96 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
ND1L96 = AMPP_FUNCTION(!A1L159, !ND1_tck_t_dav, !ND1_td_shift[10], !ND1_write_stalled);


--ND1L97 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
ND1L97 = AMPP_FUNCTION(!A1L152, !ND1_state, !ND1_count[1], !A1L156, !A1L161, !A1L151);


--ND1_rdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

ND1_rdata[0] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[0], !JC1_r_sync_rst, ND1L22);


--ND1_td_shift[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

ND1_td_shift[3] = AMPP_FUNCTION(A1L158, ND1L74, !A1L150, ND1L57);


--ND1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
ND1L73 = AMPP_FUNCTION(!A1L152, !ND1_count[9], !A1L156, !ND1L71, !ND1_rdata[0], !ND1_td_shift[3]);


--ND1L41 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
ND1L41 = AMPP_FUNCTION(!ND1_rvalid0, !BC1_r_val, !ND1_r_ena1);


--ND1_read_req is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

ND1_read_req = AMPP_FUNCTION(A1L158, ND1_td_shift[9], !A1L150, ND1L97);


--ND1_read1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

ND1_read1 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_read, !JC1_r_sync_rst);


--ND1_read2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

ND1_read2 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_read1, !JC1_r_sync_rst);


--ND1_rst2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

ND1_rst2 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_rst1, !JC1_r_sync_rst);


--ND1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
ND1L42 = AMPP_FUNCTION(!ND1_user_saw_rvalid, !ND1L41, !ND1_read_req, !ND1_read1, !ND1_read2, !ND1_rst2);


--CG1_jdo[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

CG1_jdo[25] = DFFEAS(DG1_sr[25], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--TF1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
TF1L10 = ( CG1_jdo[25] & ( (!CG1_take_action_ocimem_a & (((QF1L17 & LF1_writedata[0])) # (TF1_monitor_ready))) ) ) # ( !CG1_jdo[25] & ( ((QF1L17 & LF1_writedata[0])) # (TF1_monitor_ready) ) );


--DG1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
DG1L59 = ( AG1_MonDReg[2] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[2])))) # (BG1L2 & (((DG1_sr[4])))) ) ) # ( !AG1_MonDReg[2] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[2])))) # (BG1L2 & (((DG1_sr[4])))) ) );


--CG1_jdo[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

CG1_jdo[1] = DFFEAS(DG1_sr[1], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

CG1_jdo[4] = DFFEAS(DG1_sr[4], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
AG1L85 = ( CG1_jdo[4] & ( (((AG1_jtag_ram_rd_d1 & MG1_q_a[1])) # (AG1L83)) # (CG1_take_action_ocimem_b) ) ) # ( !CG1_jdo[4] & ( (!CG1_take_action_ocimem_b & (((AG1_jtag_ram_rd_d1 & MG1_q_a[1])) # (AG1L83))) ) );


--DG1_sr[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

DG1_sr[36] = DFFEAS(DG1L66, A1L184,  ,  , DG1L52,  ,  ,  ,  );


--DG1_sr[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

DG1_sr[37] = DFFEAS(DG1L67, A1L184,  ,  , DG1L52,  ,  ,  ,  );


--AG1_jtag_ram_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

AG1_jtag_ram_rd = DFFEAS(AG1L114, UG1_outclk_wire[0],  ,  , !CG1_take_action_ocimem_b,  ,  ,  ,  );


--CG1_jdo[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

CG1_jdo[28] = DFFEAS(DG1_sr[28], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

CG1_jdo[27] = DFFEAS(DG1_sr[27], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

CG1_jdo[26] = DFFEAS(DG1_sr[26], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1_jtag_ram_wr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

AG1_jtag_ram_wr = DFFEAS(AG1L116, UG1_outclk_wire[0],  ,  , !CG1L50,  ,  ,  ,  );


--AG1L165 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
AG1L165 = (!AG1_jtag_ram_access & (!LF1_address[8] & (AG1L164))) # (AG1_jtag_ram_access & (((AG1_jtag_ram_wr))));


--AG1_ociram_reset_req is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
AG1_ociram_reset_req = (!JC1_r_early_rst) # (AG1_jtag_ram_access);


--AG1L132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
AG1L132 = (!AG1_jtag_ram_access & ((LF1_writedata[0]))) # (AG1_jtag_ram_access & (AG1_MonDReg[0]));


--AG1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
AG1L119 = (!AG1_jtag_ram_access & ((LF1_address[0]))) # (AG1_jtag_ram_access & (AG1_MonAReg[2]));


--AG1L120 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
AG1L120 = (!AG1_jtag_ram_access & ((LF1_address[1]))) # (AG1_jtag_ram_access & (AG1_MonAReg[3]));


--AG1L121 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
AG1L121 = (!AG1_jtag_ram_access & ((LF1_address[2]))) # (AG1_jtag_ram_access & (AG1_MonAReg[4]));


--AG1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
AG1L122 = (!AG1_jtag_ram_access & ((LF1_address[3]))) # (AG1_jtag_ram_access & (AG1_MonAReg[5]));


--AG1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
AG1L123 = (!AG1_jtag_ram_access & ((LF1_address[4]))) # (AG1_jtag_ram_access & (AG1_MonAReg[6]));


--AG1L124 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
AG1L124 = (!AG1_jtag_ram_access & ((LF1_address[5]))) # (AG1_jtag_ram_access & (AG1_MonAReg[7]));


--AG1L125 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
AG1L125 = (!AG1_jtag_ram_access & ((LF1_address[6]))) # (AG1_jtag_ram_access & (AG1_MonAReg[8]));


--AG1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
AG1L126 = (!AG1_jtag_ram_access & ((LF1_address[7]))) # (AG1_jtag_ram_access & (AG1_MonAReg[9]));


--LF1_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

LF1_byteenable[0] = DFFEAS(FE1_src_data[32], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
AG1L127 = (LF1_byteenable[0]) # (AG1_jtag_ram_access);


--AG1_jtag_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

AG1_jtag_rd = DFFEAS(CG1L50, UG1_outclk_wire[0],  ,  , !CG1_take_action_ocimem_b,  ,  ,  ,  );


--HE4L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25
HE4L54 = (!HE4_use_reg & (HF1_d_writedata[0])) # (HE4_use_reg & ((HE4_data_reg[0])));


--HE4L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26
HE4L55 = (!HE4_use_reg & (HF1_d_writedata[1])) # (HE4_use_reg & ((HE4_data_reg[1])));


--HE4L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27
HE4L56 = (!HE4_use_reg & (HF1_d_writedata[2])) # (HE4_use_reg & ((HE4_data_reg[2])));


--HE4L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28
HE4L57 = (!HE4_use_reg & (HF1_d_writedata[3])) # (HE4_use_reg & ((HE4_data_reg[3])));


--HE4L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29
HE4L58 = (!HE4_use_reg & (HF1_d_writedata[4])) # (HE4_use_reg & ((HE4_data_reg[4])));


--HE4L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30
HE4L59 = (!HE4_use_reg & (HF1_d_writedata[5])) # (HE4_use_reg & ((HE4_data_reg[5])));


--HE4L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31
HE4L60 = (!HE4_use_reg & (HF1_d_writedata[6])) # (HE4_use_reg & ((HE4_data_reg[6])));


--HE4L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32
HE4L61 = (!HE4_use_reg & (HF1_d_writedata[7])) # (HE4_use_reg & ((HE4_data_reg[7])));


--HE4L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33
HE4L62 = (!HE4_use_reg & (HF1_d_writedata[8])) # (HE4_use_reg & ((HE4_data_reg[8])));


--HE4L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34
HE4L63 = (!HE4_use_reg & (HF1_d_writedata[9])) # (HE4_use_reg & ((HE4_data_reg[9])));


--HE4L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35
HE4L64 = (!HE4_use_reg & (HF1_d_writedata[10])) # (HE4_use_reg & ((HE4_data_reg[10])));


--HE4L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36
HE4L65 = (!HE4_use_reg & (HF1_d_writedata[11])) # (HE4_use_reg & ((HE4_data_reg[11])));


--HE4L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37
HE4L66 = (!HE4_use_reg & (HF1_d_writedata[12])) # (HE4_use_reg & ((HE4_data_reg[12])));


--HE4L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38
HE4L67 = (!HE4_use_reg & (HF1_d_writedata[13])) # (HE4_use_reg & ((HE4_data_reg[13])));


--HE4L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39
HE4L68 = (!HE4_use_reg & (HF1_d_writedata[14])) # (HE4_use_reg & ((HE4_data_reg[14])));


--HE4L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40
HE4L69 = (!HE4_use_reg & (HF1_d_writedata[15])) # (HE4_use_reg & ((HE4_data_reg[15])));


--YB1_device_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]
--register power-up is low

YB1_device_for_transfer[1] = DFFEAS(YB1L56, UG1_outclk_wire[0],  ,  , YB1L54,  ,  ,  ,  );


--YB1_device_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]
--register power-up is low

YB1_device_for_transfer[0] = DFFEAS(YB1L57, UG1_outclk_wire[0],  ,  , YB1L54,  ,  ,  ,  );


--YB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal5~0
YB1L1 = (!YB1_device_for_transfer[1] & !YB1_device_for_transfer[0]);


--DD1L62 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]~2
DD1L62 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1L9))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete));


--DD1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]~3
DD1L63 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1L9))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete));


--DD1L69 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~4
DD1L69 = ( BD1_data_out[25] & ( ((!DD1L62 & ((DD1_shiftreg_data[24]))) # (DD1L62 & (!YB1L1))) # (DD1L63) ) ) # ( !BD1_data_out[25] & ( (!DD1L62 & (((DD1_shiftreg_data[24] & !DD1L63)))) # (DD1L62 & ((!YB1L1) # ((DD1L63)))) ) );


--DD1L128 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~3
DD1L128 = (DD1L67 & DD1_shiftreg_mask[24]);


--DC1L64 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector4~0
DC1L64 = ( DC1_i_refs[0] & ( (!DC1_i_state.010 & (DC1_i_state.000 & (DC1_i_refs[2]))) # (DC1_i_state.010 & ((!DC1_i_refs[2] $ (!DC1_i_refs[1])))) ) ) # ( !DC1_i_refs[0] & ( (DC1_i_refs[2] & ((DC1_i_state.010) # (DC1_i_state.000))) ) );


--DC1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector5~0
DC1L65 = (!DC1_i_state.010 & (DC1_i_state.000 & (DC1_i_refs[1]))) # (DC1_i_state.010 & ((!DC1_i_refs[1] $ (!DC1_i_refs[0]))));


--DC1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector6~0
DC1L66 = (!DC1_i_state.010 & (DC1_i_state.000 & DC1_i_refs[0])) # (DC1_i_state.010 & ((!DC1_i_refs[0])));


--DC1L237 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~2
DC1L237 = (!DC1L239 & (((DC1_i_count[0])))) # (DC1L239 & ((!DC1_i_state.011 & (DC1_i_state.010)) # (DC1_i_state.011 & ((!DC1_i_count[0])))));


--JC1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

JC1_altera_reset_synchronizer_int_chain[0] = DFFEAS(RG1_altera_reset_synchronizer_int_chain_out, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--ZC3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
ZC3L1 = ( QC1L66 & ( (!XB1L8) # (!QC1_read_left_channel $ (((!ZD1L4) # (!XD11L1)))) ) ) # ( !QC1L66 & ( (!XB1L8) # (QC1_read_left_channel) ) );


--ZC4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
ZC4L1 = ( QC1L68 & ( (!XB1L8) # (!QC1L121 $ (((!ZD1L4) # (!XD11L1)))) ) ) # ( !QC1L68 & ( (!XB1L8) # (QC1L121) ) );


--QC1L93 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~6
QC1L93 = ( QC1_data_out_shift_reg[11] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[12])))) # (QC1_read_left_channel & (((XC3_q_b[12])))) ) ) # ( !QC1_data_out_shift_reg[11] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[12])))) # (QC1_read_left_channel & (((XC3_q_b[12])))) ) );


--YD9L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8
YD9L71 = ( YD9_mem_used[3] & ( ((LE1L25 & (XD9L4 & ZD1L3))) # (YD9_mem_used[5]) ) ) # ( !YD9_mem_used[3] & ( (YD9_mem_used[5] & ((!LE1L25) # ((!XD9L4) # (!ZD1L3)))) ) );


--YB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector1~0
YB1L2 = ((!DD1_transfer_complete & YB1_s_serial_transfer.STATE_2_WRITE_TRANSFER)) # (YB1_s_serial_transfer.STATE_1_PRE_WRITE);


--HF1_E_invert_arith_src_msb is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

HF1_E_invert_arith_src_msb = DFFEAS(HF1L395, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BG1_virtual_state_cdr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
BG1_virtual_state_cdr = (!A1L188 & (A1L163 & A1L168));


--DG1_DRsize.100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

DG1_DRsize.100 = DFFEAS(DG1L4, A1L184,  ,  , BG1_virtual_state_uir,  ,  ,  ,  );


--DG1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
DG1L60 = ( DG1L98 & ( (!BG1L2) # ((!DG1_DRsize.100 & ((DG1_sr[36]))) # (DG1_DRsize.100 & (A1L186))) ) ) # ( !DG1L98 & ( (BG1L2 & ((!DG1_DRsize.100 & ((DG1_sr[36]))) # (DG1_DRsize.100 & (A1L186)))) ) );


--CG1_sync2_udr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

CG1_sync2_udr = DFFEAS(FG4_dreg[0], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FG4_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

FG4_dreg[0] = DFFEAS(FG4_din_s1, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--CG1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
CG1L53 = (!CG1_sync2_udr & FG4_dreg[0]);


--AG1_MonDReg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

AG1_MonDReg[16] = DFFEAS(AG1L87, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--DG1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
DG1L61 = ( AG1_MonDReg[16] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[16])))) # (BG1L2 & (((DG1_sr[18])))) ) ) # ( !AG1_MonDReg[16] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[16])))) # (BG1L2 & (((DG1_sr[18])))) ) );


--DG1L44 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~15
DG1L44 = ( !A1L165 & ( (A1L164 & ((!A1L177) # ((!A1L163) # (A1L188)))) ) );


--DG1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~16
DG1L45 = ( A1L164 & ( A1L165 & ( (A1L177 & (!A1L188 & A1L163)) ) ) ) # ( !A1L164 & ( A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( !A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) );


--DG1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
DG1L4 = (!A1L164 & !A1L165);


--DG1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
DG1L62 = (!BG1L2 & (DG1L4 & ((TF1_monitor_error)))) # (BG1L2 & (((DG1_sr[35]))));


--CG1_sync2_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

CG1_sync2_uir = DFFEAS(FG5_dreg[0], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--FG5_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

FG5_dreg[0] = DFFEAS(FG5_din_s1, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--CG1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
CG1L45 = (!CG1_sync2_uir & FG5_dreg[0]);


--DC1_rd_valid[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]
--register power-up is low

DC1_rd_valid[2] = DFFEAS(DC1_rd_valid[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD10L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~0
YD10L14 = ( YD10_rd_ptr[2] & ( YD10_wr_ptr[0] & ( (!YD10_rd_ptr[0] & ((!YD10_wr_ptr[1] & (YD10_rd_ptr[1] & YD10_wr_ptr[2])) # (YD10_wr_ptr[1] & (!YD10_rd_ptr[1] & !YD10_wr_ptr[2])))) ) ) ) # ( !YD10_rd_ptr[2] & ( YD10_wr_ptr[0] & ( (!YD10_rd_ptr[0] & ((!YD10_wr_ptr[1] & (YD10_rd_ptr[1] & !YD10_wr_ptr[2])) # (YD10_wr_ptr[1] & (!YD10_rd_ptr[1] & YD10_wr_ptr[2])))) ) ) ) # ( YD10_rd_ptr[2] & ( !YD10_wr_ptr[0] & ( (YD10_rd_ptr[0] & (YD10_wr_ptr[2] & (!YD10_wr_ptr[1] $ (YD10_rd_ptr[1])))) ) ) ) # ( !YD10_rd_ptr[2] & ( !YD10_wr_ptr[0] & ( (YD10_rd_ptr[0] & (!YD10_wr_ptr[2] & (!YD10_wr_ptr[1] $ (YD10_rd_ptr[1])))) ) ) );


--YD10L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~1
YD10L15 = ( YD10L14 & ( (!YD10_internal_out_valid & (((YD10_full) # (DC1_za_valid)))) # (YD10_internal_out_valid & (!YD10_internal_out_ready & ((YD10_full) # (DC1_za_valid)))) ) ) # ( !YD10L14 & ( (YD10_full & ((!YD10_internal_out_valid) # (!YD10_internal_out_ready))) ) );


--YD9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0
YD9L4 = (!YD9_mem_used[3]) # (XD9L2);


--YD9L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9
YD9L72 = ( YD9_mem_used[4] & ( (!LE1L25) # ((!XD9L4) # ((!ZD1L3) # (YD9_mem_used[2]))) ) ) # ( !YD9_mem_used[4] & ( (LE1L25 & (XD9L4 & (ZD1L3 & YD9_mem_used[2]))) ) );


--YD9_mem[4][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]
--register power-up is low

YD9_mem[4][52] = DFFEAS(YD9L35, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]~3
YD9L29 = (!YD9L4 & (((YD9_mem[3][52])))) # (YD9L4 & ((!YD9_mem_used[4]) # ((YD9_mem[4][52]))));


--FE1_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[38]
FE1_src_data[38] = (!HF1_W_alu_result[2] & (((FE1L16 & HF1_F_pc[0])))) # (HF1_W_alu_result[2] & (((FE1L16 & HF1_F_pc[0])) # (XE1L2)));


--FE1_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[41]
FE1_src_data[41] = (!HF1_W_alu_result[5] & (((FE1L16 & HF1_F_pc[3])))) # (HF1_W_alu_result[5] & (((FE1L16 & HF1_F_pc[3])) # (XE1L2)));


--FE1_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[40]
FE1_src_data[40] = (!HF1_W_alu_result[4] & (((FE1L16 & HF1_F_pc[2])))) # (HF1_W_alu_result[4] & (((FE1L16 & HF1_F_pc[2])) # (XE1L2)));


--FE1_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[39]
FE1_src_data[39] = (!HF1_W_alu_result[3] & (((FE1L16 & HF1_F_pc[1])))) # (HF1_W_alu_result[3] & (((FE1L16 & HF1_F_pc[1])) # (XE1L2)));


--FE1_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[45]
FE1_src_data[45] = (!HF1_W_alu_result[9] & (((FE1L16 & HF1_F_pc[7])))) # (HF1_W_alu_result[9] & (((FE1L16 & HF1_F_pc[7])) # (XE1L2)));


--FE1_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[44]
FE1_src_data[44] = (!HF1_W_alu_result[8] & (((FE1L16 & HF1_F_pc[6])))) # (HF1_W_alu_result[8] & (((FE1L16 & HF1_F_pc[6])) # (XE1L2)));


--FE1_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[43]
FE1_src_data[43] = (!HF1_W_alu_result[7] & (((FE1L16 & HF1_F_pc[5])))) # (HF1_W_alu_result[7] & (((FE1L16 & HF1_F_pc[5])) # (XE1L2)));


--FE1_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[42]
FE1_src_data[42] = (!HF1_W_alu_result[6] & (((FE1L16 & HF1_F_pc[4])))) # (HF1_W_alu_result[6] & (((FE1L16 & HF1_F_pc[4])) # (XE1L2)));


--AG1_MonDReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

AG1_MonDReg[4] = DFFEAS(AG1L88, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

LF1_writedata[4] = DFFEAS(FE1L22, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L136 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~1
AG1L136 = (!AG1_jtag_ram_access & ((LF1_writedata[4]))) # (AG1_jtag_ram_access & (AG1_MonDReg[4]));


--FE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~2
FE1L17 = (HF1_d_writedata[2] & XE1L2);


--FE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~3
FE1L18 = (XE1L2 & HF1_hbreak_enabled);


--E1_prev_data_2[6] is clock_synchronizer:switch_sync|prev_data_2[6]
--register power-up is low

E1_prev_data_2[6] = DFFEAS(E1_prev_data_1[6], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[7] is clock_synchronizer:switch_sync|prev_data_2[7]
--register power-up is low

E1_prev_data_2[7] = DFFEAS(E1_prev_data_1[7], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[2] is clock_synchronizer:switch_sync|prev_data_2[2]
--register power-up is low

E1_prev_data_2[2] = DFFEAS(E1_prev_data_1[2], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[5] is clock_synchronizer:switch_sync|prev_data_2[5]
--register power-up is low

E1_prev_data_2[5] = DFFEAS(E1_prev_data_1[5], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[0] is clock_synchronizer:switch_sync|prev_data_2[0]
--register power-up is low

E1_prev_data_2[0] = DFFEAS(E1_prev_data_1[0], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[1] is clock_synchronizer:switch_sync|prev_data_2[1]
--register power-up is low

E1_prev_data_2[1] = DFFEAS(E1_prev_data_1[1], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[3] is clock_synchronizer:switch_sync|prev_data_2[3]
--register power-up is low

E1_prev_data_2[3] = DFFEAS(E1_prev_data_1[3], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_2[4] is clock_synchronizer:switch_sync|prev_data_2[4]
--register power-up is low

E1_prev_data_2[4] = DFFEAS(E1_prev_data_1[4], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--FE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~4
FE1L19 = (HF1_d_writedata[1] & XE1L2);


--TD1_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

TD1_b_non_empty = DFFEAS(TD1L8, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_rd_wfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rd_wfifo
BC1_rd_wfifo = (ND1L41 & TD1_b_non_empty);


--BC1_fifo_wr is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

BC1_fifo_wr = DFFEAS(BC1L76, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
TD1L3 = ( BC1_fifo_wr & ( (WD1_counter_reg_bit[3] & (WD1_counter_reg_bit[5] & (WD1_counter_reg_bit[4] & TD1_b_non_empty))) ) );


--TD1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
TD1L4 = ( !BC1_rd_wfifo & ( TD1L3 & ( ((WD1_counter_reg_bit[0] & (WD1_counter_reg_bit[2] & WD1_counter_reg_bit[1]))) # (TD1_b_full) ) ) ) # ( !BC1_rd_wfifo & ( !TD1L3 & ( TD1_b_full ) ) );


--TD1L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
TD1L1 = !BC1_fifo_wr $ (((!ND1L41) # (!TD1_b_non_empty)));


--ND1L50Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

ND1L50Q = AMPP_FUNCTION(UG1_outclk_wire[0], ND1L49, !JC1_r_sync_rst);


--BC1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
BC1L72 = (ND1_rst1 & (HF1_d_read & (!KE1_read_accepted & !HF1_W_alu_result[2])));


--BC1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
BC1L73 = ( BC1L72 & ( (LE1L9 & (LE1L13 & (BC1L69 & TD2_b_non_empty))) ) );


--WD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

WD2_counter_reg_bit[2] = DFFEAS(WD2_counter_comb_bita2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD2L3,  ,  ,  ,  );


--WD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

WD2_counter_reg_bit[1] = DFFEAS(WD2_counter_comb_bita1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD2L3,  ,  ,  ,  );


--WD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

WD2_counter_reg_bit[4] = DFFEAS(WD2_counter_comb_bita4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD2L3,  ,  ,  ,  );


--WD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

WD2_counter_reg_bit[3] = DFFEAS(WD2_counter_comb_bita3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD2L3,  ,  ,  ,  );


--WD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

WD2_counter_reg_bit[5] = DFFEAS(WD2_counter_comb_bita5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , TD2L3,  ,  ,  ,  );


--BC1_wr_rfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
BC1_wr_rfifo = (!TD2_b_full & ND1L50Q);


--TD2L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
TD2L1 = (!WD2_counter_reg_bit[4] & (!WD2_counter_reg_bit[3] & (!WD2_counter_reg_bit[5] & !BC1_wr_rfifo)));


--TD2L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
TD2L2 = (!WD2_counter_reg_bit[2] & (WD2_counter_reg_bit[0] & (!WD2_counter_reg_bit[1] & TD2L1)));


--TD2L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
TD2L8 = ( TD2L2 & ( ((!TD2_b_non_empty & (ND1L50Q)) # (TD2_b_non_empty & ((!BC1L73)))) # (TD2_b_full) ) ) # ( !TD2L2 & ( ((ND1L50Q) # (TD2_b_full)) # (TD2_b_non_empty) ) );


--ND1_jupdate1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

ND1_jupdate1 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_jupdate, !JC1_r_sync_rst);


--ND1_jupdate2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

ND1_jupdate2 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_jupdate1, !JC1_r_sync_rst);


--ND1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
ND1L2 = AMPP_FUNCTION(!ND1_jupdate1, !ND1_jupdate2);


--ND1_write1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

ND1_write1 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_write, !JC1_r_sync_rst);


--ND1_write2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

ND1_write2 = AMPP_FUNCTION(UG1_outclk_wire[0], ND1_write1, !JC1_r_sync_rst);


--ND1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
ND1L3 = AMPP_FUNCTION(!ND1_write1, !ND1_write2);


--ND1_write_valid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

ND1_write_valid = AMPP_FUNCTION(A1L158, ND1_td_shift[10], !A1L150, ND1L97);


--ND1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
ND1L51 = AMPP_FUNCTION(!BC1_t_dav, !ND1_write_stalled, !ND1_rst2, !ND1L2, !ND1L3, !ND1_write_valid);


--BC1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
BC1L74 = (LE1L9 & (LE1L13 & (BC1L69 & BC1L72)));


--TD2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
TD2L3 = ( BC1_wr_rfifo & ( BC1L72 & ( (!LE1L9) # ((!LE1L13) # ((!BC1L69) # (!TD2_b_non_empty))) ) ) ) # ( !BC1_wr_rfifo & ( BC1L72 & ( (LE1L9 & (LE1L13 & (BC1L69 & TD2_b_non_empty))) ) ) ) # ( BC1_wr_rfifo & ( !BC1L72 ) );


--FE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~5
FE1L20 = (HF1_d_writedata[0] & XE1L2);


--MC1_force_reload is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload
--register power-up is low

MC1_force_reload = DFFEAS(MC1L49, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L61 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~0
MC1L61 = (!MC1L43 & (!MC1_force_reload & !MC1L2));


--MC1L44 is nios_system:NiosII|nios_system_timer_0:timer_0|always0~0
MC1L44 = (MC1_force_reload) # (ZD5_av_readdata_pre[0]);


--MC1L62 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~1
MC1L62 = (!MC1L43 & (!MC1_force_reload & !MC1L6));


--MC1L63 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~2
MC1L63 = (!MC1L43 & (!MC1_force_reload & !MC1L10));


--MC1L64 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~3
MC1L64 = (!MC1L43 & (!MC1_force_reload & !MC1L14));


--MC1L65 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~4
MC1L65 = (!MC1L43 & (!MC1_force_reload & !MC1L18));


--MC1L66 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~5
MC1L66 = (!MC1L43 & (!MC1_force_reload & !MC1L22));


--MC1L67 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~6
MC1L67 = (!MC1L43 & (!MC1_force_reload & !MC1L26));


--MC1L68 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~7
MC1L68 = (!MC1L43 & (!MC1_force_reload & !MC1L30));


--MC1L69 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~8
MC1L69 = (!MC1L43 & (!MC1_force_reload & !MC1L34));


--MC1L70 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~9
MC1L70 = (!MC1L43 & (!MC1_force_reload & !MC1L38));


--DG1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
DG1L63 = ( AG1_MonDReg[20] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[20])))) # (BG1L2 & (((DG1_sr[22])))) ) ) # ( !AG1_MonDReg[20] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[20])))) # (BG1L2 & (((DG1_sr[22])))) ) );


--DG1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~19
DG1L64 = ( AG1_MonDReg[19] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[19])))) # (BG1L2 & (((DG1_sr[21])))) ) ) # ( !AG1_MonDReg[19] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[19])))) # (BG1L2 & (((DG1_sr[21])))) ) );


--FE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~6
FE1L21 = (HF1_d_writedata[3] & XE1L2);


--RG2_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

RG2_altera_reset_synchronizer_int_chain[0] = DFFEAS(RG2_altera_reset_synchronizer_int_chain[1], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--TF1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
TF1L6 = ( CG1_jdo[25] & ( (!CG1_take_action_ocimem_a & (((QF1L17 & LF1_writedata[1])) # (TF1_monitor_error))) ) ) # ( !CG1_jdo[25] & ( ((QF1L17 & LF1_writedata[1])) # (TF1_monitor_error) ) );


--AG1L133 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~2
AG1L133 = (!AG1_jtag_ram_access & ((LF1_writedata[1]))) # (AG1_jtag_ram_access & (AG1_MonDReg[1]));


--CG1_jdo[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

CG1_jdo[23] = DFFEAS(DG1_sr[23], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--A1L176 is jtag.bp.NiosII_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L176 = INPUT();


--TF1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
TF1L8 = ( CG1_jdo[23] & ( A1L176 & ( (!CG1_jdo[35] & (CG1_jdo[34] & CG1L49)) ) ) ) # ( CG1_jdo[23] & ( !A1L176 & ( ((!CG1_jdo[35] & (CG1_jdo[34] & CG1L49))) # (TF1_monitor_go) ) ) ) # ( !CG1_jdo[23] & ( !A1L176 & ( TF1_monitor_go ) ) );


--AG1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3
AG1L134 = (!AG1_jtag_ram_access & (LF1_writedata[2])) # (AG1_jtag_ram_access & ((AG1_MonDReg[2])));


--AG1_MonDReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

AG1_MonDReg[3] = DFFEAS(AG1L89, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--AG1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4
AG1L135 = (!AG1_jtag_ram_access & (LF1_writedata[3])) # (AG1_jtag_ram_access & ((AG1_MonDReg[3])));


--FE2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~33
FE2L53 = ( XE2L1 & ( HF1_d_writedata[31] & ( (JE1L2 & (LE1L3 & (!LE1L20 & !LE1L21))) ) ) );


--XB1L53 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30]~18
XB1L53 = (!HF1_W_alu_result[2]) # ((JC1_r_sync_rst) # (HF1_W_alu_result[3]));


--HF1L503 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29
HF1L503 = (!HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[28])) # (HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[30])));


--YB1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~14
YB1L88 = (!HF1_W_alu_result[3] & ((YB1_control_reg[16]) # (HF1_W_alu_result[2])));


--YB1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~15
YB1L89 = (!HF1_W_alu_result[3] & ((YB1_control_reg[17]) # (HF1_W_alu_result[2])));


--HF1L286 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
HF1L286 = (HF1L588 & ((HF1L291) # (HF1L603)));


--HF1_R_ctrl_rot_right_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
HF1_R_ctrl_rot_right_nxt = (HF1L604 & HF1L588);


--HF1L505 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~30
HF1L505 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[30]))) # (HF1_R_ctrl_shift_rot_right & (HF1L440));


--DC1_za_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]
--register power-up is low

DC1_za_data[0] = DFFEAS(DRAM_DQ[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_read_mux_out[0] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[0]
HC1_read_mux_out[0] = ( E1_prev_data_2[0] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[0])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[0])))) ) ) # ( !E1_prev_data_2[0] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[0])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[0]))))) ) );


--MC1L72 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[0]~0
MC1L72 = ( MC1_control_register & ( (!HF1_W_alu_result[4] & (!HF1_W_alu_result[3] & ((MC1_timeout_occurred) # (HF1_W_alu_result[2])))) ) ) # ( !MC1_control_register & ( (!HF1_W_alu_result[2] & (!HF1_W_alu_result[4] & (!HF1_W_alu_result[3] & MC1_timeout_occurred))) ) );


--ND1_wdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

ND1_wdata[0] = AMPP_FUNCTION(A1L158, A1L159, !A1L150, ND1L97);


--VD4_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

VD4_counter_reg_bit[0] = DFFEAS(VD4_counter_comb_bita0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_wr_rfifo,  ,  ,  ,  );


--VD4_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

VD4_counter_reg_bit[1] = DFFEAS(VD4_counter_comb_bita1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_wr_rfifo,  ,  ,  ,  );


--VD4_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

VD4_counter_reg_bit[2] = DFFEAS(VD4_counter_comb_bita2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_wr_rfifo,  ,  ,  ,  );


--VD4_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

VD4_counter_reg_bit[3] = DFFEAS(VD4_counter_comb_bita3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_wr_rfifo,  ,  ,  ,  );


--VD4_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

VD4_counter_reg_bit[4] = DFFEAS(VD4_counter_comb_bita4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_wr_rfifo,  ,  ,  ,  );


--VD4_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

VD4_counter_reg_bit[5] = DFFEAS(VD4_counter_comb_bita5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_wr_rfifo,  ,  ,  ,  );


--VD3_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

VD3_counter_reg_bit[0] = DFFEAS(VD3_counter_comb_bita0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L73,  ,  ,  ,  );


--VD3_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

VD3_counter_reg_bit[1] = DFFEAS(VD3_counter_comb_bita1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L73,  ,  ,  ,  );


--VD3_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

VD3_counter_reg_bit[2] = DFFEAS(VD3_counter_comb_bita2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L73,  ,  ,  ,  );


--VD3_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

VD3_counter_reg_bit[3] = DFFEAS(VD3_counter_comb_bita3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L73,  ,  ,  ,  );


--VD3_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

VD3_counter_reg_bit[4] = DFFEAS(VD3_counter_comb_bita4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L73,  ,  ,  ,  );


--VD3_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

VD3_counter_reg_bit[5] = DFFEAS(VD3_counter_comb_bita5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1L73,  ,  ,  ,  );


--NC2_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk
--register power-up is low

NC2_cur_test_clk = DFFEAS(AUD_ADCLRCK, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--NC2_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk
--register power-up is low

NC2_last_test_clk = DFFEAS(NC2_cur_test_clk, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--PC1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0
PC1L1 = (NC2_cur_test_clk & (!VC2_full_dff & (!NC2_last_test_clk & XB1_done_adc_channel_sync)));


--VC2_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

VC2_low_addressa[0] = DFFEAS(VC2L11, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

VC2_empty_dff = DFFEAS(VC2L7, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--PC1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~1
PC1L2 = (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & VC2_empty_dff));


--VC2_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

VC2_rd_ptr_lsb = DFFEAS(VC2L32, UG1_outclk_wire[0],  ,  , VC2L33,  ,  ,  ,  );


--VC2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
VC2L24 = ( VC2_rd_ptr_lsb & ( (VC2_low_addressa[0] & ((!XD2L2) # ((!ZD1L4) # (!PC1L2)))) ) ) # ( !VC2_rd_ptr_lsb & ( ((XD2L2 & (ZD1L4 & PC1L2))) # (VC2_low_addressa[0]) ) );


--VC2_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

VC2_low_addressa[1] = DFFEAS(VC2L13, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
VC2L25 = ( VC2_low_addressa[1] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (YC2_counter_reg_bit[0]))) ) ) # ( !VC2_low_addressa[1] & ( (XD2L2 & (ZD1L4 & (PC1L2 & YC2_counter_reg_bit[0]))) ) );


--VC2_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

VC2_low_addressa[2] = DFFEAS(VC2L15, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
VC2L26 = ( VC2_low_addressa[2] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (YC2_counter_reg_bit[1]))) ) ) # ( !VC2_low_addressa[2] & ( (XD2L2 & (ZD1L4 & (PC1L2 & YC2_counter_reg_bit[1]))) ) );


--VC2_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

VC2_low_addressa[3] = DFFEAS(VC2L17, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
VC2L27 = ( VC2_low_addressa[3] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (YC2_counter_reg_bit[2]))) ) ) # ( !VC2_low_addressa[3] & ( (XD2L2 & (ZD1L4 & (PC1L2 & YC2_counter_reg_bit[2]))) ) );


--VC2_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

VC2_low_addressa[4] = DFFEAS(VC2L19, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
VC2L28 = ( VC2_low_addressa[4] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (YC2_counter_reg_bit[3]))) ) ) # ( !VC2_low_addressa[4] & ( (XD2L2 & (ZD1L4 & (PC1L2 & YC2_counter_reg_bit[3]))) ) );


--VC2_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

VC2_low_addressa[5] = DFFEAS(VC2L21, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
VC2L29 = ( VC2_low_addressa[5] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (YC2_counter_reg_bit[4]))) ) ) # ( !VC2_low_addressa[5] & ( (XD2L2 & (ZD1L4 & (PC1L2 & YC2_counter_reg_bit[4]))) ) );


--VC2_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

VC2_low_addressa[6] = DFFEAS(VC2L23, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
VC2L30 = ( VC2_low_addressa[6] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (YC2_counter_reg_bit[5]))) ) ) # ( !VC2_low_addressa[6] & ( (XD2L2 & (ZD1L4 & (PC1L2 & YC2_counter_reg_bit[5]))) ) );


--PC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2
PC1L3 = (!NC2_cur_test_clk & (NC2_last_test_clk & (XB1_done_adc_channel_sync & !VC1_full_dff)));


--VC1_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]
--register power-up is low

VC1_low_addressa[0] = DFFEAS(VC1L11, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff
--register power-up is low

VC1_empty_dff = DFFEAS(VC1L7, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--PC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3
PC1L4 = (!HF1_W_alu_result[2] & (HF1_W_alu_result[3] & VC1_empty_dff));


--VC1_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb
--register power-up is low

VC1_rd_ptr_lsb = DFFEAS(VC1L32, UG1_outclk_wire[0],  ,  , VC1L33,  ,  ,  ,  );


--VC1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0
VC1L24 = ( VC1_rd_ptr_lsb & ( (VC1_low_addressa[0] & ((!XD2L2) # ((!ZD1L4) # (!PC1L4)))) ) ) # ( !VC1_rd_ptr_lsb & ( ((XD2L2 & (ZD1L4 & PC1L4))) # (VC1_low_addressa[0]) ) );


--VC1_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]
--register power-up is low

VC1_low_addressa[1] = DFFEAS(VC1L13, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1
VC1L25 = ( VC1_low_addressa[1] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (YC1_counter_reg_bit[0]))) ) ) # ( !VC1_low_addressa[1] & ( (XD2L2 & (ZD1L4 & (PC1L4 & YC1_counter_reg_bit[0]))) ) );


--VC1_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]
--register power-up is low

VC1_low_addressa[2] = DFFEAS(VC1L15, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2
VC1L26 = ( VC1_low_addressa[2] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (YC1_counter_reg_bit[1]))) ) ) # ( !VC1_low_addressa[2] & ( (XD2L2 & (ZD1L4 & (PC1L4 & YC1_counter_reg_bit[1]))) ) );


--VC1_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]
--register power-up is low

VC1_low_addressa[3] = DFFEAS(VC1L17, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3
VC1L27 = ( VC1_low_addressa[3] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (YC1_counter_reg_bit[2]))) ) ) # ( !VC1_low_addressa[3] & ( (XD2L2 & (ZD1L4 & (PC1L4 & YC1_counter_reg_bit[2]))) ) );


--VC1_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]
--register power-up is low

VC1_low_addressa[4] = DFFEAS(VC1L19, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4
VC1L28 = ( VC1_low_addressa[4] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (YC1_counter_reg_bit[3]))) ) ) # ( !VC1_low_addressa[4] & ( (XD2L2 & (ZD1L4 & (PC1L4 & YC1_counter_reg_bit[3]))) ) );


--VC1_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]
--register power-up is low

VC1_low_addressa[5] = DFFEAS(VC1L21, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5
VC1L29 = ( VC1_low_addressa[5] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (YC1_counter_reg_bit[4]))) ) ) # ( !VC1_low_addressa[5] & ( (XD2L2 & (ZD1L4 & (PC1L4 & YC1_counter_reg_bit[4]))) ) );


--VC1_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]
--register power-up is low

VC1_low_addressa[6] = DFFEAS(VC1L23, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6
VC1L30 = ( VC1_low_addressa[6] & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (YC1_counter_reg_bit[5]))) ) ) # ( !VC1_low_addressa[6] & ( (XD2L2 & (ZD1L4 & (PC1L4 & YC1_counter_reg_bit[5]))) ) );


--XB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~1
XB1L9 = (XB1_clear_read_fifos) # (JC1_r_sync_rst);


--XB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~0
XB1L16 = (HF1_d_writedata[0] & !JC1_r_sync_rst);


--DD1L70 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~5
DD1L70 = (DD1L67 & DD1_shiftreg_data[17]);


--DD1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~6
DD1L71 = (!DD1L9 & ((DD1_new_data))) # (DD1L9 & (!YB1_ack));


--DD1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~7
DD1L72 = ( DD1L71 & ( (!JC1_r_sync_rst & ((!XD11L1) # ((!YB1L111) # (!YB1L61)))) ) );


--DD1L51 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~8
DD1L51 = (BD1_auto_init_complete & DD1_s_serial_protocol.STATE_1_INITIALIZE);


--DD1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~9
DD1L73 = ( YB1_external_read_transfer & ( (!DD1L67 & (((!YB1L1 & DD1L51)))) # (DD1L67 & (((!YB1L1 & DD1L51)) # (DD1_shiftreg_data[8]))) ) ) # ( !YB1_external_read_transfer & ( (DD1L67 & DD1_shiftreg_data[8]) ) );


--YB1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~0
YB1L26 = ( XB1L2 & ( YB1_s_serial_transfer.STATE_6_POST_READ & ( (XD11L1 & (YB1L111 & YB1_s_serial_transfer.STATE_1_PRE_WRITE)) ) ) ) # ( !XB1L2 & ( YB1_s_serial_transfer.STATE_6_POST_READ & ( (XD11L1 & YB1L111) ) ) ) # ( XB1L2 & ( !YB1_s_serial_transfer.STATE_6_POST_READ & ( (XD11L1 & (YB1L111 & (!XD2L2 & YB1_s_serial_transfer.STATE_1_PRE_WRITE))) ) ) ) # ( !XB1L2 & ( !YB1_s_serial_transfer.STATE_6_POST_READ & ( (XD11L1 & YB1L111) ) ) );


--YB1L25 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]~0
YB1L25 = ( YB1L26 & ( ((HF1_d_byteenable[0] & (!HF1_W_alu_result[2] & HF1_W_alu_result[3]))) # (YB1_internal_reset) ) ) # ( !YB1L26 & ( YB1_internal_reset ) );


--DD1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~10
DD1L74 = ( YB1_data_reg[0] & ( BD1_data_out[1] & ( ((!DD1L9 & DD1_shiftreg_data[0])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[0] & ( BD1_data_out[1] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[0])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[0] & ( !BD1_data_out[1] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[0])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[0] & ( !BD1_data_out[1] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[0])) ) ) );


--DC1_za_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]
--register power-up is low

DC1_za_data[2] = DFFEAS(DRAM_DQ[2], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_read_mux_out[2] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[2]
HC1_read_mux_out[2] = ( E1_prev_data_2[2] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[2])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[2])))) ) ) # ( !E1_prev_data_2[2] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[2])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[2]))))) ) );


--ND1_wdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

ND1_wdata[2] = AMPP_FUNCTION(A1L158, ND1_td_shift[6], !A1L150, ND1L86);


--XB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~1
XB1L5 = (HF1_d_writedata[2] & !JC1_r_sync_rst);


--YB1L37 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~4
YB1L37 = (HF1_d_writedata[2] & !YB1_internal_reset);


--YB1L29 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~5
YB1L29 = ((HF1_d_byteenable[0] & (XB1L1 & YB1L26))) # (YB1_internal_reset);


--DD1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~11
DD1L75 = ( YB1_data_reg[2] & ( BD1_data_out[3] & ( ((!DD1L9 & DD1_shiftreg_data[2])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[2] & ( BD1_data_out[3] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[2])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[2] & ( !BD1_data_out[3] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[2])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[2] & ( !BD1_data_out[3] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[2])) ) ) );


--DC1_za_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]
--register power-up is low

DC1_za_data[10] = DFFEAS(DRAM_DQ[10], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~0
BC1L62 = ( ND1L50Q ) # ( !ND1L50Q & ( ((BC1_ac & ((!HF1_d_writedata[10]) # (!BC1L78)))) # (ND1L52Q) ) );


--DC1_za_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]
--register power-up is low

DC1_za_data[3] = DFFEAS(DRAM_DQ[3], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_read_mux_out[3] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[3]
HC1_read_mux_out[3] = ( E1_prev_data_2[3] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[3])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[3])))) ) ) # ( !E1_prev_data_2[3] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[3])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[3]))))) ) );


--ND1_wdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

ND1_wdata[3] = AMPP_FUNCTION(A1L158, ND1_td_shift[7], !A1L150, ND1L86);


--DD1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~12
DD1L76 = ( YB1_data_reg[3] & ( BD1_data_out[4] & ( ((!DD1L9 & DD1_shiftreg_data[3])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[3] & ( BD1_data_out[4] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[3])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[3] & ( !BD1_data_out[4] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[3])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[3] & ( !BD1_data_out[4] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[3])) ) ) );


--DC1_za_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]
--register power-up is low

DC1_za_data[11] = DFFEAS(DRAM_DQ[11], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_za_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]
--register power-up is low

DC1_za_data[4] = DFFEAS(DRAM_DQ[4], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~13
DD1L77 = ( YB1_data_reg[4] & ( BD1_data_out[5] & ( ((!DD1L9 & DD1_shiftreg_data[4])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[4] & ( BD1_data_out[5] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[4])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[4] & ( !BD1_data_out[5] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[4])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[4] & ( !BD1_data_out[5] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[4])) ) ) );


--ND1_wdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

ND1_wdata[4] = AMPP_FUNCTION(A1L158, ND1_td_shift[8], !A1L150, ND1L86);


--HC1_read_mux_out[4] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[4]
HC1_read_mux_out[4] = ( E1_prev_data_2[4] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[4])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[4])))) ) ) # ( !E1_prev_data_2[4] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[4])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[4]))))) ) );


--DC1_za_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]
--register power-up is low

DC1_za_data[12] = DFFEAS(DRAM_DQ[12], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_za_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]
--register power-up is low

DC1_za_data[5] = DFFEAS(DRAM_DQ[5], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~14
DD1L78 = ( YB1_data_reg[5] & ( BD1_data_out[6] & ( ((!DD1L9 & DD1_shiftreg_data[5])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[5] & ( BD1_data_out[6] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[5])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[5] & ( !BD1_data_out[6] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[5])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[5] & ( !BD1_data_out[6] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[5])) ) ) );


--ND1_wdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

ND1_wdata[5] = AMPP_FUNCTION(A1L158, ND1_td_shift[9], !A1L150, ND1L86);


--HC1_read_mux_out[5] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[5]
HC1_read_mux_out[5] = ( E1_prev_data_2[5] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[5])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[5])))) ) ) # ( !E1_prev_data_2[5] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[5])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[5]))))) ) );


--DC1_za_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]
--register power-up is low

DC1_za_data[13] = DFFEAS(DRAM_DQ[13], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L504 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~31
HF1L504 = (!HF1_R_ctrl_shift_rot_right & ((HF1_E_shift_rot_result[29]))) # (HF1_R_ctrl_shift_rot_right & (HF1_E_shift_rot_result[31]));


--DC1_za_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]
--register power-up is low

DC1_za_data[6] = DFFEAS(DRAM_DQ[6], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~15
DD1L79 = ( YB1_data_reg[6] & ( BD1_data_out[7] & ( ((!DD1L9 & DD1_shiftreg_data[6])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[6] & ( BD1_data_out[7] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[6])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[6] & ( !BD1_data_out[7] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[6])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[6] & ( !BD1_data_out[7] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[6])) ) ) );


--ND1_wdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

ND1_wdata[6] = AMPP_FUNCTION(A1L158, ND1_td_shift[10], !A1L150, ND1L86);


--HC1_read_mux_out[6] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[6]
HC1_read_mux_out[6] = ( E1_prev_data_2[6] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[6])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[6])))) ) ) # ( !E1_prev_data_2[6] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[6])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[6]))))) ) );


--DC1_za_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]
--register power-up is low

DC1_za_data[14] = DFFEAS(DRAM_DQ[14], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L89 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
BC1L89 = ( BC1_woverflow & ( ((!XD11L1) # ((!BC1L67) # (TD1_b_full))) # (HF1_W_alu_result[2]) ) ) # ( !BC1_woverflow & ( (!HF1_W_alu_result[2] & (XD11L1 & (BC1L67 & TD1_b_full))) ) );


--DC1_za_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]
--register power-up is low

DC1_za_data[7] = DFFEAS(DRAM_DQ[7], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_read_mux_out[7] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[7]
HC1_read_mux_out[7] = ( E1_prev_data_2[7] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[7])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[7])))) ) ) # ( !E1_prev_data_2[7] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[7])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[7]))))) ) );


--ND1_wdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

ND1_wdata[7] = AMPP_FUNCTION(A1L158, A1L159, !A1L150, ND1L86);


--DD1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~16
DD1L80 = ( YB1_data_reg[7] & ( BD1_data_out[8] & ( ((!DD1L9 & DD1_shiftreg_data[7])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[7] & ( BD1_data_out[8] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[7])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[7] & ( !BD1_data_out[8] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[7])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[7] & ( !BD1_data_out[8] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[7])) ) ) );


--DC1_za_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]
--register power-up is low

DC1_za_data[15] = DFFEAS(DRAM_DQ[15], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
BC1L86 = (!BC1L74 & ((BC1_rvalid))) # (BC1L74 & (TD2_b_non_empty));


--DC1_za_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]
--register power-up is low

DC1_za_data[1] = DFFEAS(DRAM_DQ[1], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L73 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[1]~1
MC1L73 = (!HF1_W_alu_result[2] & (!HF1_W_alu_result[4] & (!HF1_W_alu_result[3] & ZD5_av_readdata_pre[0])));


--XB1L73 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~0
XB1L73 = (HF1_d_writedata[1] & !JC1_r_sync_rst);


--YB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~6
YB1L38 = (HF1_d_writedata[1] & !YB1_internal_reset);


--DD1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~17
DD1L81 = ( YB1_data_reg[1] & ( BD1_data_out[2] & ( ((!DD1L9 & DD1_shiftreg_data[1])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !YB1_data_reg[1] & ( BD1_data_out[2] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[1])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (!BD1_auto_init_complete)) ) ) ) # ( YB1_data_reg[1] & ( !BD1_data_out[2] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9 & DD1_shiftreg_data[1])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)) ) ) ) # ( !YB1_data_reg[1] & ( !BD1_data_out[2] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (!DD1L9 & DD1_shiftreg_data[1])) ) ) );


--ND1_wdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

ND1_wdata[1] = AMPP_FUNCTION(A1L158, ND1_td_shift[5], !A1L150, ND1L86);


--HC1_read_mux_out[1] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[1]
HC1_read_mux_out[1] = ( E1_prev_data_2[1] & ( (!HF1_W_alu_result[2] & ((!HF1_W_alu_result[3]) # ((HC1_irq_mask[1])))) # (HF1_W_alu_result[2] & (HF1_W_alu_result[3] & ((HC1_edge_capture[1])))) ) ) # ( !E1_prev_data_2[1] & ( (HF1_W_alu_result[3] & ((!HF1_W_alu_result[2] & (HC1_irq_mask[1])) # (HF1_W_alu_result[2] & ((HC1_edge_capture[1]))))) ) );


--DC1_za_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]
--register power-up is low

DC1_za_data[8] = DFFEAS(DRAM_DQ[8], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~0
XB1L17 = (!PC1_right_audio_fifo_read_space[7] & (!PC1_left_audio_fifo_read_space[7] & ((!PC1_left_audio_fifo_read_space[5]) # (!PC1_left_audio_fifo_read_space[6]))));


--XB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~1
XB1L18 = (XB1_read_interrupt_en & ((!XB1L17) # ((PC1_right_audio_fifo_read_space[5] & PC1_right_audio_fifo_read_space[6]))));


--BD1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error~0
BD1L11 = ((DD1_transfer_complete & (BD1_transfer_data & !YB1_ack))) # (BD1_auto_init_error);


--DD1L52 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~18
DD1L52 = (DD1_s_serial_protocol.STATE_1_INITIALIZE & ((!BD1_auto_init_complete) # (YB1L1)));


--DD1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~19
DD1L82 = ( DD1L52 & ( DD1L51 & ( YB1_data_reg[8] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[0] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[10] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[9] ) ) );


--DD1L53 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~20
DD1L53 = ( DD1L9 ) # ( !DD1L9 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) );


--DC1_za_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]
--register power-up is low

DC1_za_data[9] = DFFEAS(DRAM_DQ[9], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L74 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~0
XB1L74 = (!QC1_right_channel_fifo_write_space[7] & (!QC1_left_channel_fifo_write_space[7] & ((!QC1_left_channel_fifo_write_space[5]) # (!QC1_left_channel_fifo_write_space[6]))));


--XB1L75 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~1
XB1L75 = (XB1_write_interrupt_en & ((!XB1L74) # ((QC1_right_channel_fifo_write_space[6] & QC1_right_channel_fifo_write_space[5]))));


--VD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

VD2_counter_reg_bit[0] = DFFEAS(VD2_counter_comb_bita0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_fifo_wr,  ,  ,  ,  );


--VD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

VD2_counter_reg_bit[1] = DFFEAS(VD2_counter_comb_bita1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_fifo_wr,  ,  ,  ,  );


--VD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

VD2_counter_reg_bit[2] = DFFEAS(VD2_counter_comb_bita2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_fifo_wr,  ,  ,  ,  );


--VD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

VD2_counter_reg_bit[3] = DFFEAS(VD2_counter_comb_bita3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_fifo_wr,  ,  ,  ,  );


--VD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

VD2_counter_reg_bit[4] = DFFEAS(VD2_counter_comb_bita4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_fifo_wr,  ,  ,  ,  );


--VD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

VD2_counter_reg_bit[5] = DFFEAS(VD2_counter_comb_bita5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_fifo_wr,  ,  ,  ,  );


--VD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

VD1_counter_reg_bit[0] = DFFEAS(VD1_counter_comb_bita0, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_rd_wfifo,  ,  ,  ,  );


--VD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

VD1_counter_reg_bit[1] = DFFEAS(VD1_counter_comb_bita1, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_rd_wfifo,  ,  ,  ,  );


--VD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

VD1_counter_reg_bit[2] = DFFEAS(VD1_counter_comb_bita2, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_rd_wfifo,  ,  ,  ,  );


--VD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

VD1_counter_reg_bit[3] = DFFEAS(VD1_counter_comb_bita3, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_rd_wfifo,  ,  ,  ,  );


--VD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

VD1_counter_reg_bit[4] = DFFEAS(VD1_counter_comb_bita4, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_rd_wfifo,  ,  ,  ,  );


--VD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

VD1_counter_reg_bit[5] = DFFEAS(VD1_counter_comb_bita5, UG1_outclk_wire[0], !JC1_r_sync_rst,  , BC1_rd_wfifo,  ,  ,  ,  );


--TD2L5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
TD2L5 = ( WD2_counter_reg_bit[5] & ( (TD2_b_non_empty & (WD2_counter_reg_bit[4] & (WD2_counter_reg_bit[3] & WD2_counter_reg_bit[2]))) ) );


--TD2L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
TD2L6 = ( !BC1L73 & ( TD2L5 & ( ((WD2_counter_reg_bit[0] & (WD2_counter_reg_bit[1] & ND1L50Q))) # (TD2_b_full) ) ) ) # ( !BC1L73 & ( !TD2L5 & ( TD2_b_full ) ) );


--ND1_td_shift[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

ND1_td_shift[4] = AMPP_FUNCTION(A1L158, ND1L75, !A1L150, ND1L57);


--ND1_rdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

ND1_rdata[1] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[1], !JC1_r_sync_rst, ND1L22);


--ND1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
ND1L74 = AMPP_FUNCTION(!ND1_count[9], !A1L156, !ND1L71, !ND1_td_shift[4], !ND1_rdata[1]);


--ND1_read is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

ND1_read = AMPP_FUNCTION(A1L158, ND1L36, !A1L150, ND1L97);


--DG1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
DG1L65 = ( RF1_break_readreg[3] & ( (!BG1L2 & (((AG1_MonDReg[3])) # (A1L165))) # (BG1L2 & (((DG1_sr[5])))) ) ) # ( !RF1_break_readreg[3] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[3]))) # (BG1L2 & (((DG1_sr[5])))) ) );


--CG1_jdo[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

CG1_jdo[2] = DFFEAS(DG1_sr[2], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

CG1_jdo[5] = DFFEAS(DG1_sr[5], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~4
AG1L72 = (!CG1_take_action_ocimem_b & !AG1_jtag_ram_rd_d1);


--DG1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21
DG1L66 = (A1L177 & (!A1L188 & (A1L163 & DG1_sr[37])));


--DG1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~22
DG1L52 = ( A1L164 & ( A1L165 & ( (A1L177 & (!A1L188 & A1L163)) ) ) ) # ( !A1L164 & ( A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( A1L164 & ( !A1L165 & ( (!A1L188 & (A1L163 & ((A1L168) # (A1L177)))) ) ) ) # ( !A1L164 & ( !A1L165 & ( (A1L177 & (!A1L188 & A1L163)) ) ) );


--DG1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
DG1L67 = (A1L177 & (!A1L188 & (A1L163 & A1L186)));


--CG1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
CG1L50 = (!CG1_jdo[35] & CG1L49);


--AG1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
AG1L114 = (CG1L50 & ((!CG1_jdo[34] & ((AG1L2))) # (CG1_jdo[34] & (!CG1_jdo[17]))));


--AG1L116 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
AG1L116 = (AG1L2 & CG1_take_action_ocimem_b);


--CG1_jdo[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

CG1_jdo[29] = DFFEAS(DG1_sr[29], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

CG1_jdo[30] = DFFEAS(DG1_sr[30], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

CG1_jdo[31] = DFFEAS(DG1_sr[31], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

CG1_jdo[32] = DFFEAS(DG1_sr[32], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

CG1_jdo[33] = DFFEAS(DG1_sr[33], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--FE1_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[32]
FE1_src_data[32] = ((HF1_d_byteenable[0] & XE1L2)) # (FE1L16);


--YB1L56 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~1
YB1L56 = (!YB1_internal_reset & YB1_control_reg[17]);


--YB1L54 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2
YB1L54 = ( DD1_transfer_complete & ( YB1L53 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) ) # ( !DD1_transfer_complete & ( YB1L53 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) ) # ( DD1_transfer_complete & ( !YB1L53 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) ) # ( !DD1_transfer_complete & ( !YB1L53 ) );


--YB1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~3
YB1L57 = (!YB1_internal_reset & YB1_control_reg[16]);


--BD1_data_out[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]
--register power-up is low

BD1_data_out[24] = DFFEAS(BD1L31, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DD1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~21
DD1L83 = (!BD1_auto_init_complete & (DD1_s_serial_protocol.STATE_1_INITIALIZE & BD1_data_out[24]));


--DD1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~22
DD1L84 = ( DD1L83 ) # ( !DD1L83 & ( (!DD1L63 & ((!DD1L62 & ((DD1_shiftreg_data[23]))) # (DD1L62 & (YB1L1)))) ) );


--DD1L129 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~4
DD1L129 = (DD1L67 & DD1_shiftreg_mask[23]);


--RG1_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

RG1_altera_reset_synchronizer_int_chain_out = DFFEAS(RG1_altera_reset_synchronizer_int_chain[0], UG1_outclk_wire[0], !JC1L10,  ,  ,  ,  ,  ,  );


--QC1L94 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~7
QC1L94 = ( QC1_data_out_shift_reg[10] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[11])))) # (QC1_read_left_channel & (((XC3_q_b[11])))) ) ) # ( !QC1_data_out_shift_reg[10] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[11])))) # (QC1_read_left_channel & (((XC3_q_b[11])))) ) );


--HF1L394 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
HF1L394 = ( HF1L607 & ( (!HF1L588 & (!HF1L590 & !HF1L591)) ) ) # ( !HF1L607 & ( (!HF1L590 & (!HF1L591 & ((!HF1L588) # (!HF1L605)))) ) );


--HF1L395 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
HF1L395 = (HF1_R_valid & (((!HF1L394) # (HF1L600)) # (HF1L596)));


--FG4_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

FG4_din_s1 = DFFEAS(BG1L3, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DG1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
DG1L68 = ( AG1_MonDReg[17] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[17])))) # (BG1L2 & (((DG1_sr[19])))) ) ) # ( !AG1_MonDReg[17] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[17])))) # (BG1L2 & (((DG1_sr[19])))) ) );


--CG1_jdo[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

CG1_jdo[16] = DFFEAS(DG1_sr[16], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
AG1L86 = (!AG1_MonAReg[3] & (!AG1_jtag_ram_rd_d1 & (!AG1_MonAReg[4] $ (AG1_MonAReg[2]))));


--AG1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
AG1L87 = ( AG1L86 & ( (!CG1_take_action_ocimem_b) # (CG1_jdo[19]) ) ) # ( !AG1L86 & ( (!CG1_take_action_ocimem_b & (AG1_jtag_ram_rd_d1 & ((MG1_q_a[16])))) # (CG1_take_action_ocimem_b & (((CG1_jdo[19])))) ) );


--FG5_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

FG5_din_s1 = DFFEAS(BG1_virtual_state_uir, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DC1_rd_valid[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]
--register power-up is low

DC1_rd_valid[1] = DFFEAS(DC1_rd_valid[0], UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0
YD9L5 = (!YD9_mem_used[4]) # (XD9L2);


--YD9_mem[5][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]
--register power-up is low

YD9_mem[5][52] = DFFEAS(YD9L41, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]~4
YD9L35 = (!YD9L5 & (((YD9_mem[4][52])))) # (YD9L5 & ((!YD9_mem_used[5]) # ((YD9_mem[5][52]))));


--AG1_MonDReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

AG1_MonDReg[5] = DFFEAS(AG1L100, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

LF1_writedata[5] = DFFEAS(FE1L23, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L137 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~5
AG1L137 = (!AG1_jtag_ram_access & ((LF1_writedata[5]))) # (AG1_jtag_ram_access & (AG1_MonDReg[5]));


--CG1_jdo[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

CG1_jdo[7] = DFFEAS(DG1_sr[7], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
AG1L88 = ( CG1_jdo[7] & ( (((AG1_jtag_ram_rd_d1 & MG1_q_a[4])) # (AG1L83)) # (CG1_take_action_ocimem_b) ) ) # ( !CG1_jdo[7] & ( (!CG1_take_action_ocimem_b & (((AG1_jtag_ram_rd_d1 & MG1_q_a[4])) # (AG1L83))) ) );


--FE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~7
FE1L22 = (HF1_d_writedata[4] & XE1L2);


--E1_prev_data_1[6] is clock_synchronizer:switch_sync|prev_data_1[6]
--register power-up is low

E1_prev_data_1[6] = DFFEAS(SW[6], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[7] is clock_synchronizer:switch_sync|prev_data_1[7]
--register power-up is low

E1_prev_data_1[7] = DFFEAS(SW[7], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[2] is clock_synchronizer:switch_sync|prev_data_1[2]
--register power-up is low

E1_prev_data_1[2] = DFFEAS(SW[2], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[5] is clock_synchronizer:switch_sync|prev_data_1[5]
--register power-up is low

E1_prev_data_1[5] = DFFEAS(SW[5], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[0] is clock_synchronizer:switch_sync|prev_data_1[0]
--register power-up is low

E1_prev_data_1[0] = DFFEAS(SW[0], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[1] is clock_synchronizer:switch_sync|prev_data_1[1]
--register power-up is low

E1_prev_data_1[1] = DFFEAS(SW[1], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[3] is clock_synchronizer:switch_sync|prev_data_1[3]
--register power-up is low

E1_prev_data_1[3] = DFFEAS(SW[3], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_prev_data_1[4] is clock_synchronizer:switch_sync|prev_data_1[4]
--register power-up is low

E1_prev_data_1[4] = DFFEAS(SW[4], CLOCK2_50, KEY[0],  ,  ,  ,  ,  ,  );


--TD1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
TD1L6 = (!WD1_counter_reg_bit[2] & (!WD1_counter_reg_bit[1] & (!WD1_counter_reg_bit[5] & !WD1_counter_reg_bit[4])));


--TD1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
TD1L7 = (!WD1_counter_reg_bit[3] & (WD1_counter_reg_bit[0] & (BC1_rd_wfifo & TD1L6)));


--TD1L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
TD1L8 = (((TD1_b_non_empty & !TD1L7)) # (BC1_fifo_wr)) # (TD1_b_full);


--BC1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
BC1L76 = (!HF1_W_alu_result[2] & (XD11L1 & (BC1L67 & !TD1_b_full)));


--ND1L49 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
ND1L49 = AMPP_FUNCTION(!BC1_t_dav, !ND1_write_stalled, !ND1_rst2, !ND1L50Q, !ND1L3, !ND1_write_valid);


--ND1_jupdate is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

ND1_jupdate = AMPP_FUNCTION(!A1L158, ND1L20, !A1L150);


--ND1_write is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

ND1_write = AMPP_FUNCTION(A1L158, ND1L99, !A1L150, ND1L86);


--MC1L49 is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~0
MC1L49 = (!HF1_W_alu_result[4] & (HF1_W_alu_result[3] & MC1L71));


--DG1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
DG1L69 = ( AG1_MonDReg[21] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[21])))) # (BG1L2 & (((DG1_sr[23])))) ) ) # ( !AG1_MonDReg[21] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[21])))) # (BG1L2 & (((DG1_sr[23])))) ) );


--CG1_jdo[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

CG1_jdo[22] = DFFEAS(DG1_sr[22], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1_MonDReg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

AG1_MonDReg[18] = DFFEAS(AG1L104, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--DG1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
DG1L70 = ( AG1_MonDReg[18] & ( (!BG1L2 & ((!A1L165) # ((RF1_break_readreg[18])))) # (BG1L2 & (((DG1_sr[20])))) ) ) # ( !AG1_MonDReg[18] & ( (!BG1L2 & (A1L165 & ((RF1_break_readreg[18])))) # (BG1L2 & (((DG1_sr[20])))) ) );


--RG2_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

RG2_altera_reset_synchronizer_int_chain[1] = DFFEAS(RG2L4, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--CG1_jdo[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

CG1_jdo[6] = DFFEAS(DG1_sr[6], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
AG1L89 = ( CG1_jdo[6] & ( (((AG1_jtag_ram_rd_d1 & MG1_q_a[3])) # (AG1L83)) # (CG1_take_action_ocimem_b) ) ) # ( !CG1_jdo[6] & ( (!CG1_take_action_ocimem_b & (((AG1_jtag_ram_rd_d1 & MG1_q_a[3])) # (AG1L83))) ) );


--AG1_MonDReg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

AG1_MonDReg[11] = DFFEAS(AG1L90, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

LF1_writedata[11] = DFFEAS(FE1L24, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6
AG1L143 = (!AG1_jtag_ram_access & ((LF1_writedata[11]))) # (AG1_jtag_ram_access & (AG1_MonDReg[11]));


--LF1_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

LF1_byteenable[1] = DFFEAS(FE1_src_data[33], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L128 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1
AG1L128 = (LF1_byteenable[1]) # (AG1_jtag_ram_access);


--AG1_MonDReg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

AG1_MonDReg[12] = DFFEAS(AG1L91, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

LF1_writedata[12] = DFFEAS(FE1L25, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L144 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7
AG1L144 = (!AG1_jtag_ram_access & ((LF1_writedata[12]))) # (AG1_jtag_ram_access & (AG1_MonDReg[12]));


--LF1_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

LF1_writedata[13] = DFFEAS(FE1L26, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8
AG1L145 = (!AG1_jtag_ram_access & ((LF1_writedata[13]))) # (AG1_jtag_ram_access & (AG1_MonDReg[13]));


--LF1_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

LF1_writedata[14] = DFFEAS(FE1L27, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9
AG1L146 = (!AG1_jtag_ram_access & ((LF1_writedata[14]))) # (AG1_jtag_ram_access & (AG1_MonDReg[14]));


--LF1_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

LF1_writedata[15] = DFFEAS(FE1L28, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10
AG1L147 = (!AG1_jtag_ram_access & ((LF1_writedata[15]))) # (AG1_jtag_ram_access & (AG1_MonDReg[15]));


--LF1_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

LF1_writedata[16] = DFFEAS(FE1L29, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11
AG1L148 = (!AG1_jtag_ram_access & ((LF1_writedata[16]))) # (AG1_jtag_ram_access & (AG1_MonDReg[16]));


--LF1_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

LF1_byteenable[2] = DFFEAS(FE1_src_data[34], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L129 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2
AG1L129 = (LF1_byteenable[2]) # (AG1_jtag_ram_access);


--AG1_MonDReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

AG1_MonDReg[9] = DFFEAS(AG1L92, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

LF1_writedata[9] = DFFEAS(FE1L30, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L141 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~12
AG1L141 = (!AG1_jtag_ram_access & ((LF1_writedata[9]))) # (AG1_jtag_ram_access & (AG1_MonDReg[9]));


--AG1_MonDReg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

AG1_MonDReg[26] = DFFEAS(AG1L93, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

LF1_writedata[26] = DFFEAS(FE1L31, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~13
AG1L158 = (!AG1_jtag_ram_access & ((LF1_writedata[26]))) # (AG1_jtag_ram_access & (AG1_MonDReg[26]));


--LF1_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

LF1_byteenable[3] = DFFEAS(FE1_src_data[35], UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3
AG1L130 = (LF1_byteenable[3]) # (AG1_jtag_ram_access);


--LF1_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

LF1_writedata[21] = DFFEAS(FE1L32, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~14
AG1L153 = (!AG1_jtag_ram_access & ((LF1_writedata[21]))) # (AG1_jtag_ram_access & (AG1_MonDReg[21]));


--LF1_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

LF1_writedata[27] = DFFEAS(FE1L33, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15
AG1L159 = (!AG1_jtag_ram_access & ((LF1_writedata[27]))) # (AG1_jtag_ram_access & (AG1_MonDReg[27]));


--LF1_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

LF1_writedata[28] = DFFEAS(FE1L34, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16
AG1L160 = (!AG1_jtag_ram_access & ((LF1_writedata[28]))) # (AG1_jtag_ram_access & (AG1_MonDReg[28]));


--AG1_MonDReg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

AG1_MonDReg[29] = DFFEAS(AG1L96, UG1_outclk_wire[0],  ,  , AG1L50,  ,  ,  ,  );


--LF1_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

LF1_writedata[29] = DFFEAS(FE1L35, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17
AG1L161 = (!AG1_jtag_ram_access & ((LF1_writedata[29]))) # (AG1_jtag_ram_access & (AG1_MonDReg[29]));


--LF1_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

LF1_writedata[30] = DFFEAS(FE1L36, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18
AG1L162 = (!AG1_jtag_ram_access & ((LF1_writedata[30]))) # (AG1_jtag_ram_access & (AG1_MonDReg[30]));


--AG1_MonDReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

AG1_MonDReg[8] = DFFEAS(AG1L95, UG1_outclk_wire[0],  ,  , !CG1L50,  ,  ,  ,  );


--LF1_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

LF1_writedata[8] = DFFEAS(FE1L37, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L140 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
AG1L140 = (!AG1_jtag_ram_access & ((LF1_writedata[8]))) # (AG1_jtag_ram_access & (AG1_MonDReg[8]));


--LF1_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

LF1_writedata[22] = DFFEAS(FE1L38, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~20
AG1L154 = (!AG1_jtag_ram_access & ((LF1_writedata[22]))) # (AG1_jtag_ram_access & (AG1_MonDReg[22]));


--LF1_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

LF1_writedata[23] = DFFEAS(FE1L39, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~21
AG1L155 = (!AG1_jtag_ram_access & ((LF1_writedata[23]))) # (AG1_jtag_ram_access & (AG1_MonDReg[23]));


--LF1_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

LF1_writedata[10] = DFFEAS(FE1L40, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~22
AG1L142 = (!AG1_jtag_ram_access & ((LF1_writedata[10]))) # (AG1_jtag_ram_access & (AG1_MonDReg[10]));


--LF1_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

LF1_writedata[24] = DFFEAS(FE1L41, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L156 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~23
AG1L156 = (!AG1_jtag_ram_access & ((LF1_writedata[24]))) # (AG1_jtag_ram_access & (AG1_MonDReg[24]));


--LF1_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

LF1_writedata[25] = DFFEAS(FE1L42, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~24
AG1L157 = (!AG1_jtag_ram_access & ((LF1_writedata[25]))) # (AG1_jtag_ram_access & (AG1_MonDReg[25]));


--LF1_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

LF1_writedata[17] = DFFEAS(FE1L43, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25
AG1L149 = (!AG1_jtag_ram_access & ((LF1_writedata[17]))) # (AG1_jtag_ram_access & (AG1_MonDReg[17]));


--LF1_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

LF1_writedata[19] = DFFEAS(FE1L44, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26
AG1L151 = (!AG1_jtag_ram_access & ((LF1_writedata[19]))) # (AG1_jtag_ram_access & (AG1_MonDReg[19]));


--LF1_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

LF1_writedata[18] = DFFEAS(FE1L45, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~27
AG1L150 = (!AG1_jtag_ram_access & ((LF1_writedata[18]))) # (AG1_jtag_ram_access & (AG1_MonDReg[18]));


--LF1_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

LF1_writedata[20] = DFFEAS(FE1L46, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L152 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~28
AG1L152 = (!AG1_jtag_ram_access & ((LF1_writedata[20]))) # (AG1_jtag_ram_access & (AG1_MonDReg[20]));


--LF1_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

LF1_writedata[6] = DFFEAS(FE1L47, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~29
AG1L138 = (!AG1_jtag_ram_access & ((LF1_writedata[6]))) # (AG1_jtag_ram_access & (AG1_MonDReg[6]));


--LF1_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

LF1_writedata[7] = DFFEAS(FE1L48, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~30
AG1L139 = (!AG1_jtag_ram_access & ((LF1_writedata[7]))) # (AG1_jtag_ram_access & (AG1_MonDReg[7]));


--VC2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0
VC2L1 = ( ZC2_counter_reg_bit[6] & ( (ZC2_counter_reg_bit[2] & (ZC2_counter_reg_bit[3] & (ZC2_counter_reg_bit[4] & ZC2_counter_reg_bit[5]))) ) );


--VC2L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1
VC2L2 = ( PC1L1 & ( (!VC2_full_dff & ((!ZC2_counter_reg_bit[0]) # ((!ZC2_counter_reg_bit[1]) # (!VC2L1)))) ) ) # ( !PC1L1 & ( !VC2_full_dff ) );


--VC2L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2
VC2L3 = ( PC1L2 & ( !VC2L2 & ( (!HF1_W_alu_result[4]) # ((!LE1L12) # ((!XD2L2) # (YD1_mem_used[1]))) ) ) ) # ( !PC1L2 & ( !VC2L2 ) );


--XB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~0
XB1L11 = ((NC2_cur_test_clk & !NC2_last_test_clk)) # (XB1_done_adc_channel_sync);


--AUD_ADCDAT is AUD_ADCDAT
AUD_ADCDAT = INPUT();


--PC1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]~0
PC1L24 = ((!NC1_last_test_clk & (NC1_cur_test_clk & SC1_counting))) # (XB1L9);


--AD2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
AD2L1 = (PC1L1) # (XB1L9);


--PC1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~4
PC1L5 = ( PC1L2 & ( (HF1_W_alu_result[4] & (LE1L12 & (XD2L2 & !YD1_mem_used[1]))) ) );


--VC2L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
VC2L11 = (!XB1L9 & ((!PC1L5 & (VC2_low_addressa[0])) # (PC1L5 & ((!VC2_rd_ptr_lsb)))));


--VC2_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

VC2_usedw_is_1_dff = DFFEAS(VC2L38, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

VC2_usedw_is_0_dff = DFFEAS(VC2L37, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC2L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
VC2L7 = ( VC2_usedw_is_0_dff & ( (!XB1L9 & ((!PC1L5) # (!VC2_usedw_is_1_dff))) ) ) # ( !VC2_usedw_is_0_dff & ( (PC1L5 & (!XB1L9 & (!PC1L1 & !VC2_usedw_is_1_dff))) ) );


--VC2L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
VC2L32 = (!VC2_rd_ptr_lsb & !XB1L9);


--VC2L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
VC2L33 = ( PC1L2 & ( XB1L9 ) ) # ( !PC1L2 & ( XB1L9 ) ) # ( PC1L2 & ( !XB1L9 & ( (HF1_W_alu_result[4] & (LE1L12 & (XD2L2 & !YD1_mem_used[1]))) ) ) );


--YC2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
YC2L1 = ( XB1L9 ) # ( !XB1L9 & ( (XD2L2 & (ZD1L4 & (PC1L2 & !VC2_rd_ptr_lsb))) ) );


--VC2L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
VC2L13 = (!XB1L9 & ((!PC1L5 & ((VC2_low_addressa[1]))) # (PC1L5 & (YC2_counter_reg_bit[0]))));


--VC2L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
VC2L15 = (!XB1L9 & ((!PC1L5 & ((VC2_low_addressa[2]))) # (PC1L5 & (YC2_counter_reg_bit[1]))));


--VC2L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
VC2L17 = (!XB1L9 & ((!PC1L5 & ((VC2_low_addressa[3]))) # (PC1L5 & (YC2_counter_reg_bit[2]))));


--VC2L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
VC2L19 = (!XB1L9 & ((!PC1L5 & ((VC2_low_addressa[4]))) # (PC1L5 & (YC2_counter_reg_bit[3]))));


--VC2L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
VC2L21 = (!XB1L9 & ((!PC1L5 & ((VC2_low_addressa[5]))) # (PC1L5 & (YC2_counter_reg_bit[4]))));


--VC2L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
VC2L23 = (!XB1L9 & ((!PC1L5 & ((VC2_low_addressa[6]))) # (PC1L5 & (YC2_counter_reg_bit[5]))));


--VC1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0
VC1L1 = ( ZC1_counter_reg_bit[1] & ( (ZC1_counter_reg_bit[2] & (ZC1_counter_reg_bit[3] & (ZC1_counter_reg_bit[4] & ZC1_counter_reg_bit[0]))) ) );


--VC1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1
VC1L2 = ( VC1L1 & ( (!VC1_full_dff & ((!ZC1_counter_reg_bit[5]) # ((!ZC1_counter_reg_bit[6]) # (!PC1L3)))) ) ) # ( !VC1L1 & ( !VC1_full_dff ) );


--VC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2
VC1L3 = ( PC1L4 & ( !VC1L2 & ( (!HF1_W_alu_result[4]) # ((!LE1L12) # ((!XD2L2) # (YD1_mem_used[1]))) ) ) ) # ( !PC1L4 & ( !VC1L2 ) );


--AD1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0
AD1L1 = (PC1L3) # (XB1L9);


--PC1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~5
PC1L6 = ( PC1L4 & ( (HF1_W_alu_result[4] & (LE1L12 & (XD2L2 & !YD1_mem_used[1]))) ) );


--VC1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0
VC1L11 = (!XB1L9 & ((!PC1L6 & (VC1_low_addressa[0])) # (PC1L6 & ((!VC1_rd_ptr_lsb)))));


--VC1_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff
--register power-up is low

VC1_usedw_is_1_dff = DFFEAS(VC1L38, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff
--register power-up is low

VC1_usedw_is_0_dff = DFFEAS(VC1L37, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--VC1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0
VC1L7 = ( VC1_usedw_is_0_dff & ( (!XB1L9 & ((!PC1L6) # (!VC1_usedw_is_1_dff))) ) ) # ( !VC1_usedw_is_0_dff & ( (PC1L6 & (!XB1L9 & (!PC1L3 & !VC1_usedw_is_1_dff))) ) );


--VC1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0
VC1L32 = (!VC1_rd_ptr_lsb & !XB1L9);


--VC1L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1
VC1L33 = ( PC1L4 & ( XB1L9 ) ) # ( !PC1L4 & ( XB1L9 ) ) # ( PC1L4 & ( !XB1L9 & ( (HF1_W_alu_result[4] & (LE1L12 & (XD2L2 & !YD1_mem_used[1]))) ) ) );


--YC1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
YC1L1 = ( XB1L9 ) # ( !XB1L9 & ( (XD2L2 & (ZD1L4 & (PC1L4 & !VC1_rd_ptr_lsb))) ) );


--VC1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1
VC1L13 = (!XB1L9 & ((!PC1L6 & ((VC1_low_addressa[1]))) # (PC1L6 & (YC1_counter_reg_bit[0]))));


--VC1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2
VC1L15 = (!XB1L9 & ((!PC1L6 & ((VC1_low_addressa[2]))) # (PC1L6 & (YC1_counter_reg_bit[1]))));


--VC1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3
VC1L17 = (!XB1L9 & ((!PC1L6 & ((VC1_low_addressa[3]))) # (PC1L6 & (YC1_counter_reg_bit[2]))));


--VC1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4
VC1L19 = (!XB1L9 & ((!PC1L6 & ((VC1_low_addressa[4]))) # (PC1L6 & (YC1_counter_reg_bit[3]))));


--VC1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5
VC1L21 = (!XB1L9 & ((!PC1L6 & ((VC1_low_addressa[5]))) # (PC1L6 & (YC1_counter_reg_bit[4]))));


--VC1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6
VC1L23 = (!XB1L9 & ((!PC1L6 & ((VC1_low_addressa[6]))) # (PC1L6 & (YC1_counter_reg_bit[5]))));


--ZC2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
ZC2L1 = ( PC1L1 & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L2) # (XB1L9))) ) ) # ( !PC1L1 & ( ((XD2L2 & (ZD1L4 & PC1L2))) # (XB1L9) ) );


--DD1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~23
DD1L85 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[6] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[7] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[17] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[16] ) ) );


--DD1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0
DD1L22 = (!GD1_middle_of_high_level & (((DD1_new_data)))) # (GD1_middle_of_high_level & ((!DD1_s_serial_protocol.STATE_4_TRANSFER & ((DD1_new_data))) # (DD1_s_serial_protocol.STATE_4_TRANSFER & (FPGA_I2C_SDAT))));


--YB1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0
YB1L59 = (!DD1_transfer_complete & !YB1_s_serial_transfer.STATE_1_PRE_WRITE);


--YB1L110 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1
YB1L110 = ( DD1_transfer_complete & ( YB1L53 ) ) # ( !DD1_transfer_complete & ( YB1L53 & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) ) ) # ( DD1_transfer_complete & ( !YB1L53 ) ) # ( !DD1_transfer_complete & ( !YB1L53 ) );


--YB1L45 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4]~0
YB1L45 = ((HF1_d_byteenable[0] & (XB1L2 & YB1L26))) # (YB1_internal_reset);


--ND1_td_shift[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

ND1_td_shift[6] = AMPP_FUNCTION(A1L158, ND1L76, !A1L150, ND1L57);


--ND1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0
ND1L86 = AMPP_FUNCTION(!A1L152, !ND1_state, !A1L156, !A1L161, !A1L151, !ND1_count[8]);


--ZC1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0
ZC1L1 = ( PC1L3 & ( (!XD2L2) # ((!ZD1L4) # ((!PC1L4) # (XB1L9))) ) ) # ( !PC1L3 & ( ((XD2L2 & (ZD1L4 & PC1L4))) # (XB1L9) ) );


--ND1_td_shift[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

ND1_td_shift[7] = AMPP_FUNCTION(A1L158, ND1L77, !A1L150, ND1L57);


--ND1_td_shift[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

ND1_td_shift[5] = AMPP_FUNCTION(A1L158, ND1L79, !A1L150, ND1L57);


--FD1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~0
FD1L1 = ( BD1_rom_address[0] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & ((!BD1_rom_address[2] $ (!BD1_rom_address[1])) # (BD1_rom_address[5]))) # (BD1_rom_address[3] & (!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[5]))) ) ) ) # ( !BD1_rom_address[0] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & ((!BD1_rom_address[1] & (!BD1_rom_address[2])) # (BD1_rom_address[1] & ((!BD1_rom_address[5]))))) # (BD1_rom_address[3] & (((!BD1_rom_address[5])))) ) ) ) # ( BD1_rom_address[0] & ( !BD1_rom_address[4] & ( (BD1_rom_address[3] & ((!BD1_rom_address[2] & (BD1_rom_address[1])) # (BD1_rom_address[2] & (!BD1_rom_address[1] & BD1_rom_address[5])))) ) ) ) # ( !BD1_rom_address[0] & ( !BD1_rom_address[4] & ( !BD1_rom_address[5] $ (((!BD1_rom_address[3]) # (!BD1_rom_address[2]))) ) ) );


--YB1L107 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~18
YB1L107 = ( DD1_transfer_complete ) # ( !DD1_transfer_complete & ( ((XD11L1 & (YB1L111 & YB1L61))) # (JC1_r_sync_rst) ) );


--YB1L50 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~1
YB1L50 = ( YB1_data_reg[8] & ( (!HF1_d_byteenable[1]) # (((!XB1L2) # (!YB1L26)) # (HF1_d_writedata[8])) ) ) # ( !YB1_data_reg[8] & ( (HF1_d_byteenable[1] & (HF1_d_writedata[8] & (XB1L2 & YB1L26))) ) );


--ND1_rdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

ND1_rdata[2] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[2], !JC1_r_sync_rst, ND1L22);


--ND1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
ND1L75 = AMPP_FUNCTION(!ND1_count[9], !A1L156, !ND1L71, !ND1_td_shift[5], !ND1_rdata[2]);


--DG1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
DG1L71 = ( RF1_break_readreg[24] & ( (!BG1L2 & (((AG1_MonDReg[24])) # (A1L165))) # (BG1L2 & (((DG1_sr[26])))) ) ) # ( !RF1_break_readreg[24] & ( (!BG1L2 & (!A1L165 & ((AG1_MonDReg[24])))) # (BG1L2 & (((DG1_sr[26])))) ) );


--DG1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
DG1L72 = ( RF1_break_readreg[4] & ( (!BG1L2 & (((AG1_MonDReg[4])) # (A1L165))) # (BG1L2 & (((DG1_sr[6])))) ) ) # ( !RF1_break_readreg[4] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[4]))) # (BG1L2 & (((DG1_sr[6])))) ) );


--DG1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
DG1L73 = ( RF1_break_readreg[27] & ( (!BG1L2 & (((AG1_MonDReg[27])) # (A1L165))) # (BG1L2 & (((DG1_sr[29])))) ) ) # ( !RF1_break_readreg[27] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[27]))) # (BG1L2 & (((DG1_sr[29])))) ) );


--DG1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
DG1L74 = ( RF1_break_readreg[26] & ( (!BG1L2 & (((AG1_MonDReg[26])) # (A1L165))) # (BG1L2 & (((DG1_sr[28])))) ) ) # ( !RF1_break_readreg[26] & ( (!BG1L2 & (!A1L165 & ((AG1_MonDReg[26])))) # (BG1L2 & (((DG1_sr[28])))) ) );


--DG1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
DG1L75 = ( RF1_break_readreg[25] & ( (!BG1L2 & (((AG1_MonDReg[25])) # (A1L165))) # (BG1L2 & (((DG1_sr[27])))) ) ) # ( !RF1_break_readreg[25] & ( (!BG1L2 & (!A1L165 & ((AG1_MonDReg[25])))) # (BG1L2 & (((DG1_sr[27])))) ) );


--DG1_sr[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

DG1_sr[31] = DFFEAS(DG1L82, A1L184,  ,  ,  ,  ,  ,  ,  );


--DG1_sr[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

DG1_sr[33] = DFFEAS(DG1L84, A1L184,  ,  , DG1L45,  ,  ,  ,  );


--DD1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~24
DD1L86 = ( DD1_shiftreg_data[22] & ( ((!DD1L63 & ((!DD1L62) # (YB1L1)))) # (DD1L83) ) ) # ( !DD1_shiftreg_data[22] & ( ((YB1L1 & (DD1L62 & !DD1L63))) # (DD1L83) ) );


--BD1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out~0
BD1L31 = ( !YB1_internal_reset & ( !BD1_rom_address[5] & ( (!BD1_rom_address[4] & ((!BD1_rom_address[3]) # ((!BD1_rom_address[1] & !BD1_rom_address[2])))) ) ) );


--DD1L130 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~5
DD1L130 = (DD1L67 & DD1_shiftreg_mask[22]);


--RG1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

RG1_altera_reset_synchronizer_int_chain[0] = DFFEAS(RG1_altera_reset_synchronizer_int_chain[1], UG1_outclk_wire[0], !JC1L10,  ,  ,  ,  ,  ,  );


--TF1_resetrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

TF1_resetrequest = DFFEAS(CG1_jdo[22], UG1_outclk_wire[0],  ,  , CG1_take_action_ocimem_a,  ,  ,  ,  );


--JC1L10 is nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0
JC1L10 = (!UG1_locked_wire[0]) # (TF1_resetrequest);


--QC1L95 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~8
QC1L95 = ( QC1_data_out_shift_reg[9] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[10])))) # (QC1_read_left_channel & (((XC3_q_b[10])))) ) ) # ( !QC1_data_out_shift_reg[9] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[10])))) # (QC1_read_left_channel & (((XC3_q_b[10])))) ) );


--BG1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
BG1L3 = (!A1L188 & (A1L163 & A1L182));


--DC1_rd_valid[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]
--register power-up is low

DC1_rd_valid[0] = DFFEAS(DC1L59, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9_mem[6][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]
--register power-up is low

YD9_mem[6][87] = DFFEAS(YD9L73, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L7,  ,  ,  ,  );


--YD9L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0
YD9L6 = (!YD9_mem_used[5]) # (XD9L2);


--YD9_mem[6][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]
--register power-up is low

YD9_mem[6][52] = DFFEAS(YD9L74, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L7,  ,  ,  ,  );


--YD9L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]~5
YD9L41 = (!YD9L6 & (((YD9_mem[5][52])))) # (YD9L6 & ((!YD9_mem_used[6]) # ((YD9_mem[6][52]))));


--YD9_mem[6][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]
--register power-up is low

YD9_mem[6][88] = DFFEAS(YD9L75, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L7,  ,  ,  ,  );


--YD9_mem[6][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]
--register power-up is low

YD9_mem[6][19] = DFFEAS(YD9L76, UG1_outclk_wire[0], !JC1_r_sync_rst,  , YD9L7,  ,  ,  ,  );


--CG1_jdo[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

CG1_jdo[8] = DFFEAS(DG1_sr[8], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--FE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~8
FE1L23 = (HF1_d_writedata[5] & XE1L2);


--DG1_sr[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

DG1_sr[7] = DFFEAS(DG1L87, A1L184,  ,  ,  ,  ,  ,  ,  );


--SW[6] is SW[6]
SW[6] = INPUT();


--SW[7] is SW[7]
SW[7] = INPUT();


--SW[2] is SW[2]
SW[2] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[0] is SW[0]
SW[0] = INPUT();


--SW[1] is SW[1]
SW[1] = INPUT();


--SW[3] is SW[3]
SW[3] = INPUT();


--SW[4] is SW[4]
SW[4] = INPUT();


--A1L157 is jtag.bp.NiosII_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L157 = INPUT();


--ND1L20 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
ND1L20 = AMPP_FUNCTION(!A1L152, !A1L161, !A1L151, !ND1_jupdate, !A1L157);


--DG1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
DG1L76 = ( RF1_break_readreg[22] & ( (!BG1L2 & (((AG1_MonDReg[22])) # (A1L165))) # (BG1L2 & (((DG1_sr[24])))) ) ) # ( !RF1_break_readreg[22] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[22]))) # (BG1L2 & (((DG1_sr[24])))) ) );


--CG1_jdo[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

CG1_jdo[24] = DFFEAS(DG1_sr[24], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--CG1_jdo[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

CG1_jdo[14] = DFFEAS(DG1_sr[14], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9
AG1L90 = ( CG1_jdo[14] & ( (((AG1_jtag_ram_rd_d1 & MG1_q_a[11])) # (AG1L83)) # (CG1_take_action_ocimem_b) ) ) # ( !CG1_jdo[14] & ( (!CG1_take_action_ocimem_b & (((AG1_jtag_ram_rd_d1 & MG1_q_a[11])) # (AG1L83))) ) );


--FE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~9
FE1L24 = (HF1_d_writedata[11] & XE1L2);


--FE1_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[33]
FE1_src_data[33] = ((HF1_d_byteenable[1] & XE1L2)) # (FE1L16);


--CG1_jdo[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

CG1_jdo[15] = DFFEAS(DG1_sr[15], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
AG1L91 = ( CG1_jdo[15] & ( (((AG1_jtag_ram_rd_d1 & MG1_q_a[12])) # (AG1L83)) # (CG1_take_action_ocimem_b) ) ) # ( !CG1_jdo[15] & ( (!CG1_take_action_ocimem_b & (((AG1_jtag_ram_rd_d1 & MG1_q_a[12])) # (AG1L83))) ) );


--FE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~10
FE1L25 = (HF1_d_writedata[12] & XE1L2);


--FE1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~11
FE1L26 = (HF1_d_writedata[13] & XE1L2);


--FE1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~12
FE1L27 = (HF1_d_writedata[14] & XE1L2);


--FE1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~13
FE1L28 = (HF1_d_writedata[15] & XE1L2);


--FE1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~14
FE1L29 = (HF1_d_writedata[16] & XE1L2);


--FE1_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[34]
FE1_src_data[34] = ((HF1_d_byteenable[2] & XE1L2)) # (FE1L16);


--CG1_jdo[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

CG1_jdo[12] = DFFEAS(DG1_sr[12], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
AG1L92 = ( CG1_jdo[12] & ( (((AG1_jtag_ram_rd_d1 & MG1_q_a[9])) # (AG1L83)) # (CG1_take_action_ocimem_b) ) ) # ( !CG1_jdo[12] & ( (!CG1_take_action_ocimem_b & (((AG1_jtag_ram_rd_d1 & MG1_q_a[9])) # (AG1L83))) ) );


--FE1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~15
FE1L30 = (HF1_d_writedata[9] & XE1L2);


--LF1_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

LF1_writedata[31] = DFFEAS(FE1L49, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--AG1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
AG1L163 = (!AG1_jtag_ram_access & ((LF1_writedata[31]))) # (AG1_jtag_ram_access & (AG1_MonDReg[31]));


--AG1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
AG1L93 = ( AG1L86 & ( (!CG1_take_action_ocimem_b) # (CG1_jdo[29]) ) ) # ( !AG1L86 & ( (!CG1_take_action_ocimem_b & (AG1_jtag_ram_rd_d1 & (MG1_q_a[26]))) # (CG1_take_action_ocimem_b & (((CG1_jdo[29])))) ) );


--FE1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~16
FE1L31 = (HF1_d_writedata[26] & XE1L2);


--FE1_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[35]
FE1_src_data[35] = ((HF1_d_byteenable[3] & XE1L2)) # (FE1L16);


--FE1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~17
FE1L32 = (HF1_d_writedata[21] & XE1L2);


--FE1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~18
FE1L33 = (HF1_d_writedata[27] & XE1L2);


--FE1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~19
FE1L34 = (HF1_d_writedata[28] & XE1L2);


--FE1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~20
FE1L35 = (HF1_d_writedata[29] & XE1L2);


--FE1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~21
FE1L36 = (HF1_d_writedata[30] & XE1L2);


--CG1_jdo[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

CG1_jdo[11] = DFFEAS(DG1_sr[11], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--AG1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13
AG1L94 = (!AG1_jtag_ram_rd_d1 & (!AG1_MonAReg[4] & (AG1_MonAReg[2]))) # (AG1_jtag_ram_rd_d1 & (((MG1_q_a[8]))));


--AG1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14
AG1L95 = ( AG1L94 & ( (!CG1_take_action_ocimem_b & (((AG1_MonDReg[8])) # (AG1_jtag_rd_d1))) # (CG1_take_action_ocimem_b & (((CG1_jdo[11])))) ) ) # ( !AG1L94 & ( (!CG1_take_action_ocimem_b & (!AG1_jtag_rd_d1 & (AG1_MonDReg[8]))) # (CG1_take_action_ocimem_b & (((CG1_jdo[11])))) ) );


--FE1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~22
FE1L37 = (HF1_d_writedata[8] & XE1L2);


--FE1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~23
FE1L38 = (HF1_d_writedata[22] & XE1L2);


--FE1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~24
FE1L39 = (HF1_d_writedata[23] & XE1L2);


--CG1_jdo[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

CG1_jdo[13] = DFFEAS(DG1_sr[13], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--FE1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~25
FE1L40 = (HF1_d_writedata[10] & XE1L2);


--FE1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~26
FE1L41 = (HF1_d_writedata[24] & XE1L2);


--FE1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~27
FE1L42 = (HF1_d_writedata[25] & XE1L2);


--FE1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~28
FE1L43 = (HF1_d_writedata[17] & XE1L2);


--FE1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~29
FE1L44 = (HF1_d_writedata[19] & XE1L2);


--FE1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~30
FE1L45 = (HF1_d_writedata[18] & XE1L2);


--FE1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~31
FE1L46 = (HF1_d_writedata[20] & XE1L2);


--CG1_jdo[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

CG1_jdo[9] = DFFEAS(DG1_sr[9], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--FE1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~32
FE1L47 = (HF1_d_writedata[6] & XE1L2);


--CG1_jdo[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

CG1_jdo[10] = DFFEAS(DG1_sr[10], UG1_outclk_wire[0],  ,  , CG1_update_jdo_strobe,  ,  ,  ,  );


--FE1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~33
FE1L48 = (HF1_d_writedata[7] & XE1L2);


--NC2_found_edge is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|found_edge
NC2_found_edge = !NC2_cur_test_clk $ (!NC2_last_test_clk);


--SC1_bit_counter[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]
--register power-up is low

SC1_bit_counter[4] = DFFEAS(SC1L15, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--SC1_bit_counter[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]
--register power-up is low

SC1_bit_counter[3] = DFFEAS(SC1L13, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--SC1_bit_counter[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]
--register power-up is low

SC1_bit_counter[2] = DFFEAS(SC1L11, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--SC1_bit_counter[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]
--register power-up is low

SC1_bit_counter[0] = DFFEAS(SC1L7, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--SC1_bit_counter[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]
--register power-up is low

SC1_bit_counter[1] = DFFEAS(SC1L9, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--SC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~0
SC1L3 = (!SC1_bit_counter[3] & (!SC1_bit_counter[2] & (!SC1_bit_counter[0] & !SC1_bit_counter[1])));


--SC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~1
SC1L4 = (!SC1_bit_counter[4] & SC1L3);


--SC1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting~0
SC1L17 = ( SC1L4 & ( ((SC1_counting & ((!NC1_last_test_clk) # (NC1_cur_test_clk)))) # (NC2_found_edge) ) ) # ( !SC1L4 & ( (SC1_counting) # (NC2_found_edge) ) );


--VC2L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
VC2L38 = ( VC2_usedw_is_0_dff & ( VC2_usedw_is_2_dff & ( (!XB1L9 & ((!PC1L5 & (!PC1L1 & VC2_usedw_is_1_dff)) # (PC1L5 & ((!PC1L1) # (VC2_usedw_is_1_dff))))) ) ) ) # ( !VC2_usedw_is_0_dff & ( VC2_usedw_is_2_dff & ( (!XB1L9 & ((!PC1L5 $ (!PC1L1)) # (VC2_usedw_is_1_dff))) ) ) ) # ( VC2_usedw_is_0_dff & ( !VC2_usedw_is_2_dff & ( (!XB1L9 & (VC2_usedw_is_1_dff & (!PC1L5 $ (PC1L1)))) ) ) ) # ( !VC2_usedw_is_0_dff & ( !VC2_usedw_is_2_dff & ( (!XB1L9 & ((!PC1L5 & ((VC2_usedw_is_1_dff) # (PC1L1))) # (PC1L5 & (PC1L1 & VC2_usedw_is_1_dff)))) ) ) );


--VC2L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
VC2L37 = ( VC2_usedw_is_0_dff & ( (!XB1L9 & ((!PC1L5) # ((!VC2_usedw_is_1_dff) # (PC1L1)))) ) ) # ( !VC2_usedw_is_0_dff & ( (!XB1L9 & ((!PC1L5 & (PC1L1)) # (PC1L5 & (!PC1L1 & !VC2_usedw_is_1_dff)))) ) );


--VC2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3
VC2L4 = (!ZC2_counter_reg_bit[3] & (!ZC2_counter_reg_bit[4] & (!ZC2_counter_reg_bit[5] & !ZC2_counter_reg_bit[6])));


--VC2L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4
VC2L5 = (ZC2_counter_reg_bit[0] & (!ZC2_counter_reg_bit[2] & (ZC2_counter_reg_bit[1] & VC2L4)));


--VC2L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
VC2L39 = ( VC2L5 & ( (!PC1L5 & ((!PC1L1 & ((VC2_usedw_is_2_dff))) # (PC1L1 & (VC2_usedw_is_1_dff)))) # (PC1L5 & ((!PC1L1) # ((VC2_usedw_is_2_dff)))) ) ) # ( !VC2L5 & ( (!PC1L5 & ((!PC1L1 & ((VC2_usedw_is_2_dff))) # (PC1L1 & (VC2_usedw_is_1_dff)))) # (PC1L5 & (PC1L1 & ((VC2_usedw_is_2_dff)))) ) );


--VC1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0
VC1L38 = ( VC1_usedw_is_0_dff & ( VC1_usedw_is_2_dff & ( (!XB1L9 & ((!PC1L6 & (!PC1L3 & VC1_usedw_is_1_dff)) # (PC1L6 & ((!PC1L3) # (VC1_usedw_is_1_dff))))) ) ) ) # ( !VC1_usedw_is_0_dff & ( VC1_usedw_is_2_dff & ( (!XB1L9 & ((!PC1L6 $ (!PC1L3)) # (VC1_usedw_is_1_dff))) ) ) ) # ( VC1_usedw_is_0_dff & ( !VC1_usedw_is_2_dff & ( (!XB1L9 & (VC1_usedw_is_1_dff & (!PC1L6 $ (PC1L3)))) ) ) ) # ( !VC1_usedw_is_0_dff & ( !VC1_usedw_is_2_dff & ( (!XB1L9 & ((!PC1L6 & ((VC1_usedw_is_1_dff) # (PC1L3))) # (PC1L6 & (PC1L3 & VC1_usedw_is_1_dff)))) ) ) );


--VC1L37 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0
VC1L37 = ( VC1_usedw_is_0_dff & ( (!XB1L9 & ((!PC1L6) # ((!VC1_usedw_is_1_dff) # (PC1L3)))) ) ) # ( !VC1_usedw_is_0_dff & ( (!XB1L9 & ((!PC1L6 & (PC1L3)) # (PC1L6 & (!PC1L3 & !VC1_usedw_is_1_dff)))) ) );


--VC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3
VC1L4 = (!ZC1_counter_reg_bit[3] & (!ZC1_counter_reg_bit[4] & (!ZC1_counter_reg_bit[5] & !ZC1_counter_reg_bit[6])));


--VC1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4
VC1L5 = (!ZC1_counter_reg_bit[2] & (ZC1_counter_reg_bit[0] & (ZC1_counter_reg_bit[1] & VC1L4)));


--VC1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0
VC1L39 = ( VC1L5 & ( (!PC1L6 & ((!PC1L3 & ((VC1_usedw_is_2_dff))) # (PC1L3 & (VC1_usedw_is_1_dff)))) # (PC1L6 & ((!PC1L3) # ((VC1_usedw_is_2_dff)))) ) ) # ( !VC1L5 & ( (!PC1L6 & ((!PC1L3 & ((VC1_usedw_is_2_dff))) # (PC1L3 & (VC1_usedw_is_1_dff)))) # (PC1L6 & (PC1L3 & ((VC1_usedw_is_2_dff)))) ) );


--DD1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~25
DD1L87 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[5] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[6] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[16] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[15] ) ) );


--FD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~1
FD1L2 = ( BD1_rom_address[1] & ( BD1_rom_address[2] & ( (BD1_rom_address[5] & (!BD1_rom_address[3] $ (!BD1_rom_address[4]))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[2] & ( (BD1_rom_address[5] & (!BD1_rom_address[3] $ (!BD1_rom_address[4]))) ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[2] & ( (!BD1_rom_address[3] & (BD1_rom_address[4] & BD1_rom_address[5])) ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[2] & ( (BD1_rom_address[4] & (BD1_rom_address[5] & ((!BD1_rom_address[3]) # (!BD1_rom_address[0])))) ) ) );


--ND1_rdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

ND1_rdata[4] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[4], !JC1_r_sync_rst, ND1L22);


--ND1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
ND1L76 = AMPP_FUNCTION(!A1L152, !ND1_count[9], !A1L156, !ND1L71, !ND1_td_shift[7], !ND1_rdata[4]);


--ND1_rdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

ND1_rdata[5] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[5], !JC1_r_sync_rst, ND1L22);


--ND1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
ND1L77 = AMPP_FUNCTION(!ND1_count[9], !A1L156, !ND1L71, !ND1_td_shift[8], !ND1_rdata[5]);


--ND1_rdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

ND1_rdata[6] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[6], !JC1_r_sync_rst, ND1L22);


--ND1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
ND1L78 = AMPP_FUNCTION(!ND1_td_shift[9], !ND1_count[9], !ND1_rdata[6]);


--ND1_rdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

ND1_rdata[3] = AMPP_FUNCTION(UG1_outclk_wire[0], UD1_q_b[3], !JC1_r_sync_rst, ND1L22);


--ND1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
ND1L79 = AMPP_FUNCTION(!A1L152, !ND1_count[9], !A1L156, !ND1L71, !ND1_td_shift[6], !ND1_rdata[3]);


--DG1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
DG1L77 = ( RF1_break_readreg[5] & ( (!BG1L2 & (((AG1_MonDReg[5])) # (A1L165))) # (BG1L2 & (((DG1_sr[7])))) ) ) # ( !RF1_break_readreg[5] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[5]))) # (BG1L2 & (((DG1_sr[7])))) ) );


--DG1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
DG1L78 = ( RF1_break_readreg[28] & ( (!BG1L2 & (((AG1_MonDReg[28])) # (A1L165))) # (BG1L2 & (((DG1_sr[30])))) ) ) # ( !RF1_break_readreg[28] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[28]))) # (BG1L2 & (((DG1_sr[30])))) ) );


--DG1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
DG1L79 = ( RF1_break_readreg[29] & ( (!BG1L2 & (((AG1_MonDReg[29])) # (A1L165))) # (BG1L2 & (((DG1_sr[31])))) ) ) # ( !RF1_break_readreg[29] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[29]))) # (BG1L2 & (((DG1_sr[31])))) ) );


--DG1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~36
DG1L46 = ( A1L165 & ( (!A1L188 & (A1L163 & (A1L168 & !A1L164))) ) ) # ( !A1L165 & ( (!A1L188 & (A1L163 & A1L168)) ) );


--DG1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
DG1L80 = (!A1L165 & (AG1_MonDReg[30])) # (A1L165 & ((RF1_break_readreg[30])));


--DG1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
DG1L81 = (!A1L188 & (A1L163 & (A1L168 & !A1L164)));


--DG1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
DG1L82 = ( DG1L80 & ( DG1L81 & ( (!BG1L2) # (DG1_sr[32]) ) ) ) # ( !DG1L80 & ( DG1L81 & ( (!BG1L2 & (!DG1L46 & (DG1_sr[31]))) # (BG1L2 & (((DG1_sr[32])))) ) ) ) # ( DG1L80 & ( !DG1L81 & ( (!BG1L2 & (!DG1L46 & (DG1_sr[31]))) # (BG1L2 & (((DG1_sr[32])))) ) ) ) # ( !DG1L80 & ( !DG1L81 & ( (!BG1L2 & (!DG1L46 & (DG1_sr[31]))) # (BG1L2 & (((DG1_sr[32])))) ) ) );


--DG1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
DG1L83 = ( RF1_break_readreg[31] & ( (!BG1L2 & (((AG1_MonDReg[31])) # (A1L165))) # (BG1L2 & (((DG1_sr[33])))) ) ) # ( !RF1_break_readreg[31] & ( (!BG1L2 & (!A1L165 & ((AG1_MonDReg[31])))) # (BG1L2 & (((DG1_sr[33])))) ) );


--TF1_resetlatch is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

TF1_resetlatch = DFFEAS(TF1L12, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--DG1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
DG1L84 = (!BG1L2 & (DG1L4 & ((TF1_resetlatch)))) # (BG1L2 & (((DG1_sr[34]))));


--DD1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~26
DD1L88 = (DD1L67 & DD1_shiftreg_data[21]);


--DD1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~6
DD1L131 = (DD1L67 & DD1_shiftreg_mask[21]);


--RG1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

RG1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, UG1_outclk_wire[0], !JC1L10,  ,  ,  ,  ,  ,  );


--QC1L96 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~9
QC1L96 = ( QC1_data_out_shift_reg[8] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[9])))) # (QC1_read_left_channel & (((XC3_q_b[9])))) ) ) # ( !QC1_data_out_shift_reg[8] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[9])))) # (QC1_read_left_channel & (((XC3_q_b[9])))) ) );


--DG1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
DG1L85 = ( RF1_break_readreg[15] & ( (!BG1L2 & (((AG1_MonDReg[15])) # (A1L165))) # (BG1L2 & (((DG1_sr[17])))) ) ) # ( !RF1_break_readreg[15] & ( (!BG1L2 & (!A1L165 & ((AG1_MonDReg[15])))) # (BG1L2 & (((DG1_sr[17])))) ) );


--DC1L59 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal4~0
DC1L59 = (DC1_m_cmd[1] & (!DC1_m_cmd[2] & !DC1_m_cmd[0]));


--YD9_mem[7][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]
--register power-up is low

YD9_mem[7][87] = DFFEAS(YD9L73, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~6
YD9L73 = ( XD9L1 & ( YD9_mem[7][87] & ( ((KE1L10 & (JE1L2 & LE1L25))) # (YD9_mem_used[7]) ) ) ) # ( !XD9L1 & ( YD9_mem[7][87] & ( YD9_mem_used[7] ) ) ) # ( XD9L1 & ( !YD9_mem[7][87] & ( (KE1L10 & (JE1L2 & (LE1L25 & !YD9_mem_used[7]))) ) ) );


--YD9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0
YD9L7 = (!YD9_mem_used[6]) # (XD9L2);


--YD9_mem[7][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]
--register power-up is low

YD9_mem[7][85] = DFFEAS(YD9L74, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~7
YD9L74 = (!YD9_mem_used[7]) # (YD9_mem[7][85]);


--YD9_mem[7][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]
--register power-up is low

YD9_mem[7][88] = DFFEAS(YD9L75, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~8
YD9L75 = (!YD9_mem_used[7] & (HE4L95)) # (YD9_mem_used[7] & ((YD9_mem[7][88])));


--YD9_mem[7][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]
--register power-up is low

YD9_mem[7][19] = DFFEAS(YD9L76, UG1_outclk_wire[0], !JC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~9
YD9L76 = (!YD9_mem_used[7] & (HE4L70)) # (YD9_mem_used[7] & ((YD9_mem[7][19])));


--DG1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
DG1L86 = (!A1L165 & (AG1_MonDReg[6])) # (A1L165 & ((RF1_break_readreg[6])));


--DG1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
DG1L87 = ( DG1_sr[8] & ( DG1L86 & ( ((!BG1_virtual_state_cdr & ((DG1_sr[7]))) # (BG1_virtual_state_cdr & (!A1L164))) # (BG1L2) ) ) ) # ( !DG1_sr[8] & ( DG1L86 & ( (!BG1L2 & ((!BG1_virtual_state_cdr & ((DG1_sr[7]))) # (BG1_virtual_state_cdr & (!A1L164)))) ) ) ) # ( DG1_sr[8] & ( !DG1L86 & ( ((!BG1_virtual_state_cdr & DG1_sr[7])) # (BG1L2) ) ) ) # ( !DG1_sr[8] & ( !DG1L86 & ( (!BG1L2 & (!BG1_virtual_state_cdr & DG1_sr[7])) ) ) );


--DG1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
DG1L88 = ( RF1_break_readreg[23] & ( (!BG1L2 & (((AG1_MonDReg[23])) # (A1L165))) # (BG1L2 & (((DG1_sr[25])))) ) ) # ( !RF1_break_readreg[23] & ( (!BG1L2 & (!A1L165 & ((AG1_MonDReg[23])))) # (BG1L2 & (((DG1_sr[25])))) ) );


--DG1_sr[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

DG1_sr[15] = DFFEAS(DG1L92, A1L184,  ,  ,  ,  ,  ,  ,  );


--FE1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~34
FE1L49 = (HF1_d_writedata[31] & XE1L2);


--SC1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~2
SC1L5 = ( SC1L4 & ( (!NC2_found_edge & !XB1L9) ) ) # ( !SC1L4 & ( (!NC2_found_edge & (!XB1L9 & ((!NC1_last_test_clk) # (NC1_cur_test_clk)))) ) );


--SC1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~3
SC1L15 = ( SC1L3 & ( SC1L5 & ( SC1_bit_counter[4] ) ) ) # ( !SC1L3 & ( SC1L5 & ( SC1_bit_counter[4] ) ) ) # ( SC1L3 & ( !SC1L5 & ( (!XB1L9 & (!SC1_bit_counter[4] & (!NC2_cur_test_clk $ (NC2_last_test_clk)))) ) ) ) # ( !SC1L3 & ( !SC1L5 & ( (!XB1L9 & (SC1_bit_counter[4] & (!NC2_cur_test_clk $ (NC2_last_test_clk)))) ) ) );


--SC1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~4
SC1L6 = (!SC1_bit_counter[2] & (!SC1_bit_counter[0] & !SC1_bit_counter[1]));


--SC1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]~5
SC1L13 = ( SC1L5 & ( SC1_bit_counter[3] ) ) # ( !SC1L5 & ( (!XB1L9 & ((!SC1_bit_counter[3] $ (!SC1L6)) # (NC2_found_edge))) ) );


--SC1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]~6
SC1L11 = ( SC1_bit_counter[1] & ( SC1L5 & ( SC1_bit_counter[2] ) ) ) # ( !SC1_bit_counter[1] & ( SC1L5 & ( SC1_bit_counter[2] ) ) ) # ( SC1_bit_counter[1] & ( !SC1L5 & ( (!XB1L9 & ((SC1_bit_counter[2]) # (NC2_found_edge))) ) ) ) # ( !SC1_bit_counter[1] & ( !SC1L5 & ( (!XB1L9 & ((!SC1_bit_counter[2] $ (SC1_bit_counter[0])) # (NC2_found_edge))) ) ) );


--SC1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~7
SC1L7 = (!SC1L5 & (!XB1L9 & ((!SC1_bit_counter[0]) # (NC2_found_edge)))) # (SC1L5 & (((SC1_bit_counter[0]))));


--SC1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~8
SC1L9 = ( SC1L5 & ( SC1_bit_counter[1] ) ) # ( !SC1L5 & ( (!XB1L9 & ((!SC1_bit_counter[0] $ (SC1_bit_counter[1])) # (NC2_found_edge))) ) );


--DD1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~27
DD1L89 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[4] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[5] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[15] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[14] ) ) );


--FD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~2
FD1L3 = ( BD1_rom_address[1] & ( BD1_rom_address[2] & ( (BD1_rom_address[5] & (!BD1_rom_address[3] $ (!BD1_rom_address[4]))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[2] & ( (BD1_rom_address[5] & ((!BD1_rom_address[3] & ((BD1_rom_address[4]))) # (BD1_rom_address[3] & (BD1_rom_address[0] & !BD1_rom_address[4])))) ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[2] & ( (BD1_rom_address[5] & ((!BD1_rom_address[3] & ((BD1_rom_address[4]))) # (BD1_rom_address[3] & (BD1_rom_address[0] & !BD1_rom_address[4])))) ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[2] & ( (BD1_rom_address[4] & (BD1_rom_address[5] & ((!BD1_rom_address[3]) # (!BD1_rom_address[0])))) ) ) );


--TF1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
TF1L12 = (!CG1_take_action_ocimem_a & (((TF1_resetlatch)) # (FG1_dreg[0]))) # (CG1_take_action_ocimem_a & (((!CG1_jdo[24] & TF1_resetlatch))));


--DD1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~28
DD1L90 = ( DD1_shiftreg_data[20] & ( ((!DD1L63 & ((!DD1L62) # (YB1L1)))) # (DD1L83) ) ) # ( !DD1_shiftreg_data[20] & ( ((YB1L1 & (DD1L62 & !DD1L63))) # (DD1L83) ) );


--DD1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~7
DD1L132 = (DD1L67 & DD1_shiftreg_mask[20]);


--QC1L97 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~10
QC1L97 = ( QC1_data_out_shift_reg[7] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[8])))) # (QC1_read_left_channel & (((XC3_q_b[8])))) ) ) # ( !QC1_data_out_shift_reg[7] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[8])))) # (QC1_read_left_channel & (((XC3_q_b[8])))) ) );


--DG1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
DG1L89 = ( RF1_break_readreg[7] & ( (!BG1L2 & (((AG1_MonDReg[7])) # (A1L165))) # (BG1L2 & (((DG1_sr[9])))) ) ) # ( !RF1_break_readreg[7] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[7]))) # (BG1L2 & (((DG1_sr[9])))) ) );


--DG1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
DG1L90 = ( RF1_break_readreg[13] & ( (!BG1L2 & (((AG1_MonDReg[13])) # (A1L165))) # (BG1L2 & (((DG1_sr[15])))) ) ) # ( !RF1_break_readreg[13] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[13]))) # (BG1L2 & (((DG1_sr[15])))) ) );


--DG1_DRsize.010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

DG1_DRsize.010 = DFFEAS(DG1L47, A1L184,  ,  , BG1_virtual_state_uir,  ,  ,  ,  );


--DG1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
DG1L91 = ( DG1_sr[15] & ( RF1_break_readreg[14] & ( (!BG1_virtual_state_cdr) # ((!A1L164 & ((AG1_MonDReg[14]) # (A1L165)))) ) ) ) # ( !DG1_sr[15] & ( RF1_break_readreg[14] & ( (BG1_virtual_state_cdr & (!A1L164 & ((AG1_MonDReg[14]) # (A1L165)))) ) ) ) # ( DG1_sr[15] & ( !RF1_break_readreg[14] & ( (!BG1_virtual_state_cdr) # ((!A1L164 & (!A1L165 & AG1_MonDReg[14]))) ) ) ) # ( !DG1_sr[15] & ( !RF1_break_readreg[14] & ( (BG1_virtual_state_cdr & (!A1L164 & (!A1L165 & AG1_MonDReg[14]))) ) ) );


--DG1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
DG1L92 = ( DG1L91 & ( (!BG1L2) # ((!DG1_DRsize.010 & ((DG1_sr[16]))) # (DG1_DRsize.010 & (A1L186))) ) ) # ( !DG1L91 & ( (BG1L2 & ((!DG1_DRsize.010 & ((DG1_sr[16]))) # (DG1_DRsize.010 & (A1L186)))) ) );


--DG1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
DG1L93 = ( RF1_break_readreg[11] & ( (!BG1L2 & (((AG1_MonDReg[11])) # (A1L165))) # (BG1L2 & (((DG1_sr[13])))) ) ) # ( !RF1_break_readreg[11] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[11]))) # (BG1L2 & (((DG1_sr[13])))) ) );


--DG1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
DG1L94 = ( RF1_break_readreg[10] & ( (!BG1L2 & (((AG1_MonDReg[10])) # (A1L165))) # (BG1L2 & (((DG1_sr[12])))) ) ) # ( !RF1_break_readreg[10] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[10]))) # (BG1L2 & (((DG1_sr[12])))) ) );


--DG1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
DG1L95 = ( RF1_break_readreg[12] & ( (!BG1L2 & (((AG1_MonDReg[12])) # (A1L165))) # (BG1L2 & (((DG1_sr[14])))) ) ) # ( !RF1_break_readreg[12] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[12]))) # (BG1L2 & (((DG1_sr[14])))) ) );


--DG1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
DG1L96 = ( RF1_break_readreg[8] & ( (!BG1L2 & (((AG1_MonDReg[8])) # (A1L165))) # (BG1L2 & (((DG1_sr[10])))) ) ) # ( !RF1_break_readreg[8] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[8]))) # (BG1L2 & (((DG1_sr[10])))) ) );


--DG1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
DG1L97 = ( RF1_break_readreg[9] & ( (!BG1L2 & (((AG1_MonDReg[9])) # (A1L165))) # (BG1L2 & (((DG1_sr[11])))) ) ) # ( !RF1_break_readreg[9] & ( (!BG1L2 & (!A1L165 & (AG1_MonDReg[9]))) # (BG1L2 & (((DG1_sr[11])))) ) );


--DD1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~29
DD1L91 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[3] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[4] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[14] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[13] ) ) );


--DD1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~30
DD1L92 = ( YB1_device_for_transfer[0] & ( DD1_shiftreg_data[19] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((!DD1L9) # (YB1_device_for_transfer[1])))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete & ((YB1_device_for_transfer[1])))) ) ) ) # ( !YB1_device_for_transfer[0] & ( DD1_shiftreg_data[19] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE) # ((BD1_auto_init_complete & YB1_device_for_transfer[1])) ) ) ) # ( YB1_device_for_transfer[0] & ( !DD1_shiftreg_data[19] & ( (YB1_device_for_transfer[1] & ((!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1L9))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete)))) ) ) ) # ( !YB1_device_for_transfer[0] & ( !DD1_shiftreg_data[19] & ( (!DD1_s_serial_protocol.STATE_1_INITIALIZE & (((DD1L9)))) # (DD1_s_serial_protocol.STATE_1_INITIALIZE & (BD1_auto_init_complete & ((YB1_device_for_transfer[1])))) ) ) );


--DD1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~8
DD1L133 = (DD1L67 & DD1_shiftreg_mask[19]);


--QC1L98 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~11
QC1L98 = ( QC1_data_out_shift_reg[6] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[7])))) # (QC1_read_left_channel & (((XC3_q_b[7])))) ) ) # ( !QC1_data_out_shift_reg[6] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[7])))) # (QC1_read_left_channel & (((XC3_q_b[7])))) ) );


--DG1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~55
DG1L47 = (A1L164 & A1L165);


--DD1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~31
DD1L93 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[2] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[3] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[13] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[12] ) ) );


--DD1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~32
DD1L94 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_data[18]) # (DD1L9)));


--DD1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~9
DD1L134 = (DD1L67 & DD1_shiftreg_mask[18]);


--QC1L99 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~12
QC1L99 = ( QC1_data_out_shift_reg[5] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[6])))) # (QC1_read_left_channel & (((XC3_q_b[6])))) ) ) # ( !QC1_data_out_shift_reg[5] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[6])))) # (QC1_read_left_channel & (((XC3_q_b[6])))) ) );


--DD1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~33
DD1L95 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[1] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[2] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[12] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[11] ) ) );


--DD1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~10
DD1L135 = (!DD1L67) # (DD1_shiftreg_mask[17]);


--QC1L100 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~13
QC1L100 = ( QC1_data_out_shift_reg[4] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[5])))) # (QC1_read_left_channel & (((XC3_q_b[5])))) ) ) # ( !QC1_data_out_shift_reg[4] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[5])))) # (QC1_read_left_channel & (((XC3_q_b[5])))) ) );


--DD1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~34
DD1L96 = ( DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[0] ) ) ) # ( !DD1L52 & ( DD1L51 & ( YB1_address_for_transfer[1] ) ) ) # ( DD1L52 & ( !DD1L51 & ( BD1_data_out[11] ) ) ) # ( !DD1L52 & ( !DD1L51 & ( DD1_shiftreg_data[10] ) ) );


--DD1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~11
DD1L136 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[16]) # (DD1L9)));


--QC1L101 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~14
QC1L101 = ( QC1_data_out_shift_reg[3] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[4])))) # (QC1_read_left_channel & (((XC3_q_b[4])))) ) ) # ( !QC1_data_out_shift_reg[3] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[4])))) # (QC1_read_left_channel & (((XC3_q_b[4])))) ) );


--DD1L137 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~12
DD1L137 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[15]) # (DD1L9)));


--QC1L102 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~15
QC1L102 = ( QC1_data_out_shift_reg[2] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[3])))) # (QC1_read_left_channel & (((XC3_q_b[3])))) ) ) # ( !QC1_data_out_shift_reg[2] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[3])))) # (QC1_read_left_channel & (((XC3_q_b[3])))) ) );


--DD1L138 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~13
DD1L138 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[14]) # (DD1L9)));


--QC1L103 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~16
QC1L103 = ( QC1_data_out_shift_reg[1] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[2])))) # (QC1_read_left_channel & (((XC3_q_b[2])))) ) ) # ( !QC1_data_out_shift_reg[1] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[2])))) # (QC1_read_left_channel & (((XC3_q_b[2])))) ) );


--DD1L139 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~14
DD1L139 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[13]) # (DD1L9)));


--QC1_data_out_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[0]
--register power-up is low

QC1_data_out_shift_reg[0] = DFFEAS(QC1L105, UG1_outclk_wire[0],  ,  ,  ,  ,  ,  ,  );


--QC1L104 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~17
QC1L104 = ( QC1_data_out_shift_reg[0] & ( (!QC1_read_left_channel & ((!QC1L121) # ((XC4_q_b[1])))) # (QC1_read_left_channel & (((XC3_q_b[1])))) ) ) # ( !QC1_data_out_shift_reg[0] & ( (!QC1_read_left_channel & (QC1L121 & ((XC4_q_b[1])))) # (QC1_read_left_channel & (((XC3_q_b[1])))) ) );


--DD1L140 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~15
DD1L140 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[12]) # (DD1L9)));


--DD1L141 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~16
DD1L141 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[11]) # (DD1L9)));


--DD1L142 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~17
DD1L142 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[10]) # (DD1L9)));


--DD1L143 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~18
DD1L143 = (!DD1_s_serial_protocol.STATE_1_INITIALIZE & ((DD1_shiftreg_mask[9]) # (DD1L9)));


--DD1L144 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~19
DD1L144 = ((!DD1L9 & DD1_shiftreg_mask[8])) # (DD1_s_serial_protocol.STATE_1_INITIALIZE);


--DD1L145 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~20
DD1L145 = (DD1L67 & DD1_shiftreg_mask[7]);


--DD1L146 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~21
DD1L146 = (DD1L67 & DD1_shiftreg_mask[6]);


--DD1L147 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~22
DD1L147 = (DD1L67 & DD1_shiftreg_mask[5]);


--DD1L148 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~23
DD1L148 = (DD1L67 & DD1_shiftreg_mask[4]);


--DD1L149 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~24
DD1L149 = (DD1L67 & DD1_shiftreg_mask[3]);


--DD1L150 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~25
DD1L150 = (DD1L67 & DD1_shiftreg_mask[2]);


--DD1L151 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~26
DD1L151 = (DD1L67 & DD1_shiftreg_mask[1]);


--DD1_shiftreg_mask[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]
--register power-up is low

DD1_shiftreg_mask[0] = DFFEAS(DD1L153, UG1_outclk_wire[0],  ,  , DD1L115,  ,  ,  ,  );


--DD1L152 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~27
DD1L152 = (DD1L67 & DD1_shiftreg_mask[0]);


--DD1L153 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~28
DD1L153 = (!YB1_internal_reset & !DD1L67);


--HF1L953 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12
HF1L953 = ( DE2L1 & ( ZD6_av_readdata_pre[10] & ( (!HF1_av_ld_aligning_data) # (HF1_av_ld_byte2_data[2]) ) ) ) # ( !DE2L1 & ( ZD6_av_readdata_pre[10] & ( (!HF1_av_ld_aligning_data & (((HE2L35 & SE1L38)))) # (HF1_av_ld_aligning_data & (HF1_av_ld_byte2_data[2])) ) ) ) # ( DE2L1 & ( !ZD6_av_readdata_pre[10] & ( (!HF1_av_ld_aligning_data & (((HE2L35 & SE1L38)))) # (HF1_av_ld_aligning_data & (HF1_av_ld_byte2_data[2])) ) ) ) # ( !DE2L1 & ( !ZD6_av_readdata_pre[10] & ( (!HF1_av_ld_aligning_data & (((HE2L35 & SE1L38)))) # (HF1_av_ld_aligning_data & (HF1_av_ld_byte2_data[2])) ) ) );


--HF1L954 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~13
HF1L954 = ( SE1L40 & ( (!HF1_av_ld_aligning_data & (((!HE1L36) # (!SE1L37)))) # (HF1_av_ld_aligning_data & (HF1L718)) ) ) # ( !SE1L40 & ( (HF1_av_ld_aligning_data & HF1L718) ) );


--HF1L963 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~14
HF1L963 = ( SE1L52 & ( (HF1_av_ld_aligning_data & !HF1_av_ld_byte2_data[4]) ) ) # ( !SE1L52 & ( (!HF1_av_ld_aligning_data & (((!DE2L1) # (!ZD6_av_readdata_pre[12])))) # (HF1_av_ld_aligning_data & (!HF1_av_ld_byte2_data[4])) ) );


--HF1L964 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~15
HF1L964 = ( SE1L51 & ( HF1L963 & ( (!HF1_av_ld_aligning_data & (((!HE2L35)))) # (HF1_av_ld_aligning_data & (((!HF1L918)) # (HF1L718))) ) ) ) # ( !SE1L51 & ( HF1L963 & ( (!HF1_av_ld_aligning_data) # ((!HF1L918) # (HF1L718)) ) ) ) # ( SE1L51 & ( !HF1L963 & ( (HF1_av_ld_aligning_data & (!HF1L718 & !HF1L918)) ) ) ) # ( !SE1L51 & ( !HF1L963 & ( (HF1_av_ld_aligning_data & (!HF1L718 & !HF1L918)) ) ) );


--HF1L967 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~16
HF1L967 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[13]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[13])) # (HE1_data_reg[13])));


--HF1L968 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17
HF1L968 = ( HF1L967 & ( (!SE1L57 & (!HE1L36 & ((!DE2L1) # (!ZD6_av_readdata_pre[13])))) ) ) # ( !HF1L967 & ( (!SE1L57 & ((!DE2L1) # (!ZD6_av_readdata_pre[13]))) ) );


--HF1L969 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~18
HF1L969 = ( HE2L35 & ( HF1L968 & ( (!YD9_mem[0][52] & ((!UE9L14) # ((!YD10_out_payload[13])))) # (YD9_mem[0][52] & (!HE2_data_reg[13] & ((!UE9L14) # (!YD10_out_payload[13])))) ) ) ) # ( !HE2L35 & ( HF1L968 ) );


--HF1L971 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~19
HF1L971 = ( SE1L64 & ( (HF1_av_ld_aligning_data & !HF1_av_ld_byte2_data[6]) ) ) # ( !SE1L64 & ( (!HF1_av_ld_aligning_data & (((!DE2L1) # (!ZD6_av_readdata_pre[14])))) # (HF1_av_ld_aligning_data & (!HF1_av_ld_byte2_data[6])) ) );


--HF1L972 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~20
HF1L972 = ( SE1L63 & ( HF1L971 & ( (!HF1_av_ld_aligning_data & (((!HE2L35)))) # (HF1_av_ld_aligning_data & (((!HF1L918)) # (HF1L718))) ) ) ) # ( !SE1L63 & ( HF1L971 & ( (!HF1_av_ld_aligning_data) # ((!HF1L918) # (HF1L718)) ) ) ) # ( SE1L63 & ( !HF1L971 & ( (HF1_av_ld_aligning_data & (!HF1L718 & !HF1L918)) ) ) ) # ( !SE1L63 & ( !HF1L971 & ( (HF1_av_ld_aligning_data & (!HF1L718 & !HF1L918)) ) ) );


--HF1L975 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~21
HF1L975 = (!YD4_mem[0][52] & (UE4L14 & (ZD4_av_readdata_pre[15]))) # (YD4_mem[0][52] & (((UE4L14 & ZD4_av_readdata_pre[15])) # (HE1_data_reg[15])));


--HF1L976 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~22
HF1L976 = ( HF1L975 & ( (!SE1L70 & (!HE1L36 & ((!DE2L1) # (!ZD6_av_readdata_pre[15])))) ) ) # ( !HF1L975 & ( (!SE1L70 & ((!DE2L1) # (!ZD6_av_readdata_pre[15]))) ) );


--HF1L977 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~23
HF1L977 = ( HE2L35 & ( HF1L976 & ( (!YD9_mem[0][52] & ((!UE9L14) # ((!YD10_out_payload[15])))) # (YD9_mem[0][52] & (!HE2_data_reg[15] & ((!UE9L14) # (!YD10_out_payload[15])))) ) ) ) # ( !HE2L35 & ( HF1L976 ) );


--HF1L950 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~24
HF1L950 = ( DE2L1 & ( ZD6_av_readdata_pre[9] & ( (!HF1_av_ld_aligning_data) # (HF1_av_ld_byte2_data[1]) ) ) ) # ( !DE2L1 & ( ZD6_av_readdata_pre[9] & ( (!HF1_av_ld_aligning_data & (((HE2L35 & SE1L81)))) # (HF1_av_ld_aligning_data & (HF1_av_ld_byte2_data[1])) ) ) ) # ( DE2L1 & ( !ZD6_av_readdata_pre[9] & ( (!HF1_av_ld_aligning_data & (((HE2L35 & SE1L81)))) # (HF1_av_ld_aligning_data & (HF1_av_ld_byte2_data[1])) ) ) ) # ( !DE2L1 & ( !ZD6_av_readdata_pre[9] & ( (!HF1_av_ld_aligning_data & (((HE2L35 & SE1L81)))) # (HF1_av_ld_aligning_data & (HF1_av_ld_byte2_data[1])) ) ) );


--HF1L951 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~25
HF1L951 = ( SE1L82 & ( (!HF1_av_ld_aligning_data & (((!HE1L36) # (!SE1L80)))) # (HF1_av_ld_aligning_data & (HF1L718)) ) ) # ( !SE1L82 & ( (HF1_av_ld_aligning_data & HF1L718) ) );


--HF1L990 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~20
HF1L990 = ( !DE2L1 & ( ZD6_av_readdata_pre[16] & ( (!ZD4_av_readdata_pre[0] & ((!YD10_out_payload[0]) # ((!SE1L84)))) # (ZD4_av_readdata_pre[0] & (!SE1L85 & ((!YD10_out_payload[0]) # (!SE1L84)))) ) ) ) # ( DE2L1 & ( !ZD6_av_readdata_pre[16] & ( (!ZD4_av_readdata_pre[0] & ((!YD10_out_payload[0]) # ((!SE1L84)))) # (ZD4_av_readdata_pre[0] & (!SE1L85 & ((!YD10_out_payload[0]) # (!SE1L84)))) ) ) ) # ( !DE2L1 & ( !ZD6_av_readdata_pre[16] & ( (!ZD4_av_readdata_pre[0] & ((!YD10_out_payload[0]) # ((!SE1L84)))) # (ZD4_av_readdata_pre[0] & (!SE1L85 & ((!YD10_out_payload[0]) # (!SE1L84)))) ) ) );


--HF1L991 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~21
HF1L991 = (!HF1_av_ld_aligning_data & (((HF1L988 & HF1L990)))) # (HF1_av_ld_aligning_data & (!HF1_av_ld_byte3_data[0]));


--HF1L1015 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~22
HF1L1015 = ( XB1_readdata[22] & ( ZD3_av_readdata_pre[22] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[22])))) ) ) ) # ( !XB1_readdata[22] & ( ZD3_av_readdata_pre[22] & ( (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[22]))) ) ) ) # ( XB1_readdata[22] & ( !ZD3_av_readdata_pre[22] & ( (!ZD1_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[22]))) ) ) ) # ( !XB1_readdata[22] & ( !ZD3_av_readdata_pre[22] & ( (!DE2L1) # (!ZD6_av_readdata_pre[22]) ) ) );


--HF1L1016 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~23
HF1L1016 = (!ZD4_av_readdata_pre[6] & (YD10_out_payload[6] & (SE1L84))) # (ZD4_av_readdata_pre[6] & (((YD10_out_payload[6] & SE1L84)) # (SE1L85)));


--HF1L996 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~24
HF1L996 = (!ZD4_av_readdata_pre[2] & (((DE2L1 & ZD6_av_readdata_pre[18])))) # (ZD4_av_readdata_pre[2] & (((DE2L1 & ZD6_av_readdata_pre[18])) # (SE1L85)));


--HF1L997 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~25
HF1L997 = (HF1L993 & (!HF1L996 & ((!YD10_out_payload[2]) # (!SE1L84))));


--HF1L1001 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~26
HF1L1001 = ( XB1_readdata[19] & ( ZD3_av_readdata_pre[19] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[19])))) ) ) ) # ( !XB1_readdata[19] & ( ZD3_av_readdata_pre[19] & ( (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[19]))) ) ) ) # ( XB1_readdata[19] & ( !ZD3_av_readdata_pre[19] & ( (!ZD1_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[19]))) ) ) ) # ( !XB1_readdata[19] & ( !ZD3_av_readdata_pre[19] & ( (!DE2L1) # (!ZD6_av_readdata_pre[19]) ) ) );


--HF1L1002 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~27
HF1L1002 = (!ZD4_av_readdata_pre[3] & (YD10_out_payload[3] & (SE1L84))) # (ZD4_av_readdata_pre[3] & (((YD10_out_payload[3] & SE1L84)) # (SE1L85)));


--HF1L1006 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~28
HF1L1006 = ( XB1_readdata[20] & ( ZD3_av_readdata_pre[20] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[20])))) ) ) ) # ( !XB1_readdata[20] & ( ZD3_av_readdata_pre[20] & ( (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[20]))) ) ) ) # ( XB1_readdata[20] & ( !ZD3_av_readdata_pre[20] & ( (!ZD1_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[20]))) ) ) ) # ( !XB1_readdata[20] & ( !ZD3_av_readdata_pre[20] & ( (!DE2L1) # (!ZD6_av_readdata_pre[20]) ) ) );


--HF1L1007 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~29
HF1L1007 = (!ZD4_av_readdata_pre[4] & (YD10_out_payload[4] & (SE1L84))) # (ZD4_av_readdata_pre[4] & (((YD10_out_payload[4] & SE1L84)) # (SE1L85)));


--HF1L1011 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~30
HF1L1011 = ( XB1_readdata[21] & ( ZD3_av_readdata_pre[21] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[21])))) ) ) ) # ( !XB1_readdata[21] & ( ZD3_av_readdata_pre[21] & ( (!ZD3_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[21]))) ) ) ) # ( XB1_readdata[21] & ( !ZD3_av_readdata_pre[21] & ( (!ZD1_read_latency_shift_reg[0] & ((!DE2L1) # (!ZD6_av_readdata_pre[21]))) ) ) ) # ( !XB1_readdata[21] & ( !ZD3_av_readdata_pre[21] & ( (!DE2L1) # (!ZD6_av_readdata_pre[21]) ) ) );


--HF1L1012 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~31
HF1L1012 = (!ZD4_av_readdata_pre[5] & (YD10_out_payload[5] & (SE1L84))) # (ZD4_av_readdata_pre[5] & (((YD10_out_payload[5] & SE1L84)) # (SE1L85)));


--DG1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
DG1L98 = ( FG2_dreg[0] & ( (!BG1_virtual_state_cdr & (DG1_sr[35])) # (BG1_virtual_state_cdr & ((!A1L164 & ((!A1L165))) # (A1L164 & (DG1_sr[35] & A1L165)))) ) ) # ( !FG2_dreg[0] & ( (DG1_sr[35] & ((!BG1_virtual_state_cdr) # ((A1L164 & A1L165)))) ) );


--DC1L332 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~3
DC1L332 = ( DC1_active_addr[12] & ( GF1_entry_0[30] & ( !DC1_active_addr[10] $ (((!GF1_rd_address & ((GF1_entry_0[28]))) # (GF1_rd_address & (GF1_entry_1[28])))) ) ) ) # ( !DC1_active_addr[12] & ( GF1_entry_0[30] & ( (GF1_rd_address & (!DC1_active_addr[10] $ (GF1_entry_1[28]))) ) ) ) # ( DC1_active_addr[12] & ( !GF1_entry_0[30] & ( (GF1_rd_address & (!DC1_active_addr[10] $ (GF1_entry_1[28]))) ) ) ) # ( !DC1_active_addr[12] & ( !GF1_entry_0[30] & ( !DC1_active_addr[10] $ (((!GF1_rd_address & ((GF1_entry_0[28]))) # (GF1_rd_address & (GF1_entry_1[28])))) ) ) );


--DC1L333 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~4
DC1L333 = ( DC1_active_addr[12] & ( GF1_entry_1[30] & ( !DC1_active_addr[11] $ (((!GF1_rd_address & ((GF1_entry_0[29]))) # (GF1_rd_address & (GF1_entry_1[29])))) ) ) ) # ( !DC1_active_addr[12] & ( GF1_entry_1[30] & ( (!GF1_rd_address & (!DC1_active_addr[11] $ (GF1_entry_0[29]))) ) ) ) # ( DC1_active_addr[12] & ( !GF1_entry_1[30] & ( (!GF1_rd_address & (!DC1_active_addr[11] $ (GF1_entry_0[29]))) ) ) ) # ( !DC1_active_addr[12] & ( !GF1_entry_1[30] & ( !DC1_active_addr[11] $ (((!GF1_rd_address & ((GF1_entry_0[29]))) # (GF1_rd_address & (GF1_entry_1[29])))) ) ) );


--DC1L334 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~5
DC1L334 = ( GF1_entry_1[35] & ( GF1_entry_0[35] & ( (DC1_active_addr[17] & ((!DC1_active_addr[16] $ (GF1_entry_0[34])) # (GF1_rd_address))) ) ) ) # ( !GF1_entry_1[35] & ( GF1_entry_0[35] & ( (!GF1_rd_address & (DC1_active_addr[17] & (!DC1_active_addr[16] $ (GF1_entry_0[34])))) # (GF1_rd_address & (((!DC1_active_addr[17])))) ) ) ) # ( GF1_entry_1[35] & ( !GF1_entry_0[35] & ( (!GF1_rd_address & (!DC1_active_addr[17] & (!DC1_active_addr[16] $ (GF1_entry_0[34])))) # (GF1_rd_address & (((DC1_active_addr[17])))) ) ) ) # ( !GF1_entry_1[35] & ( !GF1_entry_0[35] & ( (!DC1_active_addr[17] & ((!DC1_active_addr[16] $ (GF1_entry_0[34])) # (GF1_rd_address))) ) ) );


--DC1L335 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~6
DC1L335 = ( DC1_active_addr[16] & ( GF1_entry_1[34] & ( !DC1_active_addr[15] $ (((!GF1_rd_address & ((GF1_entry_0[33]))) # (GF1_rd_address & (GF1_entry_1[33])))) ) ) ) # ( !DC1_active_addr[16] & ( GF1_entry_1[34] & ( (!GF1_rd_address & (!DC1_active_addr[15] $ (GF1_entry_0[33]))) ) ) ) # ( DC1_active_addr[16] & ( !GF1_entry_1[34] & ( (!GF1_rd_address & (!DC1_active_addr[15] $ (GF1_entry_0[33]))) ) ) ) # ( !DC1_active_addr[16] & ( !GF1_entry_1[34] & ( !DC1_active_addr[15] $ (((!GF1_rd_address & ((GF1_entry_0[33]))) # (GF1_rd_address & (GF1_entry_1[33])))) ) ) );


--DC1L336 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~7
DC1L336 = ( GF1_entry_1[39] & ( GF1_entry_0[39] & ( (DC1_active_addr[21] & ((!DC1_active_addr[20] $ (GF1_entry_0[38])) # (GF1_rd_address))) ) ) ) # ( !GF1_entry_1[39] & ( GF1_entry_0[39] & ( (!DC1_active_addr[21] & (((GF1_rd_address)))) # (DC1_active_addr[21] & (!GF1_rd_address & (!DC1_active_addr[20] $ (GF1_entry_0[38])))) ) ) ) # ( GF1_entry_1[39] & ( !GF1_entry_0[39] & ( (!DC1_active_addr[21] & (!GF1_rd_address & (!DC1_active_addr[20] $ (GF1_entry_0[38])))) # (DC1_active_addr[21] & (((GF1_rd_address)))) ) ) ) # ( !GF1_entry_1[39] & ( !GF1_entry_0[39] & ( (!DC1_active_addr[21] & ((!DC1_active_addr[20] $ (GF1_entry_0[38])) # (GF1_rd_address))) ) ) );


--DC1L337 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~8
DC1L337 = ( GF1_entry_1[41] & ( GF1_entry_0[41] & ( (DC1_active_addr[23] & ((!GF1_rd_address) # (!DC1_active_addr[20] $ (GF1_entry_1[38])))) ) ) ) # ( !GF1_entry_1[41] & ( GF1_entry_0[41] & ( (!GF1_rd_address & (((DC1_active_addr[23])))) # (GF1_rd_address & (!DC1_active_addr[23] & (!DC1_active_addr[20] $ (GF1_entry_1[38])))) ) ) ) # ( GF1_entry_1[41] & ( !GF1_entry_0[41] & ( (!GF1_rd_address & (((!DC1_active_addr[23])))) # (GF1_rd_address & (DC1_active_addr[23] & (!DC1_active_addr[20] $ (GF1_entry_1[38])))) ) ) ) # ( !GF1_entry_1[41] & ( !GF1_entry_0[41] & ( (!DC1_active_addr[23] & ((!GF1_rd_address) # (!DC1_active_addr[20] $ (GF1_entry_1[38])))) ) ) );


--SE1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~7
SE1L11 = ( XB1_readdata[0] & ( YB1_readdata[0] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[0])))) ) ) ) # ( !XB1_readdata[0] & ( YB1_readdata[0] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[0]))) ) ) ) # ( XB1_readdata[0] & ( !YB1_readdata[0] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[0]))) ) ) ) # ( !XB1_readdata[0] & ( !YB1_readdata[0] & ( (!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[0]) ) ) );


--SE1L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~84
SE1L96 = ( XB1_readdata[2] & ( YB1_readdata[2] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[2])))) ) ) ) # ( !XB1_readdata[2] & ( YB1_readdata[2] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[2]))) ) ) ) # ( XB1_readdata[2] & ( !YB1_readdata[2] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[2]))) ) ) ) # ( !XB1_readdata[2] & ( !YB1_readdata[2] & ( (!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[2]) ) ) );


--SE1L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~85
SE1L97 = ( XB1_readdata[3] & ( YB1_readdata[3] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[3])))) ) ) ) # ( !XB1_readdata[3] & ( YB1_readdata[3] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[3]))) ) ) ) # ( XB1_readdata[3] & ( !YB1_readdata[3] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[3]))) ) ) ) # ( !XB1_readdata[3] & ( !YB1_readdata[3] & ( (!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[3]) ) ) );


--SE1L98 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~86
SE1L98 = ( ZD4_av_readdata_pre[4] & ( HE1_data_reg[4] & ( (!YD4_mem[0][52] & (!UE4L14 & ((!DE2L1) # (!ZD6_av_readdata_pre[4])))) ) ) ) # ( !ZD4_av_readdata_pre[4] & ( HE1_data_reg[4] & ( (!YD4_mem[0][52] & ((!DE2L1) # (!ZD6_av_readdata_pre[4]))) ) ) ) # ( ZD4_av_readdata_pre[4] & ( !HE1_data_reg[4] & ( (!UE4L14 & ((!DE2L1) # (!ZD6_av_readdata_pre[4]))) ) ) ) # ( !ZD4_av_readdata_pre[4] & ( !HE1_data_reg[4] & ( (!DE2L1) # (!ZD6_av_readdata_pre[4]) ) ) );


--SE1L99 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~87
SE1L99 = ( SE1L98 & ( (!SE1L48 & (((!DE2L1) # (!ZD6_av_readdata_pre[4])) # (HE1L36))) ) ) # ( !SE1L98 & ( (!HE1L36 & (!SE1L48 & ((!DE2L1) # (!ZD6_av_readdata_pre[4])))) ) );


--SE1L100 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~88
SE1L100 = ( ZD4_av_readdata_pre[5] & ( HE1_data_reg[5] & ( (!YD4_mem[0][52] & (!UE4L14 & ((!DE2L1) # (!ZD6_av_readdata_pre[5])))) ) ) ) # ( !ZD4_av_readdata_pre[5] & ( HE1_data_reg[5] & ( (!YD4_mem[0][52] & ((!DE2L1) # (!ZD6_av_readdata_pre[5]))) ) ) ) # ( ZD4_av_readdata_pre[5] & ( !HE1_data_reg[5] & ( (!UE4L14 & ((!DE2L1) # (!ZD6_av_readdata_pre[5]))) ) ) ) # ( !ZD4_av_readdata_pre[5] & ( !HE1_data_reg[5] & ( (!DE2L1) # (!ZD6_av_readdata_pre[5]) ) ) );


--SE1L101 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~89
SE1L101 = ( SE1L100 & ( (!SE1L55 & (((!DE2L1) # (!ZD6_av_readdata_pre[5])) # (HE1L36))) ) ) # ( !SE1L100 & ( (!HE1L36 & (!SE1L55 & ((!DE2L1) # (!ZD6_av_readdata_pre[5])))) ) );


--SE1L102 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~90
SE1L102 = ( ZD4_av_readdata_pre[6] & ( HE1_data_reg[6] & ( (!YD4_mem[0][52] & (!UE4L14 & ((!DE2L1) # (!ZD6_av_readdata_pre[6])))) ) ) ) # ( !ZD4_av_readdata_pre[6] & ( HE1_data_reg[6] & ( (!YD4_mem[0][52] & ((!DE2L1) # (!ZD6_av_readdata_pre[6]))) ) ) ) # ( ZD4_av_readdata_pre[6] & ( !HE1_data_reg[6] & ( (!UE4L14 & ((!DE2L1) # (!ZD6_av_readdata_pre[6]))) ) ) ) # ( !ZD4_av_readdata_pre[6] & ( !HE1_data_reg[6] & ( (!DE2L1) # (!ZD6_av_readdata_pre[6]) ) ) );


--SE1L103 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~91
SE1L103 = ( SE1L102 & ( (!SE1L60 & (((!DE2L1) # (!ZD6_av_readdata_pre[6])) # (HE1L36))) ) ) # ( !SE1L102 & ( (!HE1L36 & (!SE1L60 & ((!DE2L1) # (!ZD6_av_readdata_pre[6])))) ) );


--SE1L104 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~92
SE1L104 = ( XB1_readdata[7] & ( YB1_readdata[7] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[7])))) ) ) ) # ( !XB1_readdata[7] & ( YB1_readdata[7] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[7]))) ) ) ) # ( XB1_readdata[7] & ( !YB1_readdata[7] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[7]))) ) ) ) # ( !XB1_readdata[7] & ( !YB1_readdata[7] & ( (!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[7]) ) ) );


--SE1L105 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~93
SE1L105 = ( ZD4_av_readdata_pre[1] & ( HE1_data_reg[1] & ( (!YD4_mem[0][52] & (!UE4L14 & ((!ZD10_read_latency_shift_reg[0]) # (!ZD10_av_readdata_pre[1])))) ) ) ) # ( !ZD4_av_readdata_pre[1] & ( HE1_data_reg[1] & ( (!YD4_mem[0][52] & ((!ZD10_read_latency_shift_reg[0]) # (!ZD10_av_readdata_pre[1]))) ) ) ) # ( ZD4_av_readdata_pre[1] & ( !HE1_data_reg[1] & ( (!UE4L14 & ((!ZD10_read_latency_shift_reg[0]) # (!ZD10_av_readdata_pre[1]))) ) ) ) # ( !ZD4_av_readdata_pre[1] & ( !HE1_data_reg[1] & ( (!ZD10_read_latency_shift_reg[0]) # (!ZD10_av_readdata_pre[1]) ) ) );


--SE1L106 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~94
SE1L106 = ( SE1L105 & ( (!SE1L73 & (((!ZD10_read_latency_shift_reg[0]) # (!ZD10_av_readdata_pre[1])) # (HE1L36))) ) ) # ( !SE1L105 & ( (!HE1L36 & (!SE1L73 & ((!ZD10_read_latency_shift_reg[0]) # (!ZD10_av_readdata_pre[1])))) ) );


--SE1L107 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~95
SE1L107 = ( XB1_readdata[8] & ( YB1_readdata[8] & ( (!ZD1_read_latency_shift_reg[0] & (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[8])))) ) ) ) # ( !XB1_readdata[8] & ( YB1_readdata[8] & ( (!ZD2_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[8]))) ) ) ) # ( XB1_readdata[8] & ( !YB1_readdata[8] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[8]))) ) ) ) # ( !XB1_readdata[8] & ( !YB1_readdata[8] & ( (!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[8]) ) ) );


--SE1L108 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~96
SE1L108 = ( ZD6_av_readdata_pre[17] & ( !SE1L39 & ( (!SE1L89 & (!DE2L1 & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[17])))) ) ) ) # ( !ZD6_av_readdata_pre[17] & ( !SE1L39 & ( (!SE1L89 & ((!ZD3_read_latency_shift_reg[0]) # (!ZD3_av_readdata_pre[17]))) ) ) );


--SE1L109 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~97
SE1L109 = (!ZD4_av_readdata_pre[1] & (YD10_out_payload[1] & (SE1L84))) # (ZD4_av_readdata_pre[1] & (((YD10_out_payload[1] & SE1L84)) # (SE1L85)));


--HF1L1019 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~32
HF1L1019 = ( ZD6_av_readdata_pre[23] & ( XB1_readdata[23] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[7]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[23] & ( XB1_readdata[23] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[7]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[23] & ( !XB1_readdata[23] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[7]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[23] & ( !XB1_readdata[23] & ( (!ZD4_av_readdata_pre[7]) # (!SE1L85) ) ) );


--SE1L110 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~98
SE1L110 = ( ZD6_av_readdata_pre[24] & ( XB1_readdata[24] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[8]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[24] & ( XB1_readdata[24] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[8]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[24] & ( !XB1_readdata[24] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[8]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[24] & ( !XB1_readdata[24] & ( (!ZD4_av_readdata_pre[8]) # (!SE1L85) ) ) );


--SE1L111 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~99
SE1L111 = ( ZD6_av_readdata_pre[25] & ( XB1_readdata[25] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[9]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[25] & ( XB1_readdata[25] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[9]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[25] & ( !XB1_readdata[25] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[9]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[25] & ( !XB1_readdata[25] & ( (!ZD4_av_readdata_pre[9]) # (!SE1L85) ) ) );


--SE1L112 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~100
SE1L112 = ( ZD6_av_readdata_pre[26] & ( XB1_readdata[26] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[10]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[26] & ( XB1_readdata[26] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[10]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[26] & ( !XB1_readdata[26] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[10]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[26] & ( !XB1_readdata[26] & ( (!ZD4_av_readdata_pre[10]) # (!SE1L85) ) ) );


--SE1L113 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~101
SE1L113 = ( ZD6_av_readdata_pre[27] & ( XB1_readdata[27] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[11]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[27] & ( XB1_readdata[27] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[11]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[27] & ( !XB1_readdata[27] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[11]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[27] & ( !XB1_readdata[27] & ( (!ZD4_av_readdata_pre[11]) # (!SE1L85) ) ) );


--SE1L114 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~102
SE1L114 = ( ZD6_av_readdata_pre[28] & ( XB1_readdata[28] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[12]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[28] & ( XB1_readdata[28] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[12]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[28] & ( !XB1_readdata[28] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[12]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[28] & ( !XB1_readdata[28] & ( (!ZD4_av_readdata_pre[12]) # (!SE1L85) ) ) );


--SE1L115 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~103
SE1L115 = ( ZD6_av_readdata_pre[29] & ( (!SE1L39 & (!DE2L1 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[29])))) ) ) # ( !ZD6_av_readdata_pre[29] & ( (!SE1L39 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[29]))) ) );


--SE1L116 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~104
SE1L116 = (ZD4_av_readdata_pre[13] & SE1L85);


--SE1L117 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~105
SE1L117 = ( ZD6_av_readdata_pre[30] & ( (!SE1L39 & (!DE2L1 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[30])))) ) ) # ( !ZD6_av_readdata_pre[30] & ( (!SE1L39 & ((!ZD1_read_latency_shift_reg[0]) # (!XB1_readdata[30]))) ) );


--SE1L118 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~106
SE1L118 = (ZD4_av_readdata_pre[14] & SE1L85);


--SE1L119 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~107
SE1L119 = ( ZD6_av_readdata_pre[31] & ( XB1_readdata[31] & ( (!ZD1_read_latency_shift_reg[0] & (!DE2L1 & ((!ZD4_av_readdata_pre[15]) # (!SE1L85)))) ) ) ) # ( !ZD6_av_readdata_pre[31] & ( XB1_readdata[31] & ( (!ZD1_read_latency_shift_reg[0] & ((!ZD4_av_readdata_pre[15]) # (!SE1L85))) ) ) ) # ( ZD6_av_readdata_pre[31] & ( !XB1_readdata[31] & ( (!DE2L1 & ((!ZD4_av_readdata_pre[15]) # (!SE1L85))) ) ) ) # ( !ZD6_av_readdata_pre[31] & ( !XB1_readdata[31] & ( (!ZD4_av_readdata_pre[15]) # (!SE1L85) ) ) );


--PG1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]~0
PG1L4 = ( FE2L20 & ( (!HF1_W_alu_result[15] & (HF1_F_pc[13] & ((XE2_top_priority_reg[1])))) # (HF1_W_alu_result[15] & ((!XE2_top_priority_reg[0]) # ((HF1_F_pc[13] & XE2_top_priority_reg[1])))) ) ) # ( !FE2L20 & ( (HF1_W_alu_result[15] & ((!XE2_top_priority_reg[0]) # (XE2_top_priority_reg[1]))) ) );


--LE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~5
LE1L23 = (!HF1_W_alu_result[5] & (((HF1_W_alu_result[6])))) # (HF1_W_alu_result[5] & (!HF1_W_alu_result[4] & ((!HF1_W_alu_result[6]) # (HF1_W_alu_result[3]))));


--HF1L958 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~26
HF1L958 = ( !YD9_mem[0][52] & ( HE2_data_reg[11] & ( (!YD4_mem[0][52] & ((!UE4L14) # ((!ZD4_av_readdata_pre[11])))) # (YD4_mem[0][52] & (!HE1_data_reg[11] & ((!UE4L14) # (!ZD4_av_readdata_pre[11])))) ) ) ) # ( YD9_mem[0][52] & ( !HE2_data_reg[11] & ( (!YD4_mem[0][52] & ((!UE4L14) # ((!ZD4_av_readdata_pre[11])))) # (YD4_mem[0][52] & (!HE1_data_reg[11] & ((!UE4L14) # (!ZD4_av_readdata_pre[11])))) ) ) ) # ( !YD9_mem[0][52] & ( !HE2_data_reg[11] & ( (!YD4_mem[0][52] & ((!UE4L14) # ((!ZD4_av_readdata_pre[11])))) # (YD4_mem[0][52] & (!HE1_data_reg[11] & ((!UE4L14) # (!ZD4_av_readdata_pre[11])))) ) ) );


--HF1L959 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~27
HF1L959 = (!HE1L36 & ((!YD9_mem[0][52]) # (!HE2_data_reg[11])));


--HF1L960 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28
HF1L960 = ( ZD4_av_readdata_pre[11] & ( HE1_data_reg[11] & ( (!HE2L35 & ((!HE1L36) # ((!YD4_mem[0][52] & !UE4L14)))) ) ) ) # ( !ZD4_av_readdata_pre[11] & ( HE1_data_reg[11] & ( (!HE2L35 & ((!YD4_mem[0][52]) # (!HE1L36))) ) ) ) # ( ZD4_av_readdata_pre[11] & ( !HE1_data_reg[11] & ( (!HE2L35 & ((!UE4L14) # (!HE1L36))) ) ) ) # ( !ZD4_av_readdata_pre[11] & ( !HE1_data_reg[11] & ( !HE2L35 ) ) );


--HF1L961 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~29
HF1L961 = ( !HF1L960 & ( (!UE9L14 & (((!HF1L958 & !HF1L959)))) # (UE9L14 & (((!HF1L958 & !HF1L959)) # (YD10_out_payload[11]))) ) );


--CD1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[11]~0
CD1L9 = ( BD1_rom_address[4] & ( BD1_rom_address[0] & ( (!BD1_rom_address[1] & (((BD1_rom_address[3] & !BD1_rom_address[5])))) # (BD1_rom_address[1] & (!BD1_rom_address[3] & ((!BD1_rom_address[2]) # (BD1_rom_address[5])))) ) ) ) # ( !BD1_rom_address[4] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & ((!BD1_rom_address[3]) # (!BD1_rom_address[1] $ (BD1_rom_address[2])))) # (BD1_rom_address[5] & (!BD1_rom_address[1])) ) ) ) # ( BD1_rom_address[4] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[3] & (!BD1_rom_address[1] $ (((BD1_rom_address[5]) # (BD1_rom_address[2]))))) # (BD1_rom_address[3] & (BD1_rom_address[1] & ((!BD1_rom_address[5])))) ) ) ) # ( !BD1_rom_address[4] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[3] & (BD1_rom_address[1] & ((BD1_rom_address[5])))) # (BD1_rom_address[3] & (BD1_rom_address[2] & ((!BD1_rom_address[1]) # (!BD1_rom_address[5])))) ) ) );


--CD1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[12]~1
CD1L10 = ( BD1_rom_address[0] & ( BD1_rom_address[1] & ( (!BD1_rom_address[4] & (!BD1_rom_address[3] $ (((BD1_rom_address[5] & BD1_rom_address[2]))))) # (BD1_rom_address[4] & (!BD1_rom_address[2] & ((!BD1_rom_address[5]) # (!BD1_rom_address[3])))) ) ) ) # ( !BD1_rom_address[0] & ( BD1_rom_address[1] & ( (!BD1_rom_address[5] & (((!BD1_rom_address[3]) # (BD1_rom_address[2])))) # (BD1_rom_address[5] & (!BD1_rom_address[4] $ (((!BD1_rom_address[3] & !BD1_rom_address[2]))))) ) ) ) # ( BD1_rom_address[0] & ( !BD1_rom_address[1] & ( (!BD1_rom_address[5] & (((BD1_rom_address[3] & BD1_rom_address[2])) # (BD1_rom_address[4]))) # (BD1_rom_address[5] & (!BD1_rom_address[3] & (!BD1_rom_address[4] $ (!BD1_rom_address[2])))) ) ) ) # ( !BD1_rom_address[0] & ( !BD1_rom_address[1] & ( (!BD1_rom_address[4] & (BD1_rom_address[5] & (!BD1_rom_address[3] & BD1_rom_address[2]))) # (BD1_rom_address[4] & (!BD1_rom_address[5] $ (((!BD1_rom_address[2]))))) ) ) );


--CD1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[13]~2
CD1L11 = ( BD1_rom_address[4] & ( BD1_rom_address[3] & ( (!BD1_rom_address[0] & ((!BD1_rom_address[5]) # ((!BD1_rom_address[1] & !BD1_rom_address[2])))) # (BD1_rom_address[0] & (!BD1_rom_address[5] & (!BD1_rom_address[1] $ (!BD1_rom_address[2])))) ) ) ) # ( !BD1_rom_address[4] & ( BD1_rom_address[3] & ( (!BD1_rom_address[2] & (BD1_rom_address[5] & ((!BD1_rom_address[0]) # (!BD1_rom_address[1])))) # (BD1_rom_address[2] & (BD1_rom_address[0] & (BD1_rom_address[1]))) ) ) ) # ( BD1_rom_address[4] & ( !BD1_rom_address[3] & ( (!BD1_rom_address[2] & ((!BD1_rom_address[5]) # ((!BD1_rom_address[0] & !BD1_rom_address[1])))) # (BD1_rom_address[2] & (((BD1_rom_address[0] & BD1_rom_address[1])) # (BD1_rom_address[5]))) ) ) ) # ( !BD1_rom_address[4] & ( !BD1_rom_address[3] & ( (BD1_rom_address[2] & ((!BD1_rom_address[5]) # ((BD1_rom_address[0] & BD1_rom_address[1])))) ) ) );


--CD1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[14]~3
CD1L12 = ( BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & (!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0]))) ) ) ) # ( !BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & (BD1_rom_address[2])) # (BD1_rom_address[3] & ((!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0])) # (BD1_rom_address[2] & (BD1_rom_address[1] & BD1_rom_address[0])))) ) ) ) # ( BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (!BD1_rom_address[3]) # ((!BD1_rom_address[2] & ((!BD1_rom_address[1]) # (!BD1_rom_address[0]))) # (BD1_rom_address[2] & (!BD1_rom_address[1] $ (BD1_rom_address[0])))) ) ) ) # ( !BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (BD1_rom_address[3] & (!BD1_rom_address[2] & !BD1_rom_address[1])) ) ) );


--FD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~3
FD1L4 = ( BD1_rom_address[5] & ( BD1_rom_address[4] & ( !BD1_rom_address[3] $ (((!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0])))) ) ) ) # ( !BD1_rom_address[5] & ( BD1_rom_address[4] & ( (BD1_rom_address[3] & (((BD1_rom_address[0]) # (BD1_rom_address[1])) # (BD1_rom_address[2]))) ) ) ) # ( BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (!BD1_rom_address[3]) # ((!BD1_rom_address[2] & ((!BD1_rom_address[1]) # (!BD1_rom_address[0]))) # (BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0]))) ) ) );


--CD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[2]~4
CD1L2 = ( BD1_rom_address[1] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & ((!BD1_rom_address[4] & (!BD1_rom_address[3] & !BD1_rom_address[2])) # (BD1_rom_address[4] & (!BD1_rom_address[3] $ (!BD1_rom_address[2]))))) # (BD1_rom_address[5] & (BD1_rom_address[4] & (!BD1_rom_address[3] & !BD1_rom_address[2]))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & (!BD1_rom_address[3] & ((!BD1_rom_address[4]) # (!BD1_rom_address[2])))) ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[5] & (!BD1_rom_address[4] & (!BD1_rom_address[3] $ (BD1_rom_address[2])))) # (BD1_rom_address[5] & ((!BD1_rom_address[4] & (BD1_rom_address[3] & !BD1_rom_address[2])) # (BD1_rom_address[4] & (!BD1_rom_address[3] & BD1_rom_address[2])))) ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[3] & (!BD1_rom_address[4] $ (((!BD1_rom_address[5] & BD1_rom_address[2]))))) ) ) );


--CD1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[8]~5
CD1L8 = ( BD1_rom_address[1] & ( BD1_rom_address[3] & ( (!BD1_rom_address[5] & ((!BD1_rom_address[0] & ((BD1_rom_address[4]))) # (BD1_rom_address[0] & (!BD1_rom_address[2])))) # (BD1_rom_address[5] & (!BD1_rom_address[4] & (!BD1_rom_address[2] $ (BD1_rom_address[0])))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[3] & ( (!BD1_rom_address[0] & ((!BD1_rom_address[5] & ((BD1_rom_address[4]))) # (BD1_rom_address[5] & (!BD1_rom_address[2] & !BD1_rom_address[4])))) ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[3] & ( (!BD1_rom_address[5] & (BD1_rom_address[2] & (BD1_rom_address[4] & BD1_rom_address[0]))) # (BD1_rom_address[5] & (!BD1_rom_address[4] & (!BD1_rom_address[2] $ (BD1_rom_address[0])))) ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[3] & ( (!BD1_rom_address[5] & (BD1_rom_address[2] & (!BD1_rom_address[4] & !BD1_rom_address[0]))) ) ) );


--CD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[7]~6
CD1L7 = ( BD1_rom_address[2] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & (!BD1_rom_address[4] & (!BD1_rom_address[3] $ (!BD1_rom_address[1])))) # (BD1_rom_address[5] & (BD1_rom_address[4] & (!BD1_rom_address[3] & BD1_rom_address[1]))) ) ) ) # ( !BD1_rom_address[2] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & ((!BD1_rom_address[4] & ((BD1_rom_address[1]))) # (BD1_rom_address[4] & (BD1_rom_address[3] & !BD1_rom_address[1])))) # (BD1_rom_address[5] & (!BD1_rom_address[3] & (!BD1_rom_address[4] $ (BD1_rom_address[1])))) ) ) ) # ( BD1_rom_address[2] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[5] & (BD1_rom_address[3] & ((BD1_rom_address[1]) # (BD1_rom_address[4])))) # (BD1_rom_address[5] & (BD1_rom_address[4] & (!BD1_rom_address[3]))) ) ) ) # ( !BD1_rom_address[2] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[5] & ((!BD1_rom_address[3] & ((BD1_rom_address[1]))) # (BD1_rom_address[3] & (BD1_rom_address[4])))) # (BD1_rom_address[5] & (!BD1_rom_address[1] & ((BD1_rom_address[3]) # (BD1_rom_address[4])))) ) ) );


--CD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[6]~7
CD1L6 = ( BD1_rom_address[1] & ( BD1_rom_address[2] & ( (!BD1_rom_address[4] & (BD1_rom_address[3] & (!BD1_rom_address[5] $ (BD1_rom_address[0])))) # (BD1_rom_address[4] & (!BD1_rom_address[0] & (!BD1_rom_address[5] $ (!BD1_rom_address[3])))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[2] & ( (BD1_rom_address[4] & (!BD1_rom_address[0] & (!BD1_rom_address[5] $ (!BD1_rom_address[3])))) ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[2] & ( (!BD1_rom_address[4] & ((!BD1_rom_address[5] & (!BD1_rom_address[3])) # (BD1_rom_address[5] & (BD1_rom_address[3] & !BD1_rom_address[0])))) # (BD1_rom_address[4] & (!BD1_rom_address[5] $ (((!BD1_rom_address[3] & BD1_rom_address[0]))))) ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[2] & ( (BD1_rom_address[4] & ((!BD1_rom_address[3] & ((BD1_rom_address[0]))) # (BD1_rom_address[3] & (!BD1_rom_address[5] & !BD1_rom_address[0])))) ) ) );


--CD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[5]~8
CD1L5 = ( BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & (BD1_rom_address[2] & ((BD1_rom_address[0])))) # (BD1_rom_address[3] & (!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0]))) ) ) ) # ( !BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & (!BD1_rom_address[2] $ (!BD1_rom_address[1] $ (BD1_rom_address[0])))) # (BD1_rom_address[3] & ((!BD1_rom_address[2] & (!BD1_rom_address[1])) # (BD1_rom_address[2] & ((!BD1_rom_address[0]))))) ) ) ) # ( BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (!BD1_rom_address[3] & (!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0]))) # (BD1_rom_address[3] & ((!BD1_rom_address[2] & (!BD1_rom_address[1] $ (!BD1_rom_address[0]))) # (BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0])))) ) ) ) # ( !BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (!BD1_rom_address[2] & (!BD1_rom_address[3])) # (BD1_rom_address[2] & (!BD1_rom_address[0] & (!BD1_rom_address[3] $ (BD1_rom_address[1])))) ) ) );


--CD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[4]~9
CD1L4 = ( BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3] & (!BD1_rom_address[0] & (!BD1_rom_address[1] & !BD1_rom_address[2]))) ) ) ) # ( !BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[2] & ((!BD1_rom_address[3] & (!BD1_rom_address[0] & BD1_rom_address[1])) # (BD1_rom_address[3] & (BD1_rom_address[0])))) ) ) ) # ( BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (BD1_rom_address[3] & (BD1_rom_address[2] & (!BD1_rom_address[0] $ (BD1_rom_address[1])))) ) ) ) # ( !BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (!BD1_rom_address[1] & ((!BD1_rom_address[2] & (!BD1_rom_address[3])) # (BD1_rom_address[2] & ((!BD1_rom_address[0]))))) # (BD1_rom_address[1] & (!BD1_rom_address[2] $ (((BD1_rom_address[3] & !BD1_rom_address[0]))))) ) ) );


--CD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[3]~10
CD1L3 = ( BD1_rom_address[3] & ( BD1_rom_address[1] & ( (!BD1_rom_address[2] & (BD1_rom_address[0] & (!BD1_rom_address[5] & BD1_rom_address[4]))) # (BD1_rom_address[2] & (!BD1_rom_address[4] & (!BD1_rom_address[0] $ (BD1_rom_address[5])))) ) ) ) # ( !BD1_rom_address[3] & ( BD1_rom_address[1] & ( (!BD1_rom_address[0] & (!BD1_rom_address[2] & ((BD1_rom_address[4]) # (BD1_rom_address[5])))) # (BD1_rom_address[0] & (BD1_rom_address[2] & (BD1_rom_address[5] & BD1_rom_address[4]))) ) ) ) # ( BD1_rom_address[3] & ( !BD1_rom_address[1] & ( (!BD1_rom_address[0] & (!BD1_rom_address[2] $ (((!BD1_rom_address[5]) # (!BD1_rom_address[4]))))) # (BD1_rom_address[0] & (BD1_rom_address[2] & (!BD1_rom_address[5] & !BD1_rom_address[4]))) ) ) ) # ( !BD1_rom_address[3] & ( !BD1_rom_address[1] & ( (!BD1_rom_address[2] & (BD1_rom_address[4] & ((BD1_rom_address[5]) # (BD1_rom_address[0])))) # (BD1_rom_address[2] & ((!BD1_rom_address[5] $ (BD1_rom_address[4])))) ) ) );


--CD1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[1]~11
CD1L1 = ( BD1_rom_address[1] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & (!BD1_rom_address[3] & ((!BD1_rom_address[4]) # (BD1_rom_address[2])))) # (BD1_rom_address[5] & ((!BD1_rom_address[4] & (BD1_rom_address[3] & !BD1_rom_address[2])) # (BD1_rom_address[4] & (!BD1_rom_address[3])))) ) ) ) # ( !BD1_rom_address[1] & ( BD1_rom_address[0] & ( (!BD1_rom_address[5] & (!BD1_rom_address[4] & (BD1_rom_address[3]))) # (BD1_rom_address[5] & (((!BD1_rom_address[3] & !BD1_rom_address[2])))) ) ) ) # ( BD1_rom_address[1] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[5] & (!BD1_rom_address[4] $ (!BD1_rom_address[3] $ (!BD1_rom_address[2])))) # (BD1_rom_address[5] & (((!BD1_rom_address[3] & BD1_rom_address[2])))) ) ) ) # ( !BD1_rom_address[1] & ( !BD1_rom_address[0] & ( (!BD1_rom_address[3] & (BD1_rom_address[2] & (!BD1_rom_address[5] $ (BD1_rom_address[4])))) # (BD1_rom_address[3] & (((BD1_rom_address[4] & !BD1_rom_address[2])))) ) ) );


--FD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~4
FD1L5 = ( BD1_rom_address[5] & ( BD1_rom_address[4] & ( (!BD1_rom_address[3]) # ((!BD1_rom_address[2] & (!BD1_rom_address[1] & !BD1_rom_address[0]))) ) ) ) # ( !BD1_rom_address[5] & ( BD1_rom_address[4] ) ) # ( BD1_rom_address[5] & ( !BD1_rom_address[4] ) ) # ( !BD1_rom_address[5] & ( !BD1_rom_address[4] & ( (BD1_rom_address[3] & ((BD1_rom_address[1]) # (BD1_rom_address[2]))) ) ) );


--HF1L267 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
HF1L267 = ( HF1_D_iw[16] & ( !HF1_D_iw[15] & ( (HF1_D_iw[13] & ((!HF1_D_iw[11] & ((!HF1_D_iw[12]))) # (HF1_D_iw[11] & (!HF1_D_iw[14])))) ) ) );


--HF1L284 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
HF1L284 = ( HF1_D_iw[12] & ( HF1_D_iw[11] & ( (HF1_D_iw[16] & (!HF1_D_iw[15] & (!HF1_D_iw[14] & HF1_D_iw[13]))) ) ) ) # ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (HF1_D_iw[16] & (HF1_D_iw[13] & ((!HF1_D_iw[14]) # (HF1_D_iw[15])))) ) ) ) # ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (HF1_D_iw[16] & (!HF1_D_iw[14] & HF1_D_iw[13])) ) ) );


--HF1L351 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
HF1L351 = ( HF1_D_iw[0] & ( (HF1_D_iw[2] & (!HF1_D_iw[1] & ((!HF1_D_iw[4]) # (!HF1_D_iw[3])))) ) );


--HF1L285 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
HF1L285 = ( !HF1_D_iw[12] & ( (HF1_D_iw[14] & (HF1_D_iw[13] & (!HF1_D_iw[16] $ (!HF1_D_iw[15])))) ) );


--HF1L263 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
HF1L263 = ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (HF1_D_iw[13] & (!HF1_D_iw[16] $ (HF1_D_iw[15]))) ) ) ) # ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (HF1_D_iw[16] & (HF1_D_iw[15] & (!HF1_D_iw[14] & HF1_D_iw[13]))) ) ) );


--HF1L245 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
HF1L245 = ( !HF1_D_iw[0] & ( (HF1_D_iw[4] & (!HF1_D_iw[3] & (!HF1_D_iw[2] $ (HF1_D_iw[1])))) ) );


--HF1L246 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
HF1L246 = ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (HF1_D_iw[16] & (HF1_D_iw[15] & (HF1_D_iw[14] & !HF1_D_iw[13]))) ) ) ) # ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[13] & (!HF1_D_iw[15] $ (!HF1_D_iw[14]))) ) ) );


--HF1L268 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
HF1L268 = ( HF1_D_iw[1] & ( HF1_D_iw[0] & ( (!HF1_D_iw[5] & (HF1_D_iw[4] & (HF1_D_iw[3] & HF1_D_iw[2]))) ) ) ) # ( !HF1_D_iw[1] & ( HF1_D_iw[0] & ( (!HF1_D_iw[5] & (HF1_D_iw[4] & (HF1_D_iw[3] & HF1_D_iw[2]))) # (HF1_D_iw[5] & (!HF1_D_iw[4] & ((!HF1_D_iw[2])))) ) ) ) # ( HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (HF1_D_iw[5] & (!HF1_D_iw[4] & (!HF1_D_iw[3] & !HF1_D_iw[2]))) ) ) );


--HF1L269 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
HF1L269 = ( !HF1_D_iw[1] & ( HF1_D_iw[0] & ( (!HF1_D_iw[5] & (!HF1_D_iw[2] & ((HF1_D_iw[3]) # (HF1_D_iw[4])))) ) ) ) # ( HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (!HF1_D_iw[5] & (!HF1_D_iw[2] & ((HF1_D_iw[3]) # (HF1_D_iw[4])))) ) ) );


--HF1L270 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
HF1L270 = ( HF1_D_iw[1] & ( HF1_D_iw[0] & ( (HF1_D_iw[5] & (HF1_D_iw[4] & (HF1_D_iw[3] & HF1_D_iw[2]))) ) ) ) # ( !HF1_D_iw[1] & ( HF1_D_iw[0] & ( (HF1_D_iw[5] & (HF1_D_iw[4] & ((!HF1_D_iw[2]) # (HF1_D_iw[3])))) ) ) ) # ( HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (HF1_D_iw[5] & (HF1_D_iw[4] & (HF1_D_iw[3] & HF1_D_iw[2]))) ) ) ) # ( !HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (HF1_D_iw[5] & (HF1_D_iw[4] & (HF1_D_iw[3] & !HF1_D_iw[2]))) ) ) );


--HF1L256 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
HF1L256 = ( HF1_D_iw[16] & ( HF1_D_iw[15] & ( (HF1_D_iw[14] & (HF1_D_iw[13] & (!HF1_D_iw[12] & HF1_D_iw[11]))) ) ) ) # ( HF1_D_iw[16] & ( !HF1_D_iw[15] & ( (HF1_D_iw[13] & ((!HF1_D_iw[12]) # ((!HF1_D_iw[14] & HF1_D_iw[11])))) ) ) );


--HF1L257 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
HF1L257 = ( HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[16] & (((HF1_D_iw[13])))) # (HF1_D_iw[16] & ((!HF1_D_iw[15] & ((!HF1_D_iw[13]) # (HF1_D_iw[14]))) # (HF1_D_iw[15] & ((!HF1_D_iw[14]) # (HF1_D_iw[13]))))) ) ) ) # ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[16] & (HF1_D_iw[15] & ((!HF1_D_iw[14]) # (!HF1_D_iw[13])))) # (HF1_D_iw[16] & (!HF1_D_iw[15] & (!HF1_D_iw[14] & !HF1_D_iw[13]))) ) ) ) # ( HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[16] & (!HF1_D_iw[15] & (HF1_D_iw[14] & !HF1_D_iw[13]))) # (HF1_D_iw[16] & (!HF1_D_iw[13] $ (((HF1_D_iw[15] & HF1_D_iw[14]))))) ) ) ) # ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[16] & (!HF1_D_iw[14] & (!HF1_D_iw[15] $ (HF1_D_iw[13])))) # (HF1_D_iw[16] & (HF1_D_iw[15] & (HF1_D_iw[14]))) ) ) );


--HF1L258 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
HF1L258 = ( HF1_D_iw[12] & ( HF1_D_iw[11] & ( (HF1_D_iw[16] & (!HF1_D_iw[15] & !HF1_D_iw[13])) ) ) ) # ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[13] & ((!HF1_D_iw[16] & (HF1_D_iw[15] & HF1_D_iw[14])) # (HF1_D_iw[16] & (!HF1_D_iw[15] & !HF1_D_iw[14])))) ) ) ) # ( HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (HF1_D_iw[16] & (!HF1_D_iw[15] & !HF1_D_iw[13])) ) ) );


--HF1L259 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
HF1L259 = ( HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[16] & (!HF1_D_iw[15] & (HF1_D_iw[14] & HF1_D_iw[13]))) ) ) ) # ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[16] & (HF1_D_iw[15] & !HF1_D_iw[14])) ) ) ) # ( HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[16] & (!HF1_D_iw[15] & (HF1_D_iw[14] & !HF1_D_iw[13]))) ) ) ) # ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[16] & (!HF1_D_iw[14] & (!HF1_D_iw[15] $ (HF1_D_iw[13])))) ) ) );


--HF1L260 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
HF1L260 = ( HF1_D_iw[12] & ( HF1_D_iw[11] & ( (HF1_D_iw[16] & ((!HF1_D_iw[15] & (HF1_D_iw[14] & HF1_D_iw[13])) # (HF1_D_iw[15] & (!HF1_D_iw[14])))) ) ) ) # ( HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (HF1_D_iw[16] & (HF1_D_iw[15] & (!HF1_D_iw[14] & !HF1_D_iw[13]))) ) ) ) # ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (HF1_D_iw[16] & (HF1_D_iw[15] & HF1_D_iw[14])) ) ) );


--HF1L296 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
HF1L296 = ( !HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[16] & (HF1_D_iw[13] & ((!HF1_D_iw[15]) # (HF1_D_iw[14])))) ) ) );


--HF1L273 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
HF1L273 = ( HF1_D_iw[0] & ( (HF1_D_iw[1] & ((!HF1_D_iw[4]) # ((!HF1_D_iw[3] & HF1_D_iw[2])))) ) );


--HF1L241 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
HF1L241 = ( HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (!HF1_D_iw[4] & (((HF1_D_iw[2])))) # (HF1_D_iw[4] & (HF1_D_iw[3] & (!HF1_D_iw[5] $ (!HF1_D_iw[2])))) ) ) ) # ( !HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (!HF1_D_iw[2] & ((!HF1_D_iw[5] & ((HF1_D_iw[3]))) # (HF1_D_iw[5] & (!HF1_D_iw[4])))) ) ) );


--HF1L242 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
HF1L242 = ( HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (HF1_D_iw[2] & ((!HF1_D_iw[4]) # ((!HF1_D_iw[5] & HF1_D_iw[3])))) ) ) ) # ( !HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (!HF1_D_iw[2] & ((!HF1_D_iw[5] & ((HF1_D_iw[3]))) # (HF1_D_iw[5] & (!HF1_D_iw[4])))) ) ) );


--HF1L243 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
HF1L243 = (!HF1L244 & ((HF1L242))) # (HF1L244 & (HF1L241));


--HF1L247 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
HF1L247 = ( !HF1_D_iw[0] & ( (!HF1_D_iw[4] & (HF1_D_iw[3] & (!HF1_D_iw[2] $ (HF1_D_iw[1])))) ) );


--HF1L244 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
HF1L244 = ( !HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[13] & ((!HF1_D_iw[16] & ((HF1_D_iw[14]))) # (HF1_D_iw[16] & (!HF1_D_iw[15])))) ) ) );


--HF1L275 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
HF1L275 = ( HF1_D_iw[0] & ( HF1L274 ) ) # ( !HF1_D_iw[0] & ( HF1L274 ) ) # ( !HF1_D_iw[0] & ( !HF1L274 & ( (HF1_D_iw[2] & (!HF1_D_iw[1] & ((HF1_D_iw[3]) # (HF1_D_iw[4])))) ) ) );


--HF1L276 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
HF1L276 = ( !HF1_D_iw[1] & ( !HF1_D_iw[0] & ( (!HF1_D_iw[5] & (HF1_D_iw[2] & ((HF1_D_iw[3]) # (HF1_D_iw[4])))) ) ) );


--HF1L289 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
HF1L289 = ( HF1_D_iw[12] & ( HF1_D_iw[11] & ( (!HF1_D_iw[13] & ((!HF1_D_iw[16]) # ((HF1_D_iw[15] & HF1_D_iw[14])))) ) ) ) # ( HF1_D_iw[12] & ( !HF1_D_iw[11] & ( (!HF1_D_iw[13] & ((!HF1_D_iw[14] & (!HF1_D_iw[16])) # (HF1_D_iw[14] & ((HF1_D_iw[15]))))) ) ) );


--HF1L290 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
HF1L290 = (HF1L289 & HF1L588);


--HF1L291 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
HF1L291 = ( !HF1_D_iw[13] & ( HF1_D_iw[12] & ( (HF1_D_iw[15] & (!HF1_D_iw[16] & ((!HF1_D_iw[14]) # (HF1_D_iw[11])))) ) ) );


--BD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~0
BD1L7 = ( DD1_transfer_complete & ( (!BD1_rom_address[2] & (!BD1_rom_address[1] & (BD1_rom_address[3] & BD1_transfer_data))) ) );


--A1L13 is count[0]~1
A1L13 = !count[0];


--JC1L8 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
JC1L8 = !JC1_altera_reset_synchronizer_int_chain[3];


--DC1L355 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]~9
DC1L355 = !DC1L2;


--DC1L357 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~12
DC1L357 = !DC1L30;


--KD1L6 is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_z~0
KD1L6 = !JC1_r_sync_rst;


--ND1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
ND1L54 = AMPP_FUNCTION(!BC1_t_dav);


--YD10L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0
YD10L40 = !YD10_wr_ptr[0];


--QF1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~0
QF1L10 = !LF1_writedata[2];


--QF1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1
QF1L8 = !LF1_writedata[1];


--QF1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~2
QF1L6 = !LF1_writedata[0];


--ZD3L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
ZD3L15 = !TD1_b_full;


--ND1L36 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
ND1L36 = AMPP_FUNCTION(!ND1_read);


--ND1L99 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
ND1L99 = AMPP_FUNCTION(!ND1_write);


--RG2L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
RG2L4 = GND;


--A1L463 is ~GND
A1L463 = GND;


--A1L464 is ~VCC
A1L464 = VCC;


--ZB1L514 is nios_system:NiosII|filter:filter_0|coefs[0][0]~0_wirecell
ZB1L514 = !ZB1L513;


--ZB1L516 is nios_system:NiosII|filter:filter_0|coefs[0][1]~2_wirecell
ZB1L516 = !ZB1L515;


--ND1L16 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
ND1L16 = AMPP_FUNCTION(!ND1_count[9]);


--DC1L282 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_wirecell
DC1L282 = !DC1_m_cmd[0];


--DC1L284 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell
DC1L284 = !DC1_m_cmd[1];


--DC1L286 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell
DC1L286 = !DC1_m_cmd[2];


--DC1L288 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]~_wirecell
DC1L288 = !DC1_m_cmd[3];


--HF1L435 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
HF1L435 = !HF1_E_shift_rot_cnt[0];


--AG1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
AG1L3 = !AG1L2;


