{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# some AXI designs\n",
    "\n",
    "The CoHDL standard library module `std.axi` provides helper classes for AXI4 lite interfaces. While this is experimental and mostly untested, the following examples still show, what a real world design using CoHDL for AXI transactions could look like.\n",
    "\n",
    "The register abstraction layer documented in [17_register_abstraction.ipynb](17_register_abstraction.ipynb) offers more features for the implementation of complex MMIO register interfaces."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "# imports needed by the following cells\n",
    "from cohdl import Entity, Port, Signal, Variable\n",
    "from cohdl import Bit, BitVector, Unsigned, Array, Null\n",
    "\n",
    "from cohdl import std\n",
    "from cohdl.std.axi.axi4_light import Axi4Light\n",
    "from cohdl.std.axi.axi4_light.interconnect import Interconnect"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This section defines `AxiDevice` as an example for inheritance. It abstracts entire AXI transactions. Specific devices can be derived from this class and define the behavior by overriding the `on_read` and `on_write` methods."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Example for a class that abstracts axi4 lite\n",
    "# devices. Could be part of a library\n",
    "# and reused for multiple projects.\n",
    "class AxiDevice:\n",
    "    def __init__(self, axi: Axi4Light):\n",
    "        # AxiDevice is built from two sequential contexts\n",
    "        # proc_read and proc_write. They wait for axi requests,\n",
    "        # call on_read/on_write and generate responses.\n",
    "        # While this implementation used coroutines\n",
    "        # both processes could also be written as\n",
    "        # explicit state machines.\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        async def proc_read():\n",
    "            req = await axi.await_read_request()\n",
    "            data = self.on_read(req.addr)\n",
    "            await axi.send_read_resp(data)\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        async def proc_write():\n",
    "            req = await axi.await_write_request()\n",
    "            self.on_write(req.addr, req.data)\n",
    "            await axi.send_write_response()\n",
    "\n",
    "    # derived classes should override\n",
    "    # these methods to define the read/write action\n",
    "    def on_read(self, addr: Signal[Unsigned]) -> BitVector[32]:\n",
    "        return Null\n",
    "\n",
    "    def on_write(self, addr: Signal[Unsigned], data: Signal[BitVector[32]]):\n",
    "        pass"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "# AxiMemory inherits from AxiDevice\n",
    "# it overrides the methods on_read and on_write\n",
    "class AxiMemory(AxiDevice):\n",
    "    def __init__(self, axi: Axi4Light, word_cnt: int):\n",
    "        # initialize AxiDevice\n",
    "        super().__init__(axi)\n",
    "\n",
    "        # define memory as an array used by both\n",
    "        # on_read and on_write\n",
    "\n",
    "        self._memory = Signal[Array[BitVector[32], word_cnt]](name=\"memory\")\n",
    "        self._cnt = word_cnt\n",
    "\n",
    "    def on_read(self, addr: Signal[Unsigned]) -> BitVector[32]:\n",
    "        # Ignore the two lsbs because only word aligned\n",
    "        # accesses are allowed. Interpret the bitvector as Unsigned.\n",
    "        word_addr = addr.msb(rest=2).unsigned\n",
    "\n",
    "        if word_addr < self._cnt:\n",
    "            return self._memory[word_addr]\n",
    "        else:\n",
    "            return Null\n",
    "\n",
    "    def on_write(self, addr: Signal[Unsigned], data: Signal[BitVector[32]]):\n",
    "        word_addr = addr.msb(rest=2).unsigned\n",
    "\n",
    "        if word_addr < self._cnt:\n",
    "            self._memory[word_addr] <<= data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal arready : std_logic := '0';\n",
      "  signal rvalid : std_logic := '0';\n",
      "  signal rdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal rresp : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal awready : std_logic := '0';\n",
      "  signal wready : std_logic := '0';\n",
      "  signal bvalid : std_logic := '0';\n",
      "  signal bresp : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal arready1 : std_logic := '0';\n",
      "  signal arvalid : std_logic := '0';\n",
      "  signal araddr : std_logic_vector(9 downto 0) := \"0000000000\";\n",
      "  signal arprot : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal rready : std_logic := '0';\n",
      "  signal rvalid1 : std_logic := '0';\n",
      "  signal rdata1 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal rresp1 : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal awready1 : std_logic := '0';\n",
      "  signal awvalid : std_logic := '0';\n",
      "  signal awaddr : std_logic_vector(9 downto 0) := \"0000000000\";\n",
      "  signal awprot : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal wready1 : std_logic := '0';\n",
      "  signal wvalid : std_logic := '0';\n",
      "  signal wdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal wstrb : std_logic_vector(3 downto 0) := \"0000\";\n",
      "  signal bready : std_logic := '0';\n",
      "  signal bvalid1 : std_logic := '0';\n",
      "  signal bresp1 : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal arvalid1 : std_logic := '0';\n",
      "  signal araddr1 : std_logic_vector(9 downto 0) := \"0000000000\";\n",
      "  signal arprot1 : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal rready1 : std_logic := '0';\n",
      "  signal awvalid1 : std_logic := '0';\n",
      "  signal awaddr1 : std_logic_vector(9 downto 0) := \"0000000000\";\n",
      "  signal awprot1 : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal wvalid1 : std_logic := '0';\n",
      "  signal wdata1 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal wstrb1 : std_logic_vector(3 downto 0) := \"0000\";\n",
      "  signal bready1 : std_logic := '0';\n",
      "  signal arvalid2 : std_logic := '0';\n",
      "  signal araddr2 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal arprot2 : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal rready2 : std_logic := '0';\n",
      "  signal awvalid2 : std_logic := '0';\n",
      "  signal awaddr2 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal awprot2 : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal wvalid2 : std_logic := '0';\n",
      "  signal wdata2 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal wstrb2 : std_logic_vector(3 downto 0) := \"0000\";\n",
      "  signal bready2 : std_logic := '0';\n",
      "  signal sig : std_logic := '0';\n",
      "  signal arready2 : std_logic := '0';\n",
      "  signal arvalid3 : std_logic := '0';\n",
      "  signal araddr3 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal arprot3 : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal rready3 : std_logic := '0';\n",
      "  signal rvalid2 : std_logic := '0';\n",
      "  signal rdata2 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal rresp2 : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal sig1 : std_logic := '0';\n",
      "  signal awready2 : std_logic := '0';\n",
      "  signal awvalid3 : std_logic := '0';\n",
      "  signal awaddr3 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal awprot3 : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal wvalid3 : std_logic := '0';\n",
      "  signal wdata3 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal wstrb3 : std_logic_vector(3 downto 0) := \"0000\";\n",
      "  signal bready3 : std_logic := '0';\n",
      "  signal bvalid2 : std_logic := '0';\n",
      "  signal bresp2 : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal sig2 : std_logic := '0';\n",
      "  signal arready3 : std_logic := '0';\n",
      "  signal rvalid3 : std_logic := '0';\n",
      "  signal rdata3 : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal rresp3 : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal sig3 : std_logic := '0';\n",
      "  signal awready3 : std_logic := '0';\n",
      "  signal bvalid3 : std_logic := '0';\n",
      "  signal bresp3 : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal sig4 : std_logic := '0';\n",
      "  signal sig5 : std_logic := '0';\n",
      "  type state_proc_read is (state_0, state_1);\n",
      "  signal s_proc_read : state_proc_read := state_0;\n",
      "  type state_proc_write is (state_0, state_1);\n",
      "  signal s_proc_write : state_proc_write := state_0;\n",
      "  type state_proc_read1 is (state_0, state_1, state_2);\n",
      "  signal s_proc_read1 : state_proc_read1 := state_0;\n",
      "  type array_type is array(0 to 255) of std_logic_vector(31 downto 0);\n",
      "  signal memory : array_type;\n",
      "  type state_proc_write1 is (state_0, state_1, state_2);\n",
      "  signal s_proc_write1 : state_proc_write1 := state_0;\n",
      "  signal wready2 : std_logic := '0';\n",
      "  signal addr : std_logic_vector(9 downto 0);\n",
      "  signal prot : std_logic_vector(2 downto 0);\n",
      "  signal data : std_logic_vector(31 downto 0);\n",
      "  signal strb : std_logic_vector(3 downto 0);\n",
      "  type state_proc_read2 is (state_0, state_1, state_2);\n",
      "  signal s_proc_read2 : state_proc_read2 := state_0;\n",
      "  type array_type1 is array(0 to 63) of std_logic_vector(31 downto 0);\n",
      "  signal memory1 : array_type1;\n",
      "  type state_proc_write2 is (state_0, state_1, state_2);\n",
      "  signal s_proc_write2 : state_proc_write2 := state_0;\n",
      "  signal wready3 : std_logic := '0';\n",
      "  signal addr1 : std_logic_vector(9 downto 0);\n",
      "  signal prot1 : std_logic_vector(2 downto 0);\n",
      "  signal data1 : std_logic_vector(31 downto 0);\n",
      "  signal strb1 : std_logic_vector(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  \n",
      "  -- CONCURRENT BLOCK (background_axi)\n",
      "  arready <= '1';\n",
      "  rvalid <= '1';\n",
      "  rdata <= \"00000000000000000000000000000000\";\n",
      "  rresp <= \"11\";\n",
      "  awready <= '1';\n",
      "  wready <= '1';\n",
      "  bvalid <= '1';\n",
      "  bresp <= \"11\";\n",
      "  \n",
      "\n",
      "  proc_connect: process(sig, arready2, arvalid3, araddr3, arprot3, rready3, rvalid2, rdata2, rresp2, sig1, awready2, awvalid3, awaddr3, awprot3, wvalid3, wdata3, wstrb3, bready3, bvalid2, bresp2, sig2, arready3, rvalid3, rdata3, rresp3, sig3, awready3, bvalid3, bresp3, sig4, arready, rvalid, rdata, rresp, sig5, awready, bvalid, bresp)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : boolean;\n",
      "    variable temp3 : boolean;\n",
      "    variable temp4 : boolean;\n",
      "    variable temp5 : boolean;\n",
      "  begin\n",
      "    arready1 <= '0';\n",
      "    arvalid <= '0';\n",
      "    araddr <= \"0000000000\";\n",
      "    arprot <= \"000\";\n",
      "    rready <= '0';\n",
      "    rvalid1 <= '0';\n",
      "    rdata1 <= \"00000000000000000000000000000000\";\n",
      "    rresp1 <= \"00\";\n",
      "    awready1 <= '0';\n",
      "    awvalid <= '0';\n",
      "    awaddr <= \"0000000000\";\n",
      "    awprot <= \"000\";\n",
      "    wready1 <= '0';\n",
      "    wvalid <= '0';\n",
      "    wdata <= \"00000000000000000000000000000000\";\n",
      "    wstrb <= \"0000\";\n",
      "    bready <= '0';\n",
      "    bvalid1 <= '0';\n",
      "    bresp1 <= \"00\";\n",
      "    arvalid1 <= '0';\n",
      "    araddr1 <= \"0000000000\";\n",
      "    arprot1 <= \"000\";\n",
      "    rready1 <= '0';\n",
      "    awvalid1 <= '0';\n",
      "    awaddr1 <= \"0000000000\";\n",
      "    awprot1 <= \"000\";\n",
      "    wvalid1 <= '0';\n",
      "    wdata1 <= \"00000000000000000000000000000000\";\n",
      "    wstrb1 <= \"0000\";\n",
      "    bready1 <= '0';\n",
      "    arvalid2 <= '0';\n",
      "    araddr2 <= \"00000000000000000000000000000000\";\n",
      "    arprot2 <= \"000\";\n",
      "    rready2 <= '0';\n",
      "    awvalid2 <= '0';\n",
      "    awaddr2 <= \"00000000000000000000000000000000\";\n",
      "    awprot2 <= \"000\";\n",
      "    wvalid2 <= '0';\n",
      "    wdata2 <= \"00000000000000000000000000000000\";\n",
      "    wstrb2 <= \"0000\";\n",
      "    bready2 <= '0';\n",
      "    temp := sig = '1';\n",
      "    if temp then\n",
      "      arready1 <= arready2;\n",
      "      arvalid <= arvalid3;\n",
      "      araddr <= std_logic_vector(araddr3(9 downto 0));\n",
      "      arprot <= arprot3;\n",
      "      rready <= rready3;\n",
      "      rvalid1 <= rvalid2;\n",
      "      rdata1 <= rdata2;\n",
      "      rresp1 <= rresp2;\n",
      "    end if;\n",
      "    temp1 := sig1 = '1';\n",
      "    if temp1 then\n",
      "      awready1 <= awready2;\n",
      "      awvalid <= awvalid3;\n",
      "      awaddr <= std_logic_vector(awaddr3(9 downto 0));\n",
      "      awprot <= awprot3;\n",
      "      wready1 <= awready2;\n",
      "      wvalid <= wvalid3;\n",
      "      wdata <= wdata3;\n",
      "      wstrb <= wstrb3;\n",
      "      bready <= bready3;\n",
      "      bvalid1 <= bvalid2;\n",
      "      bresp1 <= bresp2;\n",
      "    end if;\n",
      "    temp2 := sig2 = '1';\n",
      "    if temp2 then\n",
      "      arready1 <= arready3;\n",
      "      arvalid1 <= arvalid3;\n",
      "      araddr1 <= std_logic_vector(araddr3(9 downto 0));\n",
      "      arprot1 <= arprot3;\n",
      "      rready1 <= rready3;\n",
      "      rvalid1 <= rvalid3;\n",
      "      rdata1 <= rdata3;\n",
      "      rresp1 <= rresp3;\n",
      "    end if;\n",
      "    temp3 := sig3 = '1';\n",
      "    if temp3 then\n",
      "      awready1 <= awready3;\n",
      "      awvalid1 <= awvalid3;\n",
      "      awaddr1 <= std_logic_vector(awaddr3(9 downto 0));\n",
      "      awprot1 <= awprot3;\n",
      "      wready1 <= awready3;\n",
      "      wvalid1 <= wvalid3;\n",
      "      wdata1 <= wdata3;\n",
      "      wstrb1 <= wstrb3;\n",
      "      bready1 <= bready3;\n",
      "      bvalid1 <= bvalid3;\n",
      "      bresp1 <= bresp3;\n",
      "    end if;\n",
      "    temp4 := sig4 = '1';\n",
      "    if temp4 then\n",
      "      arready1 <= arready;\n",
      "      arvalid2 <= arvalid3;\n",
      "      araddr2 <= std_logic_vector(araddr3(31 downto 0));\n",
      "      arprot2 <= arprot3;\n",
      "      rready2 <= rready3;\n",
      "      rvalid1 <= rvalid;\n",
      "      rdata1 <= rdata;\n",
      "      rresp1 <= rresp;\n",
      "    end if;\n",
      "    temp5 := sig5 = '1';\n",
      "    if temp5 then\n",
      "      awready1 <= awready;\n",
      "      awvalid2 <= awvalid3;\n",
      "      awaddr2 <= std_logic_vector(awaddr3(31 downto 0));\n",
      "      awprot2 <= awprot3;\n",
      "      wready1 <= awready;\n",
      "      wvalid2 <= wvalid3;\n",
      "      wdata2 <= wdata3;\n",
      "      wstrb2 <= wstrb3;\n",
      "      bready2 <= bready3;\n",
      "      bvalid1 <= bvalid;\n",
      "      bresp1 <= bresp;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_read: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : boolean;\n",
      "    variable temp3 : boolean;\n",
      "    variable temp4 : boolean;\n",
      "    variable temp5 : boolean;\n",
      "    variable temp6 : boolean;\n",
      "    variable temp7 : boolean;\n",
      "    variable temp8 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_read <= state_0;\n",
      "        sig <= '0';\n",
      "        sig2 <= '0';\n",
      "        sig4 <= '0';\n",
      "      else\n",
      "        case s_proc_read is\n",
      "          when state_0 =>\n",
      "            if arvalid3 = '1' then\n",
      "              s_proc_read <= state_1;\n",
      "              temp := (unsigned(araddr3) >= 0);\n",
      "              temp1 := (unsigned(araddr3) <= 1023);\n",
      "              temp2 := temp and temp1;\n",
      "              if temp2 then\n",
      "                sig <= '1';\n",
      "              end if;\n",
      "              temp3 := (unsigned(araddr3) >= 1024);\n",
      "              temp4 := (unsigned(araddr3) <= 2047);\n",
      "              temp5 := temp3 and temp4;\n",
      "              if temp5 then\n",
      "                sig2 <= '1';\n",
      "              end if;\n",
      "              temp6 := (unsigned(araddr3) >= 0);\n",
      "              temp7 := (unsigned(araddr3) <= 4294967295);\n",
      "              temp8 := temp6 and temp7;\n",
      "              if temp8 then\n",
      "                sig4 <= '1';\n",
      "              end if;\n",
      "            end if;\n",
      "          when state_1 =>\n",
      "            if rvalid1 = '1' then\n",
      "              s_proc_read <= state_0;\n",
      "              sig <= '0';\n",
      "              sig2 <= '0';\n",
      "              sig4 <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_write: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : boolean;\n",
      "    variable temp3 : boolean;\n",
      "    variable temp4 : boolean;\n",
      "    variable temp5 : boolean;\n",
      "    variable temp6 : boolean;\n",
      "    variable temp7 : boolean;\n",
      "    variable temp8 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_write <= state_0;\n",
      "        sig1 <= '0';\n",
      "        sig3 <= '0';\n",
      "        sig5 <= '0';\n",
      "      else\n",
      "        case s_proc_write is\n",
      "          when state_0 =>\n",
      "            if awvalid3 = '1' then\n",
      "              s_proc_write <= state_1;\n",
      "              temp := (unsigned(awaddr3) >= 0);\n",
      "              temp1 := (unsigned(awaddr3) <= 1023);\n",
      "              temp2 := temp and temp1;\n",
      "              if temp2 then\n",
      "                sig1 <= '1';\n",
      "              end if;\n",
      "              temp3 := (unsigned(awaddr3) >= 1024);\n",
      "              temp4 := (unsigned(awaddr3) <= 2047);\n",
      "              temp5 := temp3 and temp4;\n",
      "              if temp5 then\n",
      "                sig3 <= '1';\n",
      "              end if;\n",
      "              temp6 := (unsigned(awaddr3) >= 0);\n",
      "              temp7 := (unsigned(awaddr3) <= 4294967295);\n",
      "              temp8 := temp6 and temp7;\n",
      "              if temp8 then\n",
      "                sig5 <= '1';\n",
      "              end if;\n",
      "            end if;\n",
      "          when state_1 =>\n",
      "            if bvalid1 = '1' then\n",
      "              s_proc_write <= state_0;\n",
      "              sig1 <= '0';\n",
      "              sig3 <= '0';\n",
      "              sig5 <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_read1: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(7 downto 0);\n",
      "    variable data2 : std_logic_vector(31 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_read1 <= state_0;\n",
      "        arready2 <= '0';\n",
      "        rdata2 <= \"00000000000000000000000000000000\";\n",
      "        rresp2 <= \"00\";\n",
      "        rvalid2 <= '0';\n",
      "      else\n",
      "        case s_proc_read1 is\n",
      "          when state_0 =>\n",
      "            s_proc_read1 <= state_1;\n",
      "            arready2 <= '1';\n",
      "          when state_1 =>\n",
      "            if arvalid = '1' then\n",
      "              arready2 <= '0';\n",
      "              temp := (unsigned(std_logic_vector(araddr(9 downto 2))) < 256);\n",
      "              if temp then\n",
      "                s_proc_read1 <= state_2;\n",
      "                temp1 := unsigned(std_logic_vector(araddr(9 downto 2)));\n",
      "                data2 := memory(to_integer(temp1));\n",
      "                rdata2 <= data2;\n",
      "                rresp2 <= \"00\";\n",
      "                rvalid2 <= '1';\n",
      "              else\n",
      "                s_proc_read1 <= state_2;\n",
      "                data2 := \"00000000000000000000000000000000\";\n",
      "                rdata2 <= data2;\n",
      "                rresp2 <= \"00\";\n",
      "                rvalid2 <= '1';\n",
      "              end if;\n",
      "            end if;\n",
      "          when state_2 =>\n",
      "            if rready = '1' then\n",
      "              s_proc_read1 <= state_0;\n",
      "              rvalid2 <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_write1: process(clk)\n",
      "    variable var : std_logic;\n",
      "    variable var1 : std_logic;\n",
      "    variable temp : std_logic;\n",
      "    variable temp1 : boolean;\n",
      "    variable alias1 : std_logic_vector(9 downto 0);\n",
      "    variable temp2 : std_logic;\n",
      "    variable temp3 : boolean;\n",
      "    variable alias2 : std_logic_vector(31 downto 0);\n",
      "    variable temp4 : std_logic;\n",
      "    variable temp5 : std_logic;\n",
      "    variable temp6 : std_logic;\n",
      "    variable temp7 : std_logic;\n",
      "    variable temp8 : std_logic;\n",
      "    variable temp9 : boolean;\n",
      "    variable temp10 : boolean;\n",
      "    variable temp11 : unsigned(7 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_write1 <= state_0;\n",
      "        awready2 <= '0';\n",
      "        wready2 <= '0';\n",
      "        bresp2 <= \"00\";\n",
      "        bvalid2 <= '0';\n",
      "      else\n",
      "        case s_proc_write1 is\n",
      "          when state_0 =>\n",
      "            s_proc_write1 <= state_1;\n",
      "            var := '0';\n",
      "            var1 := '0';\n",
      "            awready2 <= '1';\n",
      "            wready2 <= '1';\n",
      "          when state_1 =>\n",
      "            temp := not (var);\n",
      "            temp1 := temp = '1';\n",
      "            if temp1 then\n",
      "              alias1 := awaddr;\n",
      "              addr <= awaddr;\n",
      "              prot <= awprot;\n",
      "            end if;\n",
      "            temp2 := not (var1);\n",
      "            temp3 := temp2 = '1';\n",
      "            if temp3 then\n",
      "              alias2 := wdata;\n",
      "              data <= wdata;\n",
      "              strb <= wstrb;\n",
      "            end if;\n",
      "            temp4 := (var) or (awvalid);\n",
      "            var := temp4;\n",
      "            temp5 := (var1) or (wvalid);\n",
      "            var1 := temp5;\n",
      "            temp6 := not (var);\n",
      "            awready2 <= temp6;\n",
      "            temp7 := not (var1);\n",
      "            wready2 <= temp7;\n",
      "            temp8 := (var) and (var1);\n",
      "            temp9 := temp8 = '1';\n",
      "            if temp9 then\n",
      "              s_proc_write1 <= state_2;\n",
      "              temp10 := (unsigned(std_logic_vector(alias1(9 downto 2))) < 256);\n",
      "              if temp10 then\n",
      "                temp11 := unsigned(std_logic_vector(alias1(9 downto 2)));\n",
      "                memory(to_integer(temp11)) <= alias2;\n",
      "              end if;\n",
      "              bresp2 <= \"00\";\n",
      "              bvalid2 <= '1';\n",
      "            else\n",
      "              s_proc_write1 <= state_1;\n",
      "            end if;\n",
      "          when state_2 =>\n",
      "            if bready = '1' then\n",
      "              s_proc_write1 <= state_0;\n",
      "              bvalid2 <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_read2: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(7 downto 0);\n",
      "    variable data2 : std_logic_vector(31 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_read2 <= state_0;\n",
      "        arready3 <= '0';\n",
      "        rdata3 <= \"00000000000000000000000000000000\";\n",
      "        rresp3 <= \"00\";\n",
      "        rvalid3 <= '0';\n",
      "      else\n",
      "        case s_proc_read2 is\n",
      "          when state_0 =>\n",
      "            s_proc_read2 <= state_1;\n",
      "            arready3 <= '1';\n",
      "          when state_1 =>\n",
      "            if arvalid1 = '1' then\n",
      "              arready3 <= '0';\n",
      "              temp := (unsigned(std_logic_vector(araddr1(9 downto 2))) < 64);\n",
      "              if temp then\n",
      "                s_proc_read2 <= state_2;\n",
      "                temp1 := unsigned(std_logic_vector(araddr1(9 downto 2)));\n",
      "                data2 := memory1(to_integer(temp1));\n",
      "                rdata3 <= data2;\n",
      "                rresp3 <= \"00\";\n",
      "                rvalid3 <= '1';\n",
      "              else\n",
      "                s_proc_read2 <= state_2;\n",
      "                data2 := \"00000000000000000000000000000000\";\n",
      "                rdata3 <= data2;\n",
      "                rresp3 <= \"00\";\n",
      "                rvalid3 <= '1';\n",
      "              end if;\n",
      "            end if;\n",
      "          when state_2 =>\n",
      "            if rready1 = '1' then\n",
      "              s_proc_read2 <= state_0;\n",
      "              rvalid3 <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_write2: process(clk)\n",
      "    variable var : std_logic;\n",
      "    variable var1 : std_logic;\n",
      "    variable temp : std_logic;\n",
      "    variable temp1 : boolean;\n",
      "    variable alias1 : std_logic_vector(9 downto 0);\n",
      "    variable temp2 : std_logic;\n",
      "    variable temp3 : boolean;\n",
      "    variable alias2 : std_logic_vector(31 downto 0);\n",
      "    variable temp4 : std_logic;\n",
      "    variable temp5 : std_logic;\n",
      "    variable temp6 : std_logic;\n",
      "    variable temp7 : std_logic;\n",
      "    variable temp8 : std_logic;\n",
      "    variable temp9 : boolean;\n",
      "    variable temp10 : boolean;\n",
      "    variable temp11 : unsigned(7 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_write2 <= state_0;\n",
      "        awready3 <= '0';\n",
      "        wready3 <= '0';\n",
      "        bresp3 <= \"00\";\n",
      "        bvalid3 <= '0';\n",
      "      else\n",
      "        case s_proc_write2 is\n",
      "          when state_0 =>\n",
      "            s_proc_write2 <= state_1;\n",
      "            var := '0';\n",
      "            var1 := '0';\n",
      "            awready3 <= '1';\n",
      "            wready3 <= '1';\n",
      "          when state_1 =>\n",
      "            temp := not (var);\n",
      "            temp1 := temp = '1';\n",
      "            if temp1 then\n",
      "              alias1 := awaddr1;\n",
      "              addr1 <= awaddr1;\n",
      "              prot1 <= awprot1;\n",
      "            end if;\n",
      "            temp2 := not (var1);\n",
      "            temp3 := temp2 = '1';\n",
      "            if temp3 then\n",
      "              alias2 := wdata1;\n",
      "              data1 <= wdata1;\n",
      "              strb1 <= wstrb1;\n",
      "            end if;\n",
      "            temp4 := (var) or (awvalid1);\n",
      "            var := temp4;\n",
      "            temp5 := (var1) or (wvalid1);\n",
      "            var1 := temp5;\n",
      "            temp6 := not (var);\n",
      "            awready3 <= temp6;\n",
      "            temp7 := not (var1);\n",
      "            wready3 <= temp7;\n",
      "            temp8 := (var) and (var1);\n",
      "            temp9 := temp8 = '1';\n",
      "            if temp9 then\n",
      "              s_proc_write2 <= state_2;\n",
      "              temp10 := (unsigned(std_logic_vector(alias1(9 downto 2))) < 64);\n",
      "              if temp10 then\n",
      "                temp11 := unsigned(std_logic_vector(alias1(9 downto 2)));\n",
      "                memory1(to_integer(temp11)) <= alias2;\n",
      "              end if;\n",
      "              bresp3 <= \"00\";\n",
      "              bvalid3 <= '1';\n",
      "            else\n",
      "              s_proc_write2 <= state_1;\n",
      "            end if;\n",
      "          when state_2 =>\n",
      "            if bready1 = '1' then\n",
      "              s_proc_write2 <= state_0;\n",
      "              bvalid3 <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "class MyEntity(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        axi = Axi4Light.signal(clk, reset, 32)\n",
    "\n",
    "        # Interconnect connects a single axi master\n",
    "        # to multiple axi slaves. The master signals\n",
    "        # are passed to the constructor. Slave ports\n",
    "        # are dynamically created using the methods\n",
    "        # reserve and/or connect.\n",
    "        interconnect = Interconnect(axi)\n",
    "\n",
    "        # reserve adds a new axi slave interface\n",
    "        # with a given offset and address range to\n",
    "        # the interconnect\n",
    "        axi_1 = interconnect.reserve(0, 1024)\n",
    "\n",
    "        # one instance of MyAxiMemory is connected\n",
    "        # to the first reserved interface of interconnect\n",
    "        AxiMemory(axi_1, 256)\n",
    "\n",
    "        # reserve a second interface at on offset address of 1024\n",
    "        axi_2 = interconnect.reserve(1024, 1024)\n",
    "\n",
    "        # connect a second, smaller, instance of\n",
    "        # MyAxiMemory to the second interface\n",
    "        AxiMemory(axi_2, 64)\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "print(vhdl)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AxiRegister:\n",
    "    def __init__(\n",
    "        self,\n",
    "        addr,\n",
    "        signal: Signal[BitVector[32]] | None = None,\n",
    "        read_only: bool = False,\n",
    "        write_only: bool = False,\n",
    "    ):\n",
    "        assert not (read_only and write_only)\n",
    "        self.addr = addr\n",
    "        self.signal = Signal[BitVector[32]]() if signal is None else signal\n",
    "        self.read_only = read_only\n",
    "        self.write_only = write_only\n",
    "\n",
    "    def on_read(self) -> BitVector[32]:\n",
    "        return self.signal\n",
    "\n",
    "    def on_write(self, data: Signal[BitVector[32]]):\n",
    "        self.signal <<= data\n",
    "\n",
    "# a AxiDevice made up of a list of AxiRegisters\n",
    "class AxiRegisterDevice(AxiDevice):\n",
    "    def __init__(self, axi: Axi4Light, registers: list[AxiRegister]):\n",
    "        super().__init__(axi)\n",
    "        self.registers = registers\n",
    "\n",
    "    def on_read(self, addr: Signal[Unsigned]) -> BitVector[32]:\n",
    "        result = Variable[BitVector[32]]()\n",
    "        for reg in self.registers:\n",
    "            if not reg.write_only:\n",
    "                if addr.unsigned == reg.addr:\n",
    "                    result @= reg.on_read()\n",
    "                    break\n",
    "        else:\n",
    "            result @= Null\n",
    "        return result\n",
    "\n",
    "    def on_write(self, addr: Signal[Unsigned], data: Signal[BitVector[32]]):\n",
    "        for reg in self.registers:\n",
    "            if not reg.read_only:\n",
    "                if addr.unsigned == reg.addr:\n",
    "                    reg.on_write(data)\n",
    "                    break"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can now use `AxiRegisterDevice` to implement memory mapped devices."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "# AxiDevice with three registers\n",
    "#   0x00: ctrl  - containing enable bit and prescaler\n",
    "#   0x04: limit - count up to this limit then down to zero\n",
    "#   0x08: count - current counter value\n",
    "\n",
    "class UpDownCounter(AxiRegisterDevice):\n",
    "    def __init__(self, axi: Axi4Light):\n",
    "        # define three axi registers\n",
    "        reg_ctrl = AxiRegister(0)\n",
    "        reg_limit = AxiRegister(4)\n",
    "        reg_count = AxiRegister(8, read_only=True)\n",
    "\n",
    "        # extract fields from registers\n",
    "        enable = reg_ctrl.signal[0]\n",
    "        prescaler = reg_ctrl.signal[31:16].unsigned\n",
    "        limit = reg_limit.signal.unsigned\n",
    "        count = reg_count.signal.unsigned\n",
    "\n",
    "        prescaler_tick = Signal[Bit](False)\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        def proc_prescaler(counter=Signal[Unsigned[16]](0)):\n",
    "            if enable:\n",
    "                if counter >= prescaler:\n",
    "                    counter <<= 0\n",
    "                    prescaler_tick.push = True\n",
    "                else:\n",
    "                    counter <<= counter + 1\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        def proc_counter(cnt_down=Signal[Bit](False)):\n",
    "            nonlocal count\n",
    "\n",
    "            if prescaler_tick:\n",
    "                if cnt_down:\n",
    "                    count <<= count - 1\n",
    "\n",
    "                    if count - 1 == 0:\n",
    "                        cnt_down <<= False\n",
    "                else:\n",
    "                    count <<= count + 1\n",
    "\n",
    "                    if count + 1 >= limit:\n",
    "                        cnt_down <<= True\n",
    "\n",
    "        super().__init__(axi, registers=[reg_ctrl, reg_limit, reg_count])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal counter : unsigned(15 downto 0) := unsigned'(\"0000000000000000\");\n",
      "  signal prescaler_tick : std_logic := '0';\n",
      "  signal enable : std_logic_vector(31 downto 0);\n",
      "  signal cnt_down : std_logic := '0';\n",
      "  signal count : std_logic_vector(31 downto 0);\n",
      "  signal limit : std_logic_vector(31 downto 0);\n",
      "  type state_proc_read is (state_0, state_1, state_2);\n",
      "  signal s_proc_read : state_proc_read := state_0;\n",
      "  signal arready : std_logic := '0';\n",
      "  signal rdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal rresp : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal rvalid : std_logic := '0';\n",
      "  signal arvalid : std_logic := '0';\n",
      "  signal araddr : std_logic_vector(15 downto 0) := \"0000000000000000\";\n",
      "  signal rready : std_logic := '0';\n",
      "  type state_proc_write is (state_0, state_1, state_2);\n",
      "  signal s_proc_write : state_proc_write := state_0;\n",
      "  signal awready : std_logic := '0';\n",
      "  signal wready : std_logic := '0';\n",
      "  signal bresp : std_logic_vector(1 downto 0) := \"00\";\n",
      "  signal bvalid : std_logic := '0';\n",
      "  signal awaddr : std_logic_vector(15 downto 0) := \"0000000000000000\";\n",
      "  signal addr : std_logic_vector(15 downto 0);\n",
      "  signal prot : std_logic_vector(2 downto 0);\n",
      "  signal awprot : std_logic_vector(2 downto 0) := \"000\";\n",
      "  signal wdata : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "  signal data : std_logic_vector(31 downto 0);\n",
      "  signal strb : std_logic_vector(3 downto 0);\n",
      "  signal wstrb : std_logic_vector(3 downto 0) := \"0000\";\n",
      "  signal awvalid : std_logic := '0';\n",
      "  signal wvalid : std_logic := '0';\n",
      "  signal bready : std_logic := '0';\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  \n",
      "\n",
      "  proc_prescaler: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : unsigned(15 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        counter <= unsigned'(\"0000000000000000\");\n",
      "        prescaler_tick <= '0';\n",
      "      else\n",
      "        prescaler_tick <= '0';\n",
      "        temp := enable(0) = '1';\n",
      "        if temp then\n",
      "          temp1 := (counter >= unsigned(std_logic_vector(enable(31 downto 16))));\n",
      "          if temp1 then\n",
      "            counter <= unsigned'(\"0000000000000000\");\n",
      "            prescaler_tick <= '1';\n",
      "          else\n",
      "            temp2 := (counter) + (1);\n",
      "            counter <= temp2;\n",
      "          end if;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_counter: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : unsigned(31 downto 0);\n",
      "    variable temp3 : unsigned(31 downto 0);\n",
      "    variable temp4 : boolean;\n",
      "    variable temp5 : unsigned(31 downto 0);\n",
      "    variable temp6 : unsigned(31 downto 0);\n",
      "    variable temp7 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        cnt_down <= '0';\n",
      "      else\n",
      "        temp := prescaler_tick = '1';\n",
      "        if temp then\n",
      "          temp1 := cnt_down = '1';\n",
      "          if temp1 then\n",
      "            temp2 := (unsigned(count)) - (1);\n",
      "            count <= std_logic_vector(temp2);\n",
      "            temp3 := (unsigned(count)) - (1);\n",
      "            temp4 := (temp3 = 0);\n",
      "            if temp4 then\n",
      "              cnt_down <= '0';\n",
      "            end if;\n",
      "          else\n",
      "            temp5 := (unsigned(count)) + (1);\n",
      "            count <= std_logic_vector(temp5);\n",
      "            temp6 := (unsigned(count)) + (1);\n",
      "            temp7 := (temp6 >= unsigned(limit));\n",
      "            if temp7 then\n",
      "              cnt_down <= '1';\n",
      "            end if;\n",
      "          end if;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_read: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable data1 : std_logic_vector(31 downto 0);\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_read <= state_0;\n",
      "        arready <= '0';\n",
      "        rdata <= \"00000000000000000000000000000000\";\n",
      "        rresp <= \"00\";\n",
      "        rvalid <= '0';\n",
      "      else\n",
      "        case s_proc_read is\n",
      "          when state_0 =>\n",
      "            s_proc_read <= state_1;\n",
      "            arready <= '1';\n",
      "          when state_1 =>\n",
      "            if arvalid = '1' then\n",
      "              s_proc_read <= state_2;\n",
      "              arready <= '0';\n",
      "              temp := (unsigned(araddr) = 0);\n",
      "              if temp then\n",
      "                data1 := enable;\n",
      "              else\n",
      "                temp1 := (unsigned(araddr) = 4);\n",
      "                if temp1 then\n",
      "                  data1 := limit;\n",
      "                else\n",
      "                  temp2 := (unsigned(araddr) = 8);\n",
      "                  if temp2 then\n",
      "                    data1 := count;\n",
      "                  else\n",
      "                    data1 := \"00000000000000000000000000000000\";\n",
      "                  end if;\n",
      "                end if;\n",
      "              end if;\n",
      "              rdata <= data1;\n",
      "              rresp <= \"00\";\n",
      "              rvalid <= '1';\n",
      "            end if;\n",
      "          when state_2 =>\n",
      "            if rready = '1' then\n",
      "              s_proc_read <= state_0;\n",
      "              rvalid <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_write: process(clk)\n",
      "    variable var : std_logic;\n",
      "    variable var1 : std_logic;\n",
      "    variable temp : std_logic;\n",
      "    variable temp1 : boolean;\n",
      "    variable alias1 : std_logic_vector(15 downto 0);\n",
      "    variable temp2 : std_logic;\n",
      "    variable temp3 : boolean;\n",
      "    variable alias2 : std_logic_vector(31 downto 0);\n",
      "    variable temp4 : std_logic;\n",
      "    variable temp5 : std_logic;\n",
      "    variable temp6 : std_logic;\n",
      "    variable temp7 : std_logic;\n",
      "    variable temp8 : std_logic;\n",
      "    variable temp9 : boolean;\n",
      "    variable temp10 : boolean;\n",
      "    variable temp11 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_write <= state_0;\n",
      "        awready <= '0';\n",
      "        wready <= '0';\n",
      "        bresp <= \"00\";\n",
      "        bvalid <= '0';\n",
      "      else\n",
      "        case s_proc_write is\n",
      "          when state_0 =>\n",
      "            s_proc_write <= state_1;\n",
      "            var := '0';\n",
      "            var1 := '0';\n",
      "            awready <= '1';\n",
      "            wready <= '1';\n",
      "          when state_1 =>\n",
      "            temp := not (var);\n",
      "            temp1 := temp = '1';\n",
      "            if temp1 then\n",
      "              alias1 := awaddr;\n",
      "              addr <= awaddr;\n",
      "              prot <= awprot;\n",
      "            end if;\n",
      "            temp2 := not (var1);\n",
      "            temp3 := temp2 = '1';\n",
      "            if temp3 then\n",
      "              alias2 := wdata;\n",
      "              data <= wdata;\n",
      "              strb <= wstrb;\n",
      "            end if;\n",
      "            temp4 := (var) or (awvalid);\n",
      "            var := temp4;\n",
      "            temp5 := (var1) or (wvalid);\n",
      "            var1 := temp5;\n",
      "            temp6 := not (var);\n",
      "            awready <= temp6;\n",
      "            temp7 := not (var1);\n",
      "            wready <= temp7;\n",
      "            temp8 := (var) and (var1);\n",
      "            temp9 := temp8 = '1';\n",
      "            if temp9 then\n",
      "              s_proc_write <= state_2;\n",
      "              temp10 := (unsigned(alias1) = 0);\n",
      "              if temp10 then\n",
      "                enable <= alias2;\n",
      "              else\n",
      "                temp11 := (unsigned(alias1) = 4);\n",
      "                if temp11 then\n",
      "                  limit <= alias2;\n",
      "                end if;\n",
      "              end if;\n",
      "              bresp <= \"00\";\n",
      "              bvalid <= '1';\n",
      "            else\n",
      "              s_proc_write <= state_1;\n",
      "            end if;\n",
      "          when state_2 =>\n",
      "            if bready = '1' then\n",
      "              s_proc_write <= state_0;\n",
      "              bvalid <= '0';\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "class MyEntity(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        # create the signals of an Axi4Light interface\n",
    "        # with 16 Bit address width, in a real example\n",
    "        # these would be connected to entity ports\n",
    "        axi = Axi4Light.signal(clk, reset, addr_width=16)\n",
    "        UpDownCounter(axi)\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "print(vhdl)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
