
*** Running vivado
    with args -log mxtest_21_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mxtest_21_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mxtest_21_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.938 ; gain = 0.000
Command: synth_design -top mxtest_21_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.691 ; gain = 53.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mxtest_21_top' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/mxtest_21_top.sv:12]
	Parameter BAUD_RATE bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/single_pulser.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (1#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/single_pulser.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mxtest_21' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/mxtest_21.sv:15]
	Parameter DELAY_MS bound to: 1 - type: integer 
	Parameter BUFLEN bound to: 32 - type: integer 
	Parameter BUFW bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (2#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/period_enb.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mxtest_21' (3#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/mxtest_21.sv:15]
INFO: [Synth 8-6157] synthesizing module 'manchester_xmit' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/manchester_xmit.sv:23]
	Parameter BAUD_RATE bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/datapath.sv:23]
	Parameter BAUD_RATE bound to: 100000 - type: integer 
	Parameter BAUD_RATE2X bound to: 200000 - type: integer 
	Parameter IDLE_BITS bound to: 2 - type: integer 
	Parameter SHIFT_COUNT bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rate_enb' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/rate_enb.sv:20]
	Parameter RATE_HZ bound to: 100000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb' (4#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/rate_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized0' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/rate_enb.sv:20]
	Parameter RATE_HZ bound to: 200000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 500 - type: integer 
	Parameter DIVBITS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized0' (4#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/rate_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 't_flipflop' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/t_flipflop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 't_flipflop' (5#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/t_flipflop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/counter.sv:11]
	Parameter MAX_VAL bound to: 7 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/counter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/counter.sv:11]
	Parameter MAX_VAL bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (6#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/counter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sh_reg' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/sh_reg.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'sh_reg' (7#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/sh_reg.sv:11]
INFO: [Synth 8-6157] synthesizing module 'txd_output' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/txd_output.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'txd_output' (8#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/txd_output.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (9#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control_fsm' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/control_fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control_fsm' (10#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/control_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/dreg.sv:11]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (11#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/dreg.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'manchester_xmit' (12#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/manchester_xmit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mxtest_21_top' (13#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/mxtest_21_top.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.801 ; gain = 106.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.801 ; gain = 106.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.801 ; gain = 106.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1195.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/constrs_1/new/mxtest_21_top.xdc]
Finished Parsing XDC File [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/constrs_1/new/mxtest_21_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/constrs_1/new/mxtest_21_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mxtest_21_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mxtest_21_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1309.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mxtest_21'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   WTSND |                               00 |                               00
                   WTRDY |                               01 |                               01
                  NEXTCH |                               10 |                               10
                   PAUSE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mxtest_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   SHIFT |                              010 |                               01
                IDLEBITS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'txd_idle_en_reg' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab03_manchestor_transmitter/lab03_manchestor_transmitter.srcs/sources_1/new/control_fsm.sv:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+-----------------+---------------+----------------+
|Module Name   | RTL Object      | Depth x Width | Implemented As | 
+--------------+-----------------+---------------+----------------+
|mxtest_21     | buffer          | 32x7          | LUT            | 
|mxtest_21_top | U_MXTEST/buffer | 32x7          | LUT            | 
+--------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1309.902 ; gain = 220.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.355 ; gain = 221.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     4|
|4     |LUT2   |    11|
|5     |LUT3   |    17|
|6     |LUT4   |    11|
|7     |LUT5   |    21|
|8     |LUT6   |    23|
|9     |FDRE   |    62|
|10    |FDSE   |     3|
|11    |LD     |     1|
|12    |IBUF   |    10|
|13    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1316.180 ; gain = 113.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1316.180 ; gain = 227.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1328.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1333.621 ; gain = 244.684
INFO: [Common 17-1381] The checkpoint 'C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/lab3_test/lab3_test.runs/synth_1/mxtest_21_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mxtest_21_top_utilization_synth.rpt -pb mxtest_21_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 17:04:33 2021...
