INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
