{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1569963492652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1569963492653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 23:58:10 2019 " "Processing started: Tue Oct 01 23:58:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1569963492653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1569963492653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stat -c stat " "Command: quartus_map --read_settings_files=on --write_settings_files=off stat -c stat" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1569963492653 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1569963492961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_top_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_top_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_top-struc " "Found design unit 1: mc8051_top-struc" {  } { { "mc8051_top_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_top_struc.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_top_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_top_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_top " "Found entity 1: mc8051_top" {  } { { "mc8051_top_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_top_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_tmrctr_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_tmrctr_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_tmrctr-rtl " "Found design unit 1: mc8051_tmrctr-rtl" {  } { { "mc8051_tmrctr_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_tmrctr_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_tmrctr_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_tmrctr " "Found entity 1: mc8051_tmrctr" {  } { { "mc8051_tmrctr_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_tmrctr_.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_siu_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_siu_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_siu-rtl " "Found design unit 1: mc8051_siu-rtl" {  } { { "mc8051_siu_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_siu_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_siu_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_siu_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_siu " "Found entity 1: mc8051_siu" {  } { { "mc8051_siu_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_siu_.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_p " "Found design unit 1: mc8051_p" {  } { { "mc8051_p.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_p.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_core_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_core_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_core-struc " "Found design unit 1: mc8051_core-struc" {  } { { "mc8051_core_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_core_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_core_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_core_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_core " "Found entity 1: mc8051_core" {  } { { "mc8051_core_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_core_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_control_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_control_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_control-struc " "Found design unit 1: mc8051_control-struc" {  } { { "mc8051_control_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_control_struc.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_control_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_control_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_control " "Found entity 1: mc8051_control" {  } { { "mc8051_control_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_control_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_alu_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_alu_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_alu-struc " "Found design unit 1: mc8051_alu-struc" {  } { { "mc8051_alu_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_alu_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_alu_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_alu " "Found entity 1: mc8051_alu" {  } { { "mc8051_alu_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcml_adjust_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dcml_adjust_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcml_adjust-rtl " "Found design unit 1: dcml_adjust-rtl" {  } { { "dcml_adjust_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/dcml_adjust_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcml_adjust_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dcml_adjust_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dcml_adjust " "Found entity 1: dcml_adjust" {  } { { "dcml_adjust_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/dcml_adjust_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file control_mem_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_mem-rtl " "Found design unit 1: control_mem-rtl" {  } { { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/control_mem_rtl.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file control_mem_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_mem " "Found entity 1: control_mem" {  } { { "control_mem_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/control_mem_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file control_fsm_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/control_fsm_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/control_fsm_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_mltplr_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comb_mltplr_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_mltplr-rtl " "Found design unit 1: comb_mltplr-rtl" {  } { { "comb_mltplr_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/comb_mltplr_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_mltplr_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file comb_mltplr_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_mltplr " "Found entity 1: comb_mltplr" {  } { { "comb_mltplr_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/comb_mltplr_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_divider_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comb_divider_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_divider-rtl " "Found design unit 1: comb_divider-rtl" {  } { { "comb_divider_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/comb_divider_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_divider_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file comb_divider_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_divider " "Found entity 1: comb_divider" {  } { { "comb_divider_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/comb_divider_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alumux_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alumux-rtl " "Found design unit 1: alumux-rtl" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alumux_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alumux_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alumux " "Found entity 1: alumux" {  } { { "alumux_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alumux_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucore_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alucore_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucore-rtl " "Found design unit 1: alucore-rtl" {  } { { "alucore_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alucore_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucore_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alucore_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alucore " "Found entity 1: alucore" {  } { { "alucore_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alucore_.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_ovcy_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_ovcy_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_ovcy-rtl " "Found design unit 1: addsub_ovcy-rtl" {  } { { "addsub_ovcy_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/addsub_ovcy_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_ovcy_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_ovcy_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_ovcy " "Found entity 1: addsub_ovcy" {  } { { "addsub_ovcy_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/addsub_ovcy_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_cy_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_cy_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_cy-rtl " "Found design unit 1: addsub_cy-rtl" {  } { { "addsub_cy_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/addsub_cy_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_cy_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_cy_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_cy " "Found entity 1: addsub_cy" {  } { { "addsub_cy_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/addsub_cy_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_core_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_core_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_core-struc " "Found design unit 1: addsub_core-struc" {  } { { "addsub_core_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/addsub_core_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569963493467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_core_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_core_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_core " "Found entity 1: addsub_core" {  } { { "addsub_core_.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/addsub_core_.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat.v 1 1 " "Found 1 design units, including 1 entities, in source file stat.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat " "Found entity 1: stat" {  } { { "stat.v" "" { Text "E:/study/Labs/Components/lab5/stat/stat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/stat/my_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stat " "Elaborating entity \"stat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1569963493547 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "seg_sel stat.v(31) " "Verilog HDL Event Control warning at stat.v(31): posedge or negedge of vector \"seg_sel\" depends solely on its least-significant bit" {  } { { "stat.v" "" { Text "E:/study/Labs/Components/lab5/stat/stat.v" 31 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1 1569963493548 "|stat"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stat.v(33) " "Verilog HDL Case Statement information at stat.v(33): all case item expressions in this case statement are onehot" {  } { { "stat.v" "" { Text "E:/study/Labs/Components/lab5/stat/stat.v" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1569963493548 "|stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_core mc8051_core:processor " "Elaborating entity \"mc8051_core\" for hierarchy \"mc8051_core:processor\"" {  } { { "stat.v" "processor" { Text "E:/study/Labs/Components/lab5/stat/stat.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_control mc8051_core:processor\|mc8051_control:i_mc8051_control " "Elaborating entity \"mc8051_control\" for hierarchy \"mc8051_core:processor\|mc8051_control:i_mc8051_control\"" {  } { { "mc8051_core_struc.vhd" "i_mc8051_control" { Text "E:/study/Labs/Components/lab5/stat/mc8051_core_struc.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_fsm:i_control_fsm " "Elaborating entity \"control_fsm\" for hierarchy \"mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_fsm:i_control_fsm\"" {  } { { "mc8051_control_struc.vhd" "i_control_fsm" { Text "E:/study/Labs/Components/lab5/stat/mc8051_control_struc.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mem mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_mem:i_control_mem " "Elaborating entity \"control_mem\" for hierarchy \"mc8051_core:processor\|mc8051_control:i_mc8051_control\|control_mem:i_control_mem\"" {  } { { "mc8051_control_struc.vhd" "i_control_mem" { Text "E:/study/Labs/Components/lab5/stat/mc8051_control_struc.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_alu mc8051_core:processor\|mc8051_alu:i_mc8051_alu " "Elaborating entity \"mc8051_alu\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\"" {  } { { "mc8051_core_struc.vhd" "i_mc8051_alu" { Text "E:/study/Labs/Components/lab5/stat/mc8051_core_struc.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alumux mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alumux:i_alumux " "Elaborating entity \"alumux\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alumux:i_alumux\"" {  } { { "mc8051_alu_struc.vhd" "i_alumux" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493617 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "alumux_rtl.vhd(368) " "Verilog HDL or VHDL warning at alumux_rtl.vhd(368): conditional expression evaluates to a constant" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alumux_rtl.vhd" 368 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1569963493621 "|stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "alumux_rtl.vhd(381) " "Verilog HDL or VHDL warning at alumux_rtl.vhd(381): conditional expression evaluates to a constant" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alumux_rtl.vhd" 381 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1569963493621 "|stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "alumux_rtl.vhd(397) " "Verilog HDL or VHDL warning at alumux_rtl.vhd(397): conditional expression evaluates to a constant" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/alumux_rtl.vhd" 397 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1569963493621 "|stat|mc8051_core:processor|mc8051_alu:i_mc8051_alu|alumux:i_alumux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucore mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alucore:i_alucore " "Elaborating entity \"alucore\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|alucore:i_alucore\"" {  } { { "mc8051_alu_struc.vhd" "i_alucore" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_core mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core " "Elaborating entity \"addsub_core\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\"" {  } { { "mc8051_alu_struc.vhd" "i_addsub_core" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_cy mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_cy:\\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy " "Elaborating entity \"addsub_cy\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_cy:\\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy\"" {  } { { "addsub_core_struc.vhd" "\\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy" { Text "E:/study/Labs/Components/lab5/stat/addsub_core_struc.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_ovcy mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_ovcy:\\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy " "Elaborating entity \"addsub_ovcy\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|addsub_core:i_addsub_core\|addsub_ovcy:\\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy\"" {  } { { "addsub_core_struc.vhd" "\\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy" { Text "E:/study/Labs/Components/lab5/stat/addsub_core_struc.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_mltplr mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr " "Elaborating entity \"comb_mltplr\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\"" {  } { { "mc8051_alu_struc.vhd" "\\gen_multiplier1:i_comb_mltplr" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_divider mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_divider:\\gen_divider1:i_comb_divider " "Elaborating entity \"comb_divider\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_divider:\\gen_divider1:i_comb_divider\"" {  } { { "mc8051_alu_struc.vhd" "\\gen_divider1:i_comb_divider" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcml_adjust mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|dcml_adjust:\\gen_dcml_adj1:i_dcml_adjust " "Elaborating entity \"dcml_adjust\" for hierarchy \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|dcml_adjust:\\gen_dcml_adj1:i_dcml_adjust\"" {  } { { "mc8051_alu_struc.vhd" "\\gen_dcml_adj1:i_dcml_adjust" { Text "E:/study/Labs/Components/lab5/stat/mc8051_alu_struc.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_siu mc8051_core:processor\|mc8051_siu:\\gen_mc8051_siu:0:i_mc8051_siu " "Elaborating entity \"mc8051_siu\" for hierarchy \"mc8051_core:processor\|mc8051_siu:\\gen_mc8051_siu:0:i_mc8051_siu\"" {  } { { "mc8051_core_struc.vhd" "\\gen_mc8051_siu:0:i_mc8051_siu" { Text "E:/study/Labs/Components/lab5/stat/mc8051_core_struc.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8051_tmrctr mc8051_core:processor\|mc8051_tmrctr:\\gen_mc8051_tmrctr:0:i_mc8051_tmrctr " "Elaborating entity \"mc8051_tmrctr\" for hierarchy \"mc8051_core:processor\|mc8051_tmrctr:\\gen_mc8051_tmrctr:0:i_mc8051_tmrctr\"" {  } { { "mc8051_core_struc.vhd" "\\gen_mc8051_tmrctr:0:i_mc8051_tmrctr" { Text "E:/study/Labs/Components/lab5/stat/mc8051_core_struc.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom my_rom:rom " "Elaborating entity \"my_rom\" for hierarchy \"my_rom:rom\"" {  } { { "stat.v" "rom" { Text "E:/study/Labs/Components/lab5/stat/stat.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "my_rom.v" "altsyncram_component" { Text "E:/study/Labs/Components/lab5/stat/my_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/stat/my_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1569963493695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file testStat.hex " "Parameter \"init_file\" = \"testStat.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963493696 ""}  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/stat/my_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1569963493696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se91 " "Found entity 1: altsyncram_se91" {  } { { "db/altsyncram_se91.tdf" "" { Text "E:/study/Labs/Components/lab5/stat/db/altsyncram_se91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963493761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963493761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_se91 my_rom:rom\|altsyncram:altsyncram_component\|altsyncram_se91:auto_generated " "Elaborating entity \"altsyncram_se91\" for hierarchy \"my_rom:rom\|altsyncram:altsyncram_component\|altsyncram_se91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569963493763 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1569963538528 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1569963538528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1569963538801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0 " "Instantiated megafunction \"mc8051_core:processor\|mc8051_alu:i_mc8051_alu\|comb_mltplr:\\gen_multiplier1:i_comb_mltplr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1569963538801 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1569963538801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "E:/study/Labs/Components/lab5/stat/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569963538856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569963538856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1569963539715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/control_mem_rtl.vhd" 917 -1 0 } } { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/stat/control_mem_rtl.vhd" 505 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1569963539912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1569963539912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1569963546216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1569963563282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1569963563282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3976 " "Implemented 3976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1569963563570 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1569963563570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3933 " "Implemented 3933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1569963563570 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1569963563570 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1569963563570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1569963563570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1569963563614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 23:59:23 2019 " "Processing ended: Tue Oct 01 23:59:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1569963563614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1569963563614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1569963563614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569963563614 ""}
