Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Feb  4 16:18:24 2023


Cell Usage:
GTP_DFF_C                    24 uses
GTP_DFF_CE                    3 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT3                      2 uses
GTP_LUT4                      1 use
GTP_LUT5                     10 uses
GTP_LUT5CARRY                24 uses

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 37 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 37
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Number of unique control sets : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 24
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(N26)      : 4
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N26)   : 3
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(N26)   : 1


Number of DFF:CE Signals : 1
  N26(from GTP_LUT4:Z)                             : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 28

Number of DFF:CP Signals : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 28

Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| flow_ledN            | 37      | 28     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clock                    20.000       {0 10}         Declared                28           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clock                       50.000 MHz     167.616 MHz         20.000          5.966         14.034
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                       14.034       0.000              0             32
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                        0.769       0.000              0             32
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                                               9.380       0.000              0             28
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_C)
Endpoint    : counter[23]/D (GTP_DFF_C)
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       counter[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       4.910         counter[0]       
                                                                                   N3_mux6_5/I1 (GTP_LUT3)
                                   td                    0.226       5.136 f       N3_mux6_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       5.543         _N117            
                                                                                   N3_mux6_7/I4 (GTP_LUT5)
                                   td                    0.174       5.717 f       N3_mux6_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.124         _N13             
                                                                                   N3_mux10_1/I4 (GTP_LUT5)
                                   td                    0.174       6.298 f       N3_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.705         _N21             
                                                                                   N3_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.879 f       N3_mux14/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.286         _N29             
                                                                                   N3_mux18/I4 (GTP_LUT5)
                                   td                    0.174       7.460 f       N3_mux18/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.867         _N37             
                                                                                   N3_mux22/I4 (GTP_LUT5)
                                   td                    0.174       8.041 f       N3_mux22/Z (GTP_LUT5)
                                   net (fanout=24)       0.764       8.805         _N45             
                                                                                   N5_0_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       9.033 f       N5_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.033         _N49             
                                                                                   N5_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.065 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.065         _N50             
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.097 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.097         _N51             
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.129 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.129         _N52             
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.161 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.161         _N53             
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.193 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.193         _N54             
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.225 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.225         _N55             
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.257 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.257         _N56             
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.289 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.289         _N57             
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.321 r       N5_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.321         _N58             
                                                                                   N5_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.353 r       N5_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.353         _N59             
                                                                                   N5_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.385 r       N5_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.385         _N60             
                                                                                   N5_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.417 r       N5_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.417         _N61             
                                                                                   N5_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.449 r       N5_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.449         _N62             
                                                                                   N5_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.481 r       N5_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.481         _N63             
                                                                                   N5_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.513 r       N5_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.513         _N64             
                                                                                   N5_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.545 r       N5_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.545         _N65             
                                                                                   N5_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.577 r       N5_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.577         _N66             
                                                                                   N5_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.609 r       N5_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.609         _N67             
                                                                                   N5_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.641 r       N5_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.641         _N68             
                                                                                   N5_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.673 r       N5_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.673         _N69             
                                                                                   N5_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.705 r       N5_0_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.705         _N70             
                                                                                   N5_0_23/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.921 f       N5_0_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.921         N28[23]          
                                                                           f       counter[23]/D (GTP_DFF_C)

 Data arrival time                                                   9.921         Logic Levels: 29 
                                                                                   Logic: 2.537ns(43.007%), Route: 3.362ns(56.993%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811      24.022         nt_sys_clk       
                                                                           r       counter[23]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.034                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_C)
Endpoint    : counter[22]/D (GTP_DFF_C)
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       counter[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       4.910         counter[0]       
                                                                                   N3_mux6_5/I1 (GTP_LUT3)
                                   td                    0.226       5.136 f       N3_mux6_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       5.543         _N117            
                                                                                   N3_mux6_7/I4 (GTP_LUT5)
                                   td                    0.174       5.717 f       N3_mux6_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.124         _N13             
                                                                                   N3_mux10_1/I4 (GTP_LUT5)
                                   td                    0.174       6.298 f       N3_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.705         _N21             
                                                                                   N3_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.879 f       N3_mux14/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.286         _N29             
                                                                                   N3_mux18/I4 (GTP_LUT5)
                                   td                    0.174       7.460 f       N3_mux18/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.867         _N37             
                                                                                   N3_mux22/I4 (GTP_LUT5)
                                   td                    0.174       8.041 f       N3_mux22/Z (GTP_LUT5)
                                   net (fanout=24)       0.764       8.805         _N45             
                                                                                   N5_0_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       9.033 f       N5_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.033         _N49             
                                                                                   N5_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.065 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.065         _N50             
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.097 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.097         _N51             
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.129 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.129         _N52             
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.161 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.161         _N53             
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.193 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.193         _N54             
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.225 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.225         _N55             
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.257 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.257         _N56             
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.289 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.289         _N57             
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.321 r       N5_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.321         _N58             
                                                                                   N5_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.353 r       N5_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.353         _N59             
                                                                                   N5_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.385 r       N5_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.385         _N60             
                                                                                   N5_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.417 r       N5_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.417         _N61             
                                                                                   N5_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.449 r       N5_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.449         _N62             
                                                                                   N5_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.481 r       N5_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.481         _N63             
                                                                                   N5_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.513 r       N5_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.513         _N64             
                                                                                   N5_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.545 r       N5_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.545         _N65             
                                                                                   N5_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.577 r       N5_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.577         _N66             
                                                                                   N5_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.609 r       N5_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.609         _N67             
                                                                                   N5_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.641 r       N5_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.641         _N68             
                                                                                   N5_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.673 r       N5_0_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.673         _N69             
                                                                                   N5_0_22/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.889 f       N5_0_22/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.889         N28[22]          
                                                                           f       counter[22]/D (GTP_DFF_C)

 Data arrival time                                                   9.889         Logic Levels: 28 
                                                                                   Logic: 2.505ns(42.696%), Route: 3.362ns(57.304%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811      24.022         nt_sys_clk       
                                                                           r       counter[22]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   9.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.066                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/CLK (GTP_DFF_C)
Endpoint    : counter[21]/D (GTP_DFF_C)
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       counter[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       counter[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       4.910         counter[0]       
                                                                                   N3_mux6_5/I1 (GTP_LUT3)
                                   td                    0.226       5.136 f       N3_mux6_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       5.543         _N117            
                                                                                   N3_mux6_7/I4 (GTP_LUT5)
                                   td                    0.174       5.717 f       N3_mux6_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.124         _N13             
                                                                                   N3_mux10_1/I4 (GTP_LUT5)
                                   td                    0.174       6.298 f       N3_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.705         _N21             
                                                                                   N3_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.879 f       N3_mux14/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.286         _N29             
                                                                                   N3_mux18/I4 (GTP_LUT5)
                                   td                    0.174       7.460 f       N3_mux18/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       7.867         _N37             
                                                                                   N3_mux22/I4 (GTP_LUT5)
                                   td                    0.174       8.041 f       N3_mux22/Z (GTP_LUT5)
                                   net (fanout=24)       0.764       8.805         _N45             
                                                                                   N5_0_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       9.033 f       N5_0_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.033         _N49             
                                                                                   N5_0_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.065 r       N5_0_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.065         _N50             
                                                                                   N5_0_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.097 r       N5_0_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.097         _N51             
                                                                                   N5_0_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.129 r       N5_0_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.129         _N52             
                                                                                   N5_0_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.161 r       N5_0_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.161         _N53             
                                                                                   N5_0_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.193 r       N5_0_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.193         _N54             
                                                                                   N5_0_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.225 r       N5_0_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.225         _N55             
                                                                                   N5_0_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.257 r       N5_0_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.257         _N56             
                                                                                   N5_0_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.289 r       N5_0_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.289         _N57             
                                                                                   N5_0_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.321 r       N5_0_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.321         _N58             
                                                                                   N5_0_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.353 r       N5_0_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.353         _N59             
                                                                                   N5_0_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.385 r       N5_0_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.385         _N60             
                                                                                   N5_0_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.417 r       N5_0_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.417         _N61             
                                                                                   N5_0_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.449 r       N5_0_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.449         _N62             
                                                                                   N5_0_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.481 r       N5_0_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.481         _N63             
                                                                                   N5_0_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.513 r       N5_0_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.513         _N64             
                                                                                   N5_0_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.545 r       N5_0_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.545         _N65             
                                                                                   N5_0_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.577 r       N5_0_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.577         _N66             
                                                                                   N5_0_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.609 r       N5_0_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.609         _N67             
                                                                                   N5_0_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.641 r       N5_0_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.641         _N68             
                                                                                   N5_0_21/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.857 f       N5_0_21/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.857         N28[21]          
                                                                           f       counter[21]/D (GTP_DFF_C)

 Data arrival time                                                   9.857         Logic Levels: 27 
                                                                                   Logic: 2.473ns(42.382%), Route: 3.362ns(57.618%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811      24.022         nt_sys_clk       
                                                                           r       counter[21]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   9.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.098                          
====================================================================================================

====================================================================================================

Startpoint  : led[3]/CLK (GTP_DFF_CE)
Endpoint    : led[0]/D (GTP_DFF_PE)
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[3]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       led[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.824         nt_led[3]        
                                                                           f       led[0]/D (GTP_DFF_PE)

 Data arrival time                                                   4.824         Logic Levels: 0  
                                                                                   Logic: 0.317ns(39.526%), Route: 0.485ns(60.474%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/CLK (GTP_DFF_PE)
Endpoint    : led[1]/D (GTP_DFF_CE)
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[0]/CLK (GTP_DFF_PE)

                                   tco                   0.317       4.339 f       led[0]/Q (GTP_DFF_PE)
                                   net (fanout=2)        0.485       4.824         nt_led[0]        
                                                                           f       led[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 0  
                                                                                   Logic: 0.317ns(39.526%), Route: 0.485ns(60.474%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : led[1]/CLK (GTP_DFF_CE)
Endpoint    : led[2]/D (GTP_DFF_CE)
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       led[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.824         nt_led[1]        
                                                                           f       led[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 0  
                                                                                   Logic: 0.317ns(39.526%), Route: 0.485ns(60.474%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/CLK (GTP_DFF_PE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[0]/CLK (GTP_DFF_PE)

                                   tco                   0.317       4.339 f       led[0]/Q (GTP_DFF_PE)
                                   net (fanout=2)        1.035       5.374         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       7.783 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.783         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   7.783         Logic Levels: 1  
                                                                                   Logic: 2.726ns(72.481%), Route: 1.035ns(27.519%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/CLK (GTP_DFF_CE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       led[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.035       5.374         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       7.783 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.783         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   7.783         Logic Levels: 1  
                                                                                   Logic: 2.726ns(72.481%), Route: 1.035ns(27.519%)
====================================================================================================

====================================================================================================

Startpoint  : led[2]/CLK (GTP_DFF_CE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       2.811       4.022         nt_sys_clk       
                                                                           r       led[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       led[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.035       5.374         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.409       7.783 f       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.783         led[2]           
 led[2]                                                                    f       led[2] (port)    

 Data arrival time                                                   7.783         Logic Levels: 1  
                                                                                   Logic: 2.726ns(72.481%), Route: 1.035ns(27.519%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=28)       1.175       2.386         N0               
                                                                           f       counter[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=28)       1.175       2.386         N0               
                                                                           f       counter[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       1.211 f       N0/Z (GTP_INV)   
                                   net (fanout=28)       1.175       2.386         N0               
                                                                           f       counter[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

{clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          counter[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           counter[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          counter[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------+
| Type       | File Name                                                                     
+---------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/compile/flow_ledN_comp.adf       
|            | C:/Users/93462/PdsProject/fpga-learn/project/flow_led.fdc                     
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/flow_ledN_syn.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/flow_ledN_syn.vm      
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/flow_ledN.snr         
+---------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 199,360,512 bytes
Total CPU  time to synthesize completion : 0.859 sec
Process Total CPU  time to synthesize completion : 0.859 sec
Total real time to synthesize completion : 4.000 sec
