# Implement-Nexys4-With-MIPS-Pipeline-In-Verilog
![error](https://github.com/JusticeLeee/Implement-Nexys4-With-MIPS-Pipeline-In-Verilog/blob/master/png/MIPS_Architecture_(Pipelined).png)
## 摘要
```
透過verilog軟體模擬MIPS-5-Level-Pipeline-Archeitecture
共分為instruction fetch、instruction decode、excution、memory acess、write back五個階段
透過vivado燒錄Nexys4，以顯示最靠近input數字的兩個質數為Test code。
```
## 測試結果 (以145為例)
![error](https://github.com/JusticeLeee/Implement-Nexys4-With-MIPS-Pipeline-In-Verilog/blob/master/png/Test_Result.png)
```
Result:左邊顯示149，右邊顯示139
```
Reference:https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/reference-manual
