// Seed: 1532851808
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4
);
  logic [-1 'b0 : 1 'd0] id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri0 id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    input tri id_6,
    output wire id_7,
    output tri1 id_8,
    output tri id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17,
    input tri0 id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_7,
      id_6,
      id_13,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
