{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 09:04:57 2025 " "Info: Processing started: Sun Dec 21 09:04:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator_Simulation -c Sythesis_Caculator_Simulation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator_Simulation -c Sythesis_Caculator_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/4bitmulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitmulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitMulti " "Info: Found entity 1: 4BitMulti" {  } { { "../Sythesis_Caculator25_12_12/4BitMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \")\" 4bitmulti.v(477) " "Error (10170): Verilog HDL syntax error at 4bitmulti.v(477) near text \"/\";  expecting \")\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 477 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \")\" 4bitmulti.v(495) " "Error (10170): Verilog HDL syntax error at 4bitmulti.v(495) near text \"/\";  expecting \")\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 495 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \")\" 4bitmulti.v(513) " "Error (10170): Verilog HDL syntax error at 4bitmulti.v(513) near text \"/\";  expecting \")\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 513 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \")\" 4bitmulti.v(531) " "Error (10170): Verilog HDL syntax error at 4bitmulti.v(531) near text \"/\";  expecting \")\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 531 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \")\" 4bitmulti.v(549) " "Error (10170): Verilog HDL syntax error at 4bitmulti.v(549) near text \"/\";  expecting \")\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 549 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "4bitmulti 4bitmulti.v(19) " "Error (10112): Ignored design unit \"4bitmulti\" at 4bitmulti.v(19) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_0 4bitmulti.v(646) " "Error (10112): Ignored design unit \"or5_0\" at 4bitmulti.v(646) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 646 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_1 4bitmulti.v(658) " "Error (10112): Ignored design unit \"or5_1\" at 4bitmulti.v(658) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 658 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_2 4bitmulti.v(670) " "Error (10112): Ignored design unit \"or5_2\" at 4bitmulti.v(670) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 670 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_3 4bitmulti.v(682) " "Error (10112): Ignored design unit \"or5_3\" at 4bitmulti.v(682) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 682 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_4 4bitmulti.v(694) " "Error (10112): Ignored design unit \"or5_4\" at 4bitmulti.v(694) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 694 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_5 4bitmulti.v(706) " "Error (10112): Ignored design unit \"or5_5\" at 4bitmulti.v(706) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 706 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_6 4bitmulti.v(718) " "Error (10112): Ignored design unit \"or5_6\" at 4bitmulti.v(718) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 718 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "or5_7 4bitmulti.v(730) " "Error (10112): Ignored design unit \"or5_7\" at 4bitmulti.v(730) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v" 730 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/4bitmulti.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitmulti.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(69) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(69)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 69 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(83) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(83)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 83 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(101) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(101)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 101 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(119) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(119)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(137) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(137)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(155) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(155)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(174) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(174)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 174 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(190) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(190)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 190 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(206) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(206)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 206 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(222) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(222)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 222 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt ../Sythesis_Caculator25_12_12/4bitmulti.vhd(238) " "Warning (10335): Unrecognized synthesis attribute \"noopt\" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(238)" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 238 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \":\", or \",\" 4bitmulti.vhd(279) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(279) near text \"/\";  expecting \":\", or \",\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 279 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \":\", or \",\" 4bitmulti.vhd(280) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(280) near text \"/\";  expecting \":\", or \",\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 280 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742830\";  expecting \"(\", or an identifier, or a sequential statement 4bitmulti.vhd(449) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(449) near text \"742830\";  expecting \"(\", or an identifier, or a sequential statement" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 449 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(463) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(463) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 463 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741511\";  expecting \"(\", or an identifier, or a sequential statement 4bitmulti.vhd(497) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(497) near text \"741511\";  expecting \"(\", or an identifier, or a sequential statement" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 497 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(510) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(510) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 510 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(529) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(529) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 529 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(546) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(546) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 546 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(560) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(560) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 560 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(574) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(574) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 574 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(590) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(590) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 590 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(605) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(605) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 605 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741518\";  expecting \"(\", or an identifier, or a sequential statement 4bitmulti.vhd(615) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(615) near text \"741518\";  expecting \"(\", or an identifier, or a sequential statement" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 615 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(628) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(628) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 628 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741519\";  expecting \"(\", or an identifier, or a sequential statement 4bitmulti.vhd(661) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(661) near text \"741519\";  expecting \"(\", or an identifier, or a sequential statement" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 661 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(674) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(674) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 674 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"7415110\";  expecting \"(\", or an identifier, or a sequential statement 4bitmulti.vhd(715) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(715) near text \"7415110\";  expecting \"(\", or an identifier, or a sequential statement" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 715 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" 4bitmulti.vhd(724) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(724) near text \";\";  expecting \"<=\"" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 724 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or an identifier, or  unary operator 4bitmulti.vhd(762) " "Error (10500): VHDL syntax error at 4bitmulti.vhd(762) near text \"=>\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/4bitmulti.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd" 762 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/4bitmulti.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitmulti.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/4bitreg_lock.vhd 4 1 " "Info: Found 4 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_4bit_separate-behavioral " "Info: Found design unit 1: latch_4bit_separate-behavioral" {  } { { "../Sythesis_Caculator25_12_12/4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_4bit_separate-simple " "Info: Found design unit 2: latch_4bit_separate-simple" {  } { { "../Sythesis_Caculator25_12_12/4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 96 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 latch_4bit_separate-usage_example " "Info: Found design unit 3: latch_4bit_separate-usage_example" {  } { { "../Sythesis_Caculator25_12_12/4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 147 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_4bit_separate " "Info: Found entity 1: latch_4bit_separate" {  } { { "../Sythesis_Caculator25_12_12/4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/4bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister " "Info: Found entity 1: 4BitRegister" {  } { { "../Sythesis_Caculator25_12_12/4BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/4bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister_locked " "Info: Found entity 1: 4BitRegister_locked" {  } { { "../Sythesis_Caculator25_12_12/4BitRegister_locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister_locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/8bitreg_lock.vhd 4 1 " "Info: Found 4 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/8bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_8bit_separate-behavioral " "Info: Found design unit 1: latch_8bit_separate-behavioral" {  } { { "../Sythesis_Caculator25_12_12/8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_8bit_separate-simple " "Info: Found design unit 2: latch_8bit_separate-simple" {  } { { "../Sythesis_Caculator25_12_12/8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 161 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 latch_8bit_separate-compact " "Info: Found design unit 3: latch_8bit_separate-compact" {  } { { "../Sythesis_Caculator25_12_12/8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 256 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_8bit_separate " "Info: Found entity 1: latch_8bit_separate" {  } { { "../Sythesis_Caculator25_12_12/8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/8bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/8bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister " "Info: Found entity 1: 8BitRegister" {  } { { "../Sythesis_Caculator25_12_12/8BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/8bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/8bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister_Locked " "Info: Found entity 1: 8BitRegister_Locked" {  } { { "../Sythesis_Caculator25_12_12/8BitRegister_Locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister_Locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74138formulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74138formulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74138forMulti " "Info: Found entity 1: 74138forMulti" {  } { { "../Sythesis_Caculator25_12_12/74138forMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74138forMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741511\";  expecting an identifier 74151_1.vhd(27) " "Error (10500): VHDL syntax error at 74151_1.vhd(27) near text \"741511\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_1.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_1.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741511\";  expecting an identifier 74151_1.vhd(46) " "Error (10500): VHDL syntax error at 74151_1.vhd(46) near text \"741511\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_1.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_1.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74151_1.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_1.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741513\";  expecting an identifier 74151_3.vhd(27) " "Error (10500): VHDL syntax error at 74151_3.vhd(27) near text \"741513\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_3.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_3.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741513\";  expecting an identifier 74151_3.vhd(46) " "Error (10500): VHDL syntax error at 74151_3.vhd(46) near text \"741513\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_3.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_3.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74151_3.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_3.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741518\";  expecting an identifier 74151_8.vhd(27) " "Error (10500): VHDL syntax error at 74151_8.vhd(27) near text \"741518\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_8.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_8.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741518\";  expecting an identifier 74151_8.vhd(46) " "Error (10500): VHDL syntax error at 74151_8.vhd(46) near text \"741518\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_8.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_8.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74151_8.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_8.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741519\";  expecting an identifier 74151_9.vhd(27) " "Error (10500): VHDL syntax error at 74151_9.vhd(27) near text \"741519\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_9.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_9.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741519\";  expecting an identifier 74151_9.vhd(46) " "Error (10500): VHDL syntax error at 74151_9.vhd(46) near text \"741519\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_9.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_9.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74151_9.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_9.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"7415110\";  expecting an identifier 74151_10.vhd(27) " "Error (10500): VHDL syntax error at 74151_10.vhd(27) near text \"7415110\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_10.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_10.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"7415110\";  expecting an identifier 74151_10.vhd(42) " "Error (10500): VHDL syntax error at 74151_10.vhd(42) near text \"7415110\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74151_10.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_10.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74151_10.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_10.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741612\";  expecting an identifier 74161_2.vhd(27) " "Error (10500): VHDL syntax error at 74161_2.vhd(27) near text \"741612\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74161_2.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74161_2.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"741612\";  expecting an identifier 74161_2.vhd(46) " "Error (10500): VHDL syntax error at 74161_2.vhd(46) near text \"741612\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74161_2.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74161_2.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74161_2.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74161_2.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742830\";  expecting an identifier 74283_0.vhd(27) " "Error (10500): VHDL syntax error at 74283_0.vhd(27) near text \"742830\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_0.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_0.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742830\";  expecting an identifier 74283_0.vhd(47) " "Error (10500): VHDL syntax error at 74283_0.vhd(47) near text \"742830\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_0.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_0.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74283_0.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_0.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742834\";  expecting an identifier 74283_4.vhd(27) " "Error (10500): VHDL syntax error at 74283_4.vhd(27) near text \"742834\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_4.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_4.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742834\";  expecting an identifier 74283_4.vhd(44) " "Error (10500): VHDL syntax error at 74283_4.vhd(44) near text \"742834\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_4.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_4.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74283_4.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_4.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742835\";  expecting an identifier 74283_5.vhd(27) " "Error (10500): VHDL syntax error at 74283_5.vhd(27) near text \"742835\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_5.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_5.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742835\";  expecting an identifier 74283_5.vhd(44) " "Error (10500): VHDL syntax error at 74283_5.vhd(44) near text \"742835\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_5.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_5.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74283_5.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_5.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742836\";  expecting an identifier 74283_6.vhd(27) " "Error (10500): VHDL syntax error at 74283_6.vhd(27) near text \"742836\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_6.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_6.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742836\";  expecting an identifier 74283_6.vhd(44) " "Error (10500): VHDL syntax error at 74283_6.vhd(44) near text \"742836\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_6.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_6.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74283_6.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_6.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742837\";  expecting an identifier 74283_7.vhd(27) " "Error (10500): VHDL syntax error at 74283_7.vhd(27) near text \"742837\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_7.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_7.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"742837\";  expecting an identifier 74283_7.vhd(44) " "Error (10500): VHDL syntax error at 74283_7.vhd(44) near text \"742837\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/74283_7.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_7.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/74283_7.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_7.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/bcd_multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/bcd_multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_multiplier-behavioral " "Info: Found design unit 1: bcd_multiplier-behavioral" {  } { { "../Sythesis_Caculator25_12_12/bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_multiplier-simple " "Info: Found design unit 2: bcd_multiplier-simple" {  } { { "../Sythesis_Caculator25_12_12/bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_multiplier " "Info: Found entity 1: bcd_multiplier" {  } { { "../Sythesis_Caculator25_12_12/bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/core_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/core_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Core_Calculator " "Info: Found entity 1: Core_Calculator" {  } { { "../Sythesis_Caculator25_12_12/Core_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting an identifier core_calculator.vhd(140) " "Error (10500): VHDL syntax error at core_calculator.vhd(140) near text \"1\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 140 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting an identifier core_calculator.vhd(141) " "Error (10500): VHDL syntax error at core_calculator.vhd(141) near text \"1\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 141 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting an identifier core_calculator.vhd(142) " "Error (10500): VHDL syntax error at core_calculator.vhd(142) near text \"1\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting an identifier core_calculator.vhd(143) " "Error (10500): VHDL syntax error at core_calculator.vhd(143) near text \"1\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 143 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"2\";  expecting an identifier core_calculator.vhd(144) " "Error (10500): VHDL syntax error at core_calculator.vhd(144) near text \"2\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"2\";  expecting an identifier core_calculator.vhd(145) " "Error (10500): VHDL syntax error at core_calculator.vhd(145) near text \"2\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"2\";  expecting an identifier core_calculator.vhd(146) " "Error (10500): VHDL syntax error at core_calculator.vhd(146) near text \"2\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"2\";  expecting an identifier core_calculator.vhd(147) " "Error (10500): VHDL syntax error at core_calculator.vhd(147) near text \"2\";  expecting an identifier" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "CL_ core_calculator.vhd(160) " "Error (10622): VHDL syntax error at core_calculator.vhd(160): CL_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 160 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "Sel_ABC_ core_calculator.vhd(173) " "Error (10622): VHDL syntax error at core_calculator.vhd(173): Sel_ABC_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 173 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "Sel_ABC_ core_calculator.vhd(235) " "Error (10622): VHDL syntax error at core_calculator.vhd(235): Sel_ABC_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 235 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement core_calculator.vhd(239) " "Error (10500): VHDL syntax error at core_calculator.vhd(239) near text \"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 239 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "Sel_ABC_ core_calculator.vhd(239) " "Error (10622): VHDL syntax error at core_calculator.vhd(239): Sel_ABC_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 239 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement core_calculator.vhd(242) " "Error (10500): VHDL syntax error at core_calculator.vhd(242) near text \"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 242 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "Sel_ABC_ core_calculator.vhd(242) " "Error (10622): VHDL syntax error at core_calculator.vhd(242): Sel_ABC_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 242 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement core_calculator.vhd(245) " "Error (10500): VHDL syntax error at core_calculator.vhd(245) near text \"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 245 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "Sel_ABC_ core_calculator.vhd(245) " "Error (10622): VHDL syntax error at core_calculator.vhd(245): Sel_ABC_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 245 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement core_calculator.vhd(248) " "Error (10500): VHDL syntax error at core_calculator.vhd(248) near text \"1\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 248 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "Sel_ABC_ core_calculator.vhd(248) " "Error (10622): VHDL syntax error at core_calculator.vhd(248): Sel_ABC_ is an illegal identifier in VHDL" {  } { { "../Sythesis_Caculator25_12_12/core_calculator.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd" 248 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/core_calculator.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/core_calculator.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/full_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/full_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator " "Info: Found entity 1: Full_Calculator" {  } { { "../Sythesis_Caculator25_12_12/Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/key.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/key.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "../Sythesis_Caculator25_12_12/key.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_mult4x4-behavioral " "Info: Found design unit 1: bcd_mult4x4-behavioral" {  } { { "../Sythesis_Caculator25_12_12/multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_mult4x4-simple " "Info: Found design unit 2: bcd_mult4x4-simple" {  } { { "../Sythesis_Caculator25_12_12/multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_mult4x4 " "Info: Found entity 1: bcd_mult4x4" {  } { { "../Sythesis_Caculator25_12_12/multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/my_or5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/my_or5.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or5 " "Info: Found entity 1: my_or5" {  } { { "../Sythesis_Caculator25_12_12/my_or5.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/my_or5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_0 " "Info: Found entity 1: or5_0" {  } { { "../Sythesis_Caculator25_12_12/or5_0.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_0.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_1 " "Info: Found entity 1: or5_1" {  } { { "../Sythesis_Caculator25_12_12/or5_1.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_1.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_2 " "Info: Found entity 1: or5_2" {  } { { "../Sythesis_Caculator25_12_12/or5_2.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_2.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_3 " "Info: Found entity 1: or5_3" {  } { { "../Sythesis_Caculator25_12_12/or5_3.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_3.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_4 " "Info: Found entity 1: or5_4" {  } { { "../Sythesis_Caculator25_12_12/or5_4.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_4.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_5 " "Info: Found entity 1: or5_5" {  } { { "../Sythesis_Caculator25_12_12/or5_5.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_5.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_6 " "Info: Found entity 1: or5_6" {  } { { "../Sythesis_Caculator25_12_12/or5_6.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_6.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 or5_7 " "Info: Found entity 1: or5_7" {  } { { "../Sythesis_Caculator25_12_12/or5_7.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_7.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_11.vhd(35) " "Error (10500): VHDL syntax error at or5_11.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_11.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_11.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_11 or5_11.vhd(27) " "Error (10523): Ignored construct or5_11 at or5_11.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_11.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_11.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_11.vhd(50) " "Error (10500): VHDL syntax error at or5_11.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_11.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_11.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_11.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_11.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_12.vhd(35) " "Error (10500): VHDL syntax error at or5_12.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_12.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_12.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_12 or5_12.vhd(27) " "Error (10523): Ignored construct or5_12 at or5_12.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_12.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_12.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_12.vhd(50) " "Error (10500): VHDL syntax error at or5_12.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_12.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_12.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_12.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_12.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_13.vhd(35) " "Error (10500): VHDL syntax error at or5_13.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_13.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_13.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_13 or5_13.vhd(27) " "Error (10523): Ignored construct or5_13 at or5_13.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_13.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_13.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_13.vhd(50) " "Error (10500): VHDL syntax error at or5_13.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_13.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_13.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_13.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_13.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_14.vhd(35) " "Error (10500): VHDL syntax error at or5_14.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_14.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_14.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_14 or5_14.vhd(27) " "Error (10523): Ignored construct or5_14 at or5_14.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_14.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_14.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_14.vhd(50) " "Error (10500): VHDL syntax error at or5_14.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_14.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_14.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_14.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_14.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_15.vhd(35) " "Error (10500): VHDL syntax error at or5_15.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_15.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_15.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_15 or5_15.vhd(27) " "Error (10523): Ignored construct or5_15 at or5_15.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_15.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_15.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_15.vhd(50) " "Error (10500): VHDL syntax error at or5_15.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_15.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_15.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_15.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_15.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_16.vhd(35) " "Error (10500): VHDL syntax error at or5_16.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_16.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_16.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_16 or5_16.vhd(27) " "Error (10523): Ignored construct or5_16 at or5_16.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_16.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_16.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_16.vhd(50) " "Error (10500): VHDL syntax error at or5_16.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_16.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_16.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_16.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_16.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_17.vhd(35) " "Error (10500): VHDL syntax error at or5_17.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_17.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_17.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_17 or5_17.vhd(27) " "Error (10523): Ignored construct or5_17 at or5_17.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_17.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_17.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_17.vhd(50) " "Error (10500): VHDL syntax error at or5_17.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_17.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_17.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_17.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_17.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" or5_18.vhd(35) " "Error (10500): VHDL syntax error at or5_18.vhd(35) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../Sythesis_Caculator25_12_12/or5_18.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_18.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "or5_18 or5_18.vhd(27) " "Error (10523): Ignored construct or5_18 at or5_18.vhd(27) due to previous errors" {  } { { "../Sythesis_Caculator25_12_12/or5_18.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_18.vhd" 27 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator or5_18.vhd(50) " "Error (10500): VHDL syntax error at or5_18.vhd(50) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "../Sythesis_Caculator25_12_12/or5_18.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_18.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/sythesis_caculator25_12_12/or5_18.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_18.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sythesis_caculator_simulation.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sythesis_caculator_simulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sythesis_Caculator_Simulation " "Info: Found entity 1: Sythesis_Caculator_Simulation" {  } { { "Sythesis_Caculator_Simulation.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator_Simulation25_12_21/Sythesis_Caculator_Simulation.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 98 s 11 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 98 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Error: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 21 09:05:00 2025 " "Error: Processing ended: Sun Dec 21 09:05:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
