# Solutions to Exercise 8.6
## 8.6.1
### a)
```
t0 = b * c
x = a + t0
```
### b)
```
t0 = b + c
t1 = a / t0
t2 = e + f
t3 = d * t3
x = t1 - t3
```
### c)
```
t0 = i * 4
t1 = a + t0
t2 = *t1
x = t2 + 1
```
### d)
```
t0 = i * 4
t1 = c + t0
t2 = *t1
t3 = t2 * 4
t4 = b + t3
t5 = *t4
t6 = a + t0
*t6 = t5
```
### e)
```
t0 = i * 4
t1 = j * 4
t2 = k * 4
t3 = t0 * a.colSize
t4 = t0 * b.colSize
t5 = t2 * c.colSize
t6 = t3 + t1
t7 = t4 + t2
t8 = t5 + t1
t9 = a + t6
t10 = b + t7
t11 = c + t8
t12 = *t10
t13 = *t11
t14 = t12 + t13
*t9 = t14
```

### f)
```
t0 = *q
q = q + 1
*p = t0
p = p + 1
```
## 8.6.2
There address codes are basicly the same, machine codes are different.
## 8.6.3
### a)
```
LD  R0, b
LD  R1, c
MUL R0, R0, R1
LD  R1, a
ADD R1, R1, R0
ST  x, R1
```
### b)
```
LD  R0, b
LD  R1, c
ADD R0, R0, R1
LD  R1, a
DIV R1, R1, R0
LD  R0, e
LD  R2, f
ADD R0, R0, R2
LD  R2, d
MUL R2, R2, R0
SUB R1, R1, R2
ST  x, R1
```
### c)
```
LD  R0, i
SHL R0, 2
ADD R0, R0, a
LD  R0, *R0
ADD R0, R0, 1
ST  x, R0
```
### d)
```
LD  R1, i
SHL R1, 2
ADD R0, c, R1
LD  R0, *R0
SHL R0, 2
ADD R0, b, R0
LD  R0, *R0
ADD R1, a, R1
ST  *R1, R0
```
### e)
Version 1:
```
LD  R0, i
SHL R0, 2
LD  R1, j
SHL R1, 2
LD  R2, k
SHL R2, 2
MUL R3, R0, a.colSize
MUL R4, R0, b.colSize
MUL R5, R2, c.colSize
ADD R3, R3, R1
ADD R4, R4, R2
ADD R5, R5, R1
ADD a, R3
ADD b, R4
ADD c, R5
LD  R4, *R4
LD  R5, *R5
ADD R4, R4, R5
ST  *R3, R4
```
The Ershov number of this is number is 3, so

Version 2:
```
LD  R0, j
SHL R0, 2
LD  R1, k
SHL R1, 2
MUL R1, c.colSize
ADD R1, R1, R0
ADD R1, c, R1
LD  R1, *R1
LD  R0, k
SHL R0, 2
LD  R2, i
SHL R2, 2
NUL R2, b.colSize
ADD R2, R2, R0
ADD R2, b, R2
LD  R2, *R2
ADD R2, R2, R1
LD  R0, k
SHL R0, 2
LD  R1, i
SHL R1, 2
MUL R1, R1, a.colSize
ADD R1, R1, R0
ADD R1, a, R1
ST  *R1, R2
```
If a, b, c are located by pointer pa, pb, pc, the Ershov number would be 4.
### f)
```
LD  R0, q
ADD R1, R0, 1
ST  q, R1
LD  R0, *R0
LD  R1, p
ADD R2, R1, 1
ST  p, R2
ST  *R1, R0 
```
## 8.6.4
All the codes already use 3 registers only, we will should the register and address descriptors. The table shows reg/address descriptors after each statement.
### a)
| statement          | R0 | R1 | R2 | a       | b       | c       | x   |
|:-------------------|:---|:---|:---|:--------|:--------|:--------|:----|
|``` start```        |*   |*   |*   | a, *    | b, *    | c, *    | x, *|
|```LD  R0, b```     | b  |*   |*   | a, *    | b, R0, *| c, *    | x, *|
|```LD  R1, c```     | b  | c  |*   | a, *    | b, R0, *| c, R1, *| x, *|
|```MUL R0, R0, R1```| -  | c  |*   | a, *    | b, *    | c, R1, *| x, *|
|```LD  R1, a```     | -  | a  |*   | a, R1, *| b, *    | c, *    | x, *|
|```ADD R1, R1, R0```| -  | -  |*   | a, *    | b, *    | c, *    | x, *|
|```ST  x, R1```     | -  | x  |*   | a, *    | b, *    | c, *    | x   |
### b)
| statement          | R0 | R1 | R2 | a       |b       |c       |d       |e       |f       | x  |
|:-------------------|:---|:---|:---|:--------|:-------|:-------|:-------|:-------|:-------|:---|
|```start```         |*   |*   |*   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, *|
|```LD  R0, b```     |b   |*   |*   | a, *    |b, R0, *|c, *    |d, *    |e, *    |f, *    |x, *|
|```LD  R1, c```     |b   |c   |*   | a, *    |b, R0, *|c, R1, *|d, *    |e, *    |f, *    |x, *|
|```ADD R0, R0, R1```|-   |c   |*   | a, *    |b, *    |c, R1, *|d, *    |e, *    |f, *    |x, *|
|```LD  R1, a```     |-   |a   |*   | a, R1, *|b, *    |c, *    |d, *    |e, *    |f, *    |x, *|
|```DIV R1, R1, R0```|-   |-   |*   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, *|
|```LD  R0, e```     |e   |-   |*   | a, *    |b, *    |c, *    |d, *    |e, R0, *|f, *    |x, *|
|```LD  R2, f```     |e   |-   |f   | a, *    |b, *    |c, *    |d, *    |e, R0, *|f, R2, *|x, *|
|```ADD R0, R0, R2```|-   |-   |f   | a, *    |b, *    |c, *    |d, *    |e, *    |f, R2, *|x, *|
|```LD  R2, d```     |-   |-   |d   | a, *    |b, *    |c, *    |d, R2, *|e, *    |f, *    |x, *|
|```MUL R2, R2, R0```|-   |-   |-   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, *|
|```SUB R1, R1, R2```|-   |-   |-   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, *|
|```ST  x, R1```     |-   |x   |-   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x   |
### c)
| statement         | R0 | R1 | R2 | a       | i       | x  |
|:------------------|:---|:---|:---|:--------|:--------|:---|
|```start```        |*   |*   |*   |constant |i, *     |x, *| 
|```LD  R0, i```    |i   |*   |*   |constant |R0, i, * |x, *|
|```SHL R0, 2```    |-   |*   |*   |constant |i, *     |x, *|
|```ADD R0, R0, a```|-   |*   |*   |constant |i, *     |x, *|
|```ADD R0, R0, 1```|-   |*   |*   |constant |i, *     |x, *|
|```ST  x, R0```    |x   |*   |*   |constant |i, *     |x   |
### d)
| statement         | R0 | R1 | R2 |i       |a       |b       |c       |
|:------------------|:---|:---|:---|:-------|:-------|:-------|:-------|
|```start```        |*   |*   |*   |i, *    |constant|constant|constant|
|```LD  R1, i```    |*   |i   |*   |i, R1, *|constant|constant|constant|
|```SHL R1, 2```    |*   |-   |*   |i, *    |constant|constant|constant|
|```ADD R0, c, R1```|-   |-   |*   |i, *    |constant|constant|constant|
|```LD  R0, *R0```  |-   |-   |*   |i, *    |constant|constant|constant|
|```SHL R0, 2```    |-   |-   |*   |i, *    |constant|constant|constant|
|```ADD R0, b, R0```|-   |-   |*   |i, *    |constant|constant|constant|
|```LD  R0, *R0```  |-   |-   |*   |i, *    |constant|constant|constant|
|```ADD R1, a, R1```|-   |-   |*   |i, *    |constant|constant|constant|
|```ST  *R1, R0```  |-   |-   |*   |i, *    |constant|constant|constant|
### e)
only the 3 register version:

| statement                 | R0 | R1 | R2 |i       |j       |k       |a       |b       |c       |
|:--------------------------|:---|:---|:---|:-------|:-------|:-------|:-------|:-------|:-------|
|```start```                |*   |*   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R0, j```            |j   |*   |*   |i, *    |R0, j, *|k, *    |constant|constant|constant|
|```SHL R0, 2```            |-   |*   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R1, k```            |-   |k   |*   |i, *    |j, *    |R1, k, *|constant|constant|constant|
|```SHL R1, 2```            |-   |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```MUL R1, c.colSize```    |-   |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R1, R1, R0```       |-   |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R1, c, R1```        |-   |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R1, *R1```          |-   |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R0, k```            |k   |-   |*   |i, *    |j, *    |R0, k, *|constant|constant|constant|
|```SHL R0, 2```            |-   |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R2, i```            |-   |-   |i   |R2, i, *|j, *    |k, *    |constant|constant|constant|
|```SHL R2, 2```            |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```NUL R2, b.colSize```    |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R2, R2, R0```       |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R2, b, R2```        |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R2, *R2```          |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R2, R2, R1```       |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R0, k```            |k   |-   |-   |i, *    |j, *    |R0, k, *|constant|constant|constant|
|```SHL R0, 2```            |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```LD  R1, i```            |-   |i   |-   |R1, i, *|j, *    |k, *    |constant|constant|constant|
|```SHL R1, 2```            |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```MUL R1, R1, a.colSize```|-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R1, R1, R0```       |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ADD R1, a, R1```        |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
|```ST  *R1, R2```          |-   |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|
### f)
Suppose p, q won't point to themselves or each other.

| statement         | R0 | R1 | R2 |p       |q       |
|:------------------|:---|:---|:---|:-------|:-------|
|```start```        |*   |*   |*   |p, *    |q, *    |
|```LD  R0, q```    |q   |*   |*   |p, *    |R0, q, *|
|```ADD R1, R0, 1```|q   |-   |*   |p, *    |R0, q, *|
|```ST  q, R1```    |-   |q   |*   |p, *    |R1, q   |
|```LD  R0, *R0```  |-   |q   |*   |p, *    |R1, q   |
|```LD  R1, p```    |-   |p   |*   |p, R1, *|q       |
|```ADD R2, R1, 1```|-   |p   |-   |p, R1, *|q       |
|```ST  p, R2```    |-   |-   |p   |p, R2   |q       |
|```ST  *R1, R0 ``` |-   |-   |p   |p, R2   |q       |
## 8.6.5
a), c), d) already use 2 registers only.

### b)
```
LD  R0, b
LD  R1, c
ADD R0, R0, R1
LD  R1, a
DIV R1, R1, R0
ST  x, R1      // this is is new
LD  R0, e
LD  R1, f      // this line changed
ADD R0, R0, R1 // this line changed
LD  R1, d      // this line changed
MUL R0, R1, R0 // this line changed
LD  R1, x      // this is is new
SUB R1, R1, R0 // this line changed
ST  x, R1
```
| statement          | R0 | R1 | a       |b       |c       |d       |e       |f       | x   |
|:-------------------|:---|:---|:--------|:-------|:-------|:-------|:-------|:-------|:----|
|```start```         |*   |*   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, * |
|```LD  R0, b```     |b   |*   | a, *    |b, R0, *|c, *    |d, *    |e, *    |f, *    |x, * |
|```LD  R1, c```     |b   |c   | a, *    |b, R0, *|c, R1, *|d, *    |e, *    |f, *    |x, * |
|```ADD R0, R0, R1```|-   |c   | a, *    |b, *    |c, R1, *|d, *    |e, *    |f, *    |x, * |
|```LD  R1, a```     |-   |a   | a, R1, *|b, *    |c, *    |d, *    |e, *    |f, *    |x, * |
|```DIV R1, R1, R0```|-   |-   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, * |
|```ST  x, R1```     |-   |x   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x, R1|
|```LD  R0, e```     |e   |-   | a, *    |b, *    |c, *    |d, *    |e, R0, *|f, *    |x, R1|
|```LD  R1, f```     |e   |f   | a, *    |b, *    |c, *    |d, *    |e, R0, *|f, R1, *|x    |
|```ADD R0, R0, R1```|-   |-   | a, *    |b, *    |c, *    |d, *    |e, *    |f, R1, *|x    |
|```LD  R1, d```     |-   |d   | a, *    |b, *    |c, *    |d, R1, *|e, *    |f, *    |x    |
|```MUL R0, R1, R0```|-   |d   | a, *    |b, *    |c, *    |d, R1, *|e, *    |f, *    |x,   |
|```LD  R1, x     ```|-   |x   | a, *    |b, *    |c, *    |d, R1, *|e, *    |f, *    |x,   |
|```SUB R1, R1, R0```|-   |-   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x,   |
|```ST  x, R1```     |-   |x   | a, *    |b, *    |c, *    |d, *    |e, *    |f, *    |x    |
### e)
```
LD  R0, j
SHL R0, 2
LD  R1, k
SHL R1, 2
MUL R1, c.colSize
ADD R1, R1, R0
ADD R1, c, R1
LD  R1, *R1
ST  tmp1, R1      // this line is new
LD  R0, k
SHL R0, 2
LD  R1, i         // this line is changed
SHL R1, 2         // this line is changed
NUL R1, b.colSize // this line is changed
ADD R1, R1, R0    // this line is changed
ADD R1, b, R1     // this line is changed
LD  R1, *R1       // this line is changed
LD  R0, tmp1      // this line is new
ADD R1, R1, R0    // this line is changed
ST  tmp1, R1      // this line is new
LD  R0, k
SHL R0, 2
LD  R1, i
SHL R1, 2
MUL R1, R1, a.colSize
ADD R1, R1, R0
ADD R1, a, R1
LD  R0, tmp1      // this line is new
ST  *R1, R0       // this line is changed
```
| statement                 | R0 | R1 |i       |j       |k       |a       |b       |c       |tmp1    |
|:--------------------------|:---|:---|:-------|:-------|:-------|:-------|:-------|:-------|:-------|
|```start```                |*   |*   |i, *    |j, *    |k, *    |constant|constant|constant|        |
|```LD  R0, j```            |j   |*   |i, *    |R0, j, *|k, *    |constant|constant|constant|        |
|```SHL R0, 2```            |-   |*   |i, *    |j, *    |k, *    |constant|constant|constant|        |
|```LD  R1, k```            |-   |k   |i, *    |j, *    |R1, k, *|constant|constant|constant|        |
|```SHL R1, 2```            |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|        |
|```MUL R1, c.colSize```    |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|        |
|```ADD R1, R1, R0```       |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|        |
|```ADD R1, c, R1```        |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|        |
|```ST  tmp1, R1```         |-   |tmp1|i, *    |j, *    |k, *    |constant|constant|constant|R1, tmp1|
|```LD  R1, *R1```          |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```LD  R0, k```            |k   |-   |i, *    |j, *    |R0, k, *|constant|constant|constant|tmp1    |
|```SHL R0, 2```            |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```LD  R1, i```            |-   |i   |R1, i, *|j, *    |k, *    |constant|constant|constant|tmp1    |
|```SHL R1, 2```            |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```NUL R1, b.colSize```    |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```ADD R1, R1, R0```       |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```ADD R1, b, R1```        |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```LD  R1, *R1```          |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```LD  R0, tmp1```         |tmp1|-   |i, *    |j, *    |k, *    |constant|constant|constant|R0, tmp1|
|```ADD R1, R1, R0```       |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```ST  tmp1, R1```         |-   |tmp1|i, *    |j, *    |k, *    |constant|constant|constant|tmp1, R1|
|```LD  R0, k```            |k   |-   |i, *    |j, *    |R0, k, *|constant|constant|constant|tmp1    |
|```SHL R0, 2```            |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```LD  R1, i```            |-   |i   |R1, i, *|j, *    |k, *    |constant|constant|constant|tmp1    |
|```SHL R1, 2```            |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```MUL R1, R1, a.colSize```|-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```ADD R1, R1, R0```       |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```ADD R1, a, R1```        |-   |-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1    |
|```LD  R0, tmp1```         |tmp1|-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1, R0|
|```ST  *R1, R0```          |tmp1|-   |i, *    |j, *    |k, *    |constant|constant|constant|tmp1, R0|
### f)
Suppose p, q won't point to themselves or each other.
```
LD  R0, q
ADD R1, R0, 1
ST  q, R1
LD  R0, *R0
LD  R1, p
ADD R1, R1, 1  // this line is changed
ST  p, R1      // this line is changed
SUB R1, R1, 1  // this line is new
ST  *R1, R0    // this line is changed
```
| statement         | R0 | R1 |p       |q       |
|:------------------|:---|:---|:-------|:-------|
|```start```        |*   |*   |p, *    |q, *    |
|```LD  R0, q```    |q   |*   |p, *    |R0, q, *|
|```ADD R1, R0, 1```|q   |-   |p, *    |R0, q, *|
|```ST  q, R1```    |-   |q   |p, *    |R1, q   |
|```LD  R0, *R0```  |-   |q   |p, *    |R1, q   |
|```LD  R1, p```    |-   |p   |p, R1, *|q       |
|```ADD R1, R1, 1```|-   |-   |p, *    |q       |
|```ST  p, R1```    |-   |p   |p, R1   |q       |
|```SUB R1, R1, 1```|-   |-   |p       |q       |
|```ST  *R1, R0 ``` |-   |-   |p       |q       |
