ARM GAS  /tmp/ccH3fgOH.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccH3fgOH.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** 
  61:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f0xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f0xx_hal_msp.c ****   */
  65:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f0xx_hal_msp.c **** 
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  /tmp/ccH3fgOH.s 			page 3


  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 72 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 72 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f0xx_hal_msp.c **** 
  74:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f0xx_hal_msp.c **** 
  78:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 79 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_I2C_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_I2C_MspInit:
  88              	.LVL0:
  89              	.LFB41:
  80:Core/Src/stm32f0xx_hal_msp.c **** 
  81:Core/Src/stm32f0xx_hal_msp.c **** /**
  82:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP Initialization
  83:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  85:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccH3fgOH.s 			page 4


  86:Core/Src/stm32f0xx_hal_msp.c **** */
  87:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  88:Core/Src/stm32f0xx_hal_msp.c **** {
  90              		.loc 1 88 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 32
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 88 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 88B0     		sub	sp, sp, #32
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 40
 103 0004 0400     		movs	r4, r0
  89:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 03A8     		add	r0, sp, #12
 109              	.LVL1:
 110              		.loc 1 89 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  90:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 113              		.loc 1 90 3 is_stmt 1 view .LVU19
 114              		.loc 1 90 10 is_stmt 0 view .LVU20
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 90 5 view .LVU21
 117 0012 124B     		ldr	r3, .L7
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L6
 120              	.LVL3:
 121              	.L4:
  91:Core/Src/stm32f0xx_hal_msp.c ****   {
  92:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c **** 
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  95:Core/Src/stm32f0xx_hal_msp.c **** 
  96:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  98:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  99:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 100:Core/Src/stm32f0xx_hal_msp.c ****     */
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 108:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  /tmp/ccH3fgOH.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c **** 
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 113:Core/Src/stm32f0xx_hal_msp.c ****   }
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 115:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 115 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125 001a 10BD     		pop	{r4, pc}
 126              	.LVL4:
 127              	.L6:
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 128              		.loc 1 96 5 is_stmt 1 view .LVU23
 129              	.LBB4:
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 96 5 view .LVU24
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 131              		.loc 1 96 5 view .LVU25
 132 001c 104C     		ldr	r4, .L7+4
 133              	.LVL5:
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134              		.loc 1 96 5 is_stmt 0 view .LVU26
 135 001e 6269     		ldr	r2, [r4, #20]
 136 0020 8021     		movs	r1, #128
 137 0022 C902     		lsls	r1, r1, #11
 138 0024 0A43     		orrs	r2, r1
 139 0026 6261     		str	r2, [r4, #20]
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 96 5 is_stmt 1 view .LVU27
 141 0028 6369     		ldr	r3, [r4, #20]
 142 002a 0B40     		ands	r3, r1
 143 002c 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 96 5 view .LVU28
 145 002e 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  96:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 96 5 view .LVU29
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 101 25 is_stmt 0 view .LVU31
 150 0030 C023     		movs	r3, #192
 151 0032 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 102 5 is_stmt 1 view .LVU32
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 102 26 is_stmt 0 view .LVU33
 154 0034 AE3B     		subs	r3, r3, #174
 155 0036 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 156              		.loc 1 103 5 is_stmt 1 view .LVU34
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 157              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 158              		.loc 1 104 27 is_stmt 0 view .LVU36
 159 0038 0F3B     		subs	r3, r3, #15
ARM GAS  /tmp/ccH3fgOH.s 			page 6


 160 003a 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 161              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 105 31 is_stmt 0 view .LVU38
 163 003c 023B     		subs	r3, r3, #2
 164 003e 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f0xx_hal_msp.c **** 
 165              		.loc 1 106 5 is_stmt 1 view .LVU39
 166 0040 03A9     		add	r1, sp, #12
 167 0042 0848     		ldr	r0, .L7+8
 168 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL6:
 109:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 170              		.loc 1 109 5 view .LVU40
 171              	.LBB5:
 109:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 109 5 view .LVU41
 109:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 173              		.loc 1 109 5 view .LVU42
 174 0048 E269     		ldr	r2, [r4, #28]
 175 004a 8021     		movs	r1, #128
 176 004c 8903     		lsls	r1, r1, #14
 177 004e 0A43     		orrs	r2, r1
 178 0050 E261     		str	r2, [r4, #28]
 109:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 179              		.loc 1 109 5 view .LVU43
 180 0052 E369     		ldr	r3, [r4, #28]
 181 0054 0B40     		ands	r3, r1
 182 0056 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 183              		.loc 1 109 5 view .LVU44
 184 0058 029B     		ldr	r3, [sp, #8]
 185              	.LBE5:
 109:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 109 5 view .LVU45
 187              		.loc 1 115 1 is_stmt 0 view .LVU46
 188 005a DDE7     		b	.L4
 189              	.L8:
 190              		.align	2
 191              	.L7:
 192 005c 00540040 		.word	1073763328
 193 0060 00100240 		.word	1073876992
 194 0064 00040048 		.word	1207960576
 195              		.cfi_endproc
 196              	.LFE41:
 198              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_I2C_MspDeInit
 201              		.syntax unified
 202              		.code	16
 203              		.thumb_func
 205              	HAL_I2C_MspDeInit:
 206              	.LVL7:
 207              	.LFB42:
 116:Core/Src/stm32f0xx_hal_msp.c **** 
 117:Core/Src/stm32f0xx_hal_msp.c **** /**
ARM GAS  /tmp/ccH3fgOH.s 			page 7


 118:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 119:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 121:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f0xx_hal_msp.c **** */
 123:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 124:Core/Src/stm32f0xx_hal_msp.c **** {
 208              		.loc 1 124 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 124 1 is_stmt 0 view .LVU48
 213 0000 10B5     		push	{r4, lr}
 214              	.LCFI3:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 4, -8
 217              		.cfi_offset 14, -4
 125:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 218              		.loc 1 125 3 is_stmt 1 view .LVU49
 219              		.loc 1 125 10 is_stmt 0 view .LVU50
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 125 5 view .LVU51
 222 0004 094B     		ldr	r3, .L12
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L11
 225              	.LVL8:
 226              	.L9:
 126:Core/Src/stm32f0xx_hal_msp.c ****   {
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 129:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 130:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 133:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 135:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 136:Core/Src/stm32f0xx_hal_msp.c ****     */
 137:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 139:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 142:Core/Src/stm32f0xx_hal_msp.c **** 
 143:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 144:Core/Src/stm32f0xx_hal_msp.c ****   }
 145:Core/Src/stm32f0xx_hal_msp.c **** 
 146:Core/Src/stm32f0xx_hal_msp.c **** }
 227              		.loc 1 146 1 view .LVU52
 228              		@ sp needed
 229 000a 10BD     		pop	{r4, pc}
 230              	.LVL9:
 231              	.L11:
 131:Core/Src/stm32f0xx_hal_msp.c **** 
 232              		.loc 1 131 5 is_stmt 1 view .LVU53
 233 000c 084A     		ldr	r2, .L12+4
 234 000e D369     		ldr	r3, [r2, #28]
ARM GAS  /tmp/ccH3fgOH.s 			page 8


 235 0010 0849     		ldr	r1, .L12+8
 236 0012 0B40     		ands	r3, r1
 237 0014 D361     		str	r3, [r2, #28]
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 238              		.loc 1 137 5 view .LVU54
 239 0016 084C     		ldr	r4, .L12+12
 240 0018 4021     		movs	r1, #64
 241 001a 2000     		movs	r0, r4
 242              	.LVL10:
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 243              		.loc 1 137 5 is_stmt 0 view .LVU55
 244 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL11:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 246              		.loc 1 139 5 is_stmt 1 view .LVU56
 247 0020 8021     		movs	r1, #128
 248 0022 2000     		movs	r0, r4
 249 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL12:
 251              		.loc 1 146 1 is_stmt 0 view .LVU57
 252 0028 EFE7     		b	.L9
 253              	.L13:
 254 002a C046     		.align	2
 255              	.L12:
 256 002c 00540040 		.word	1073763328
 257 0030 00100240 		.word	1073876992
 258 0034 FFFFDFFF 		.word	-2097153
 259 0038 00040048 		.word	1207960576
 260              		.cfi_endproc
 261              	.LFE42:
 263              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_TIM_PWM_MspInit
 266              		.syntax unified
 267              		.code	16
 268              		.thumb_func
 270              	HAL_TIM_PWM_MspInit:
 271              	.LVL13:
 272              	.LFB43:
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 148:Core/Src/stm32f0xx_hal_msp.c **** /**
 149:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 150:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 151:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 152:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f0xx_hal_msp.c **** */
 154:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 155:Core/Src/stm32f0xx_hal_msp.c **** {
 273              		.loc 1 155 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 8
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278              		.loc 1 155 1 is_stmt 0 view .LVU59
 279 0000 82B0     		sub	sp, sp, #8
 280              	.LCFI4:
 281              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccH3fgOH.s 			page 9


 156:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 282              		.loc 1 156 3 is_stmt 1 view .LVU60
 283              		.loc 1 156 14 is_stmt 0 view .LVU61
 284 0002 0368     		ldr	r3, [r0]
 285              		.loc 1 156 5 view .LVU62
 286 0004 0E4A     		ldr	r2, .L19
 287 0006 9342     		cmp	r3, r2
 288 0008 05D0     		beq	.L17
 157:Core/Src/stm32f0xx_hal_msp.c ****   {
 158:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 159:Core/Src/stm32f0xx_hal_msp.c **** 
 160:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 161:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 162:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 163:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 164:Core/Src/stm32f0xx_hal_msp.c **** 
 165:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 166:Core/Src/stm32f0xx_hal_msp.c ****   }
 167:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 289              		.loc 1 167 8 is_stmt 1 view .LVU63
 290              		.loc 1 167 10 is_stmt 0 view .LVU64
 291 000a 8022     		movs	r2, #128
 292 000c D205     		lsls	r2, r2, #23
 293 000e 9342     		cmp	r3, r2
 294 0010 0CD0     		beq	.L18
 295              	.LVL14:
 296              	.L14:
 168:Core/Src/stm32f0xx_hal_msp.c ****   {
 169:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 171:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 172:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 174:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 177:Core/Src/stm32f0xx_hal_msp.c ****   }
 178:Core/Src/stm32f0xx_hal_msp.c **** 
 179:Core/Src/stm32f0xx_hal_msp.c **** }
 297              		.loc 1 179 1 view .LVU65
 298 0012 02B0     		add	sp, sp, #8
 299              		@ sp needed
 300 0014 7047     		bx	lr
 301              	.LVL15:
 302              	.L17:
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 303              		.loc 1 162 5 is_stmt 1 view .LVU66
 304              	.LBB6:
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 305              		.loc 1 162 5 view .LVU67
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 306              		.loc 1 162 5 view .LVU68
 307 0016 0B4A     		ldr	r2, .L19+4
 308 0018 9169     		ldr	r1, [r2, #24]
 309 001a 8020     		movs	r0, #128
 310              	.LVL16:
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  /tmp/ccH3fgOH.s 			page 10


 311              		.loc 1 162 5 is_stmt 0 view .LVU69
 312 001c 0001     		lsls	r0, r0, #4
 313 001e 0143     		orrs	r1, r0
 314 0020 9161     		str	r1, [r2, #24]
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 315              		.loc 1 162 5 is_stmt 1 view .LVU70
 316 0022 9369     		ldr	r3, [r2, #24]
 317 0024 0340     		ands	r3, r0
 318 0026 0093     		str	r3, [sp]
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 319              		.loc 1 162 5 view .LVU71
 320 0028 009B     		ldr	r3, [sp]
 321              	.LBE6:
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 322              		.loc 1 162 5 view .LVU72
 323 002a F2E7     		b	.L14
 324              	.LVL17:
 325              	.L18:
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 326              		.loc 1 173 5 view .LVU73
 327              	.LBB7:
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 328              		.loc 1 173 5 view .LVU74
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 329              		.loc 1 173 5 view .LVU75
 330 002c 054A     		ldr	r2, .L19+4
 331 002e D169     		ldr	r1, [r2, #28]
 332 0030 0123     		movs	r3, #1
 333 0032 1943     		orrs	r1, r3
 334 0034 D161     		str	r1, [r2, #28]
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 335              		.loc 1 173 5 view .LVU76
 336 0036 D269     		ldr	r2, [r2, #28]
 337 0038 1340     		ands	r3, r2
 338 003a 0193     		str	r3, [sp, #4]
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 339              		.loc 1 173 5 view .LVU77
 340 003c 019B     		ldr	r3, [sp, #4]
 341              	.LBE7:
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 342              		.loc 1 173 5 view .LVU78
 343              		.loc 1 179 1 is_stmt 0 view .LVU79
 344 003e E8E7     		b	.L14
 345              	.L20:
 346              		.align	2
 347              	.L19:
 348 0040 002C0140 		.word	1073818624
 349 0044 00100240 		.word	1073876992
 350              		.cfi_endproc
 351              	.LFE43:
 353              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_TIM_MspPostInit
 356              		.syntax unified
 357              		.code	16
 358              		.thumb_func
 360              	HAL_TIM_MspPostInit:
ARM GAS  /tmp/ccH3fgOH.s 			page 11


 361              	.LVL18:
 362              	.LFB44:
 180:Core/Src/stm32f0xx_hal_msp.c **** 
 181:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 182:Core/Src/stm32f0xx_hal_msp.c **** {
 363              		.loc 1 182 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 32
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		.loc 1 182 1 is_stmt 0 view .LVU81
 368 0000 10B5     		push	{r4, lr}
 369              	.LCFI5:
 370              		.cfi_def_cfa_offset 8
 371              		.cfi_offset 4, -8
 372              		.cfi_offset 14, -4
 373 0002 88B0     		sub	sp, sp, #32
 374              	.LCFI6:
 375              		.cfi_def_cfa_offset 40
 376 0004 0400     		movs	r4, r0
 183:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 377              		.loc 1 183 3 is_stmt 1 view .LVU82
 378              		.loc 1 183 20 is_stmt 0 view .LVU83
 379 0006 1422     		movs	r2, #20
 380 0008 0021     		movs	r1, #0
 381 000a 03A8     		add	r0, sp, #12
 382              	.LVL19:
 383              		.loc 1 183 20 view .LVU84
 384 000c FFF7FEFF 		bl	memset
 385              	.LVL20:
 184:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM1)
 386              		.loc 1 184 3 is_stmt 1 view .LVU85
 387              		.loc 1 184 10 is_stmt 0 view .LVU86
 388 0010 2368     		ldr	r3, [r4]
 389              		.loc 1 184 5 view .LVU87
 390 0012 1A4A     		ldr	r2, .L26
 391 0014 9342     		cmp	r3, r2
 392 0016 05D0     		beq	.L24
 185:Core/Src/stm32f0xx_hal_msp.c ****   {
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 187:Core/Src/stm32f0xx_hal_msp.c **** 
 188:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 189:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 190:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 191:Core/Src/stm32f0xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 192:Core/Src/stm32f0xx_hal_msp.c ****     */
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 198:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199:Core/Src/stm32f0xx_hal_msp.c **** 
 200:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 201:Core/Src/stm32f0xx_hal_msp.c **** 
 202:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 203:Core/Src/stm32f0xx_hal_msp.c ****   }
 204:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM2)
ARM GAS  /tmp/ccH3fgOH.s 			page 12


 393              		.loc 1 204 8 is_stmt 1 view .LVU88
 394              		.loc 1 204 10 is_stmt 0 view .LVU89
 395 0018 8022     		movs	r2, #128
 396 001a D205     		lsls	r2, r2, #23
 397 001c 9342     		cmp	r3, r2
 398 001e 17D0     		beq	.L25
 399              	.L21:
 205:Core/Src/stm32f0xx_hal_msp.c ****   {
 206:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 207:Core/Src/stm32f0xx_hal_msp.c **** 
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 209:Core/Src/stm32f0xx_hal_msp.c **** 
 210:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 211:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 212:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> TIM2_CH1
 213:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 214:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> TIM2_CH3
 215:Core/Src/stm32f0xx_hal_msp.c ****     */
 216:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 217:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 221:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222:Core/Src/stm32f0xx_hal_msp.c **** 
 223:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 224:Core/Src/stm32f0xx_hal_msp.c **** 
 225:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 226:Core/Src/stm32f0xx_hal_msp.c ****   }
 227:Core/Src/stm32f0xx_hal_msp.c **** 
 228:Core/Src/stm32f0xx_hal_msp.c **** }
 400              		.loc 1 228 1 view .LVU90
 401 0020 08B0     		add	sp, sp, #32
 402              		@ sp needed
 403              	.LVL21:
 404              		.loc 1 228 1 view .LVU91
 405 0022 10BD     		pop	{r4, pc}
 406              	.LVL22:
 407              	.L24:
 189:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 408              		.loc 1 189 5 is_stmt 1 view .LVU92
 409              	.LBB8:
 189:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 410              		.loc 1 189 5 view .LVU93
 189:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 411              		.loc 1 189 5 view .LVU94
 412 0024 164A     		ldr	r2, .L26+4
 413 0026 5169     		ldr	r1, [r2, #20]
 414 0028 8020     		movs	r0, #128
 415 002a 8002     		lsls	r0, r0, #10
 416 002c 0143     		orrs	r1, r0
 417 002e 5161     		str	r1, [r2, #20]
 189:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 418              		.loc 1 189 5 view .LVU95
 419 0030 5369     		ldr	r3, [r2, #20]
 420 0032 0340     		ands	r3, r0
 421 0034 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccH3fgOH.s 			page 13


 189:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 422              		.loc 1 189 5 view .LVU96
 423 0036 019B     		ldr	r3, [sp, #4]
 424              	.LBE8:
 189:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 425              		.loc 1 189 5 view .LVU97
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 193 5 view .LVU98
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 193 25 is_stmt 0 view .LVU99
 428 0038 8023     		movs	r3, #128
 429 003a 1B01     		lsls	r3, r3, #4
 430 003c 0393     		str	r3, [sp, #12]
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 194 5 is_stmt 1 view .LVU100
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 194 26 is_stmt 0 view .LVU101
 433 003e 0223     		movs	r3, #2
 434 0040 0493     		str	r3, [sp, #16]
 195:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 435              		.loc 1 195 5 is_stmt 1 view .LVU102
 196:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 436              		.loc 1 196 5 view .LVU103
 197:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 437              		.loc 1 197 5 view .LVU104
 197:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 438              		.loc 1 197 31 is_stmt 0 view .LVU105
 439 0042 0793     		str	r3, [sp, #28]
 198:Core/Src/stm32f0xx_hal_msp.c **** 
 440              		.loc 1 198 5 is_stmt 1 view .LVU106
 441 0044 9020     		movs	r0, #144
 442 0046 03A9     		add	r1, sp, #12
 443 0048 C005     		lsls	r0, r0, #23
 444 004a FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL23:
 446 004e E7E7     		b	.L21
 447              	.L25:
 210:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 448              		.loc 1 210 5 view .LVU107
 449              	.LBB9:
 210:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 450              		.loc 1 210 5 view .LVU108
 210:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 451              		.loc 1 210 5 view .LVU109
 452 0050 0B4A     		ldr	r2, .L26+4
 453 0052 5169     		ldr	r1, [r2, #20]
 454 0054 8020     		movs	r0, #128
 455 0056 8002     		lsls	r0, r0, #10
 456 0058 0143     		orrs	r1, r0
 457 005a 5161     		str	r1, [r2, #20]
 210:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 458              		.loc 1 210 5 view .LVU110
 459 005c 5369     		ldr	r3, [r2, #20]
 460 005e 0340     		ands	r3, r0
 461 0060 0293     		str	r3, [sp, #8]
 210:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 462              		.loc 1 210 5 view .LVU111
ARM GAS  /tmp/ccH3fgOH.s 			page 14


 463 0062 029B     		ldr	r3, [sp, #8]
 464              	.LBE9:
 210:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 465              		.loc 1 210 5 view .LVU112
 216:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466              		.loc 1 216 5 view .LVU113
 216:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 216 25 is_stmt 0 view .LVU114
 468 0064 0723     		movs	r3, #7
 469 0066 0393     		str	r3, [sp, #12]
 217:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 470              		.loc 1 217 5 is_stmt 1 view .LVU115
 217:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471              		.loc 1 217 26 is_stmt 0 view .LVU116
 472 0068 053B     		subs	r3, r3, #5
 473 006a 0493     		str	r3, [sp, #16]
 218:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 474              		.loc 1 218 5 is_stmt 1 view .LVU117
 219:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 475              		.loc 1 219 5 view .LVU118
 220:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 476              		.loc 1 220 5 view .LVU119
 220:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 477              		.loc 1 220 31 is_stmt 0 view .LVU120
 478 006c 0793     		str	r3, [sp, #28]
 221:Core/Src/stm32f0xx_hal_msp.c **** 
 479              		.loc 1 221 5 is_stmt 1 view .LVU121
 480 006e 9020     		movs	r0, #144
 481 0070 03A9     		add	r1, sp, #12
 482 0072 C005     		lsls	r0, r0, #23
 483 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 484              	.LVL24:
 485              		.loc 1 228 1 is_stmt 0 view .LVU122
 486 0078 D2E7     		b	.L21
 487              	.L27:
 488 007a C046     		.align	2
 489              	.L26:
 490 007c 002C0140 		.word	1073818624
 491 0080 00100240 		.word	1073876992
 492              		.cfi_endproc
 493              	.LFE44:
 495              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 496              		.align	1
 497              		.global	HAL_TIM_PWM_MspDeInit
 498              		.syntax unified
 499              		.code	16
 500              		.thumb_func
 502              	HAL_TIM_PWM_MspDeInit:
 503              	.LVL25:
 504              	.LFB45:
 229:Core/Src/stm32f0xx_hal_msp.c **** /**
 230:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 231:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 232:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 233:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 234:Core/Src/stm32f0xx_hal_msp.c **** */
 235:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
ARM GAS  /tmp/ccH3fgOH.s 			page 15


 236:Core/Src/stm32f0xx_hal_msp.c **** {
 505              		.loc 1 236 1 is_stmt 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 0
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509              		@ link register save eliminated.
 237:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 510              		.loc 1 237 3 view .LVU124
 511              		.loc 1 237 14 is_stmt 0 view .LVU125
 512 0000 0368     		ldr	r3, [r0]
 513              		.loc 1 237 5 view .LVU126
 514 0002 0A4A     		ldr	r2, .L33
 515 0004 9342     		cmp	r3, r2
 516 0006 04D0     		beq	.L31
 238:Core/Src/stm32f0xx_hal_msp.c ****   {
 239:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 240:Core/Src/stm32f0xx_hal_msp.c **** 
 241:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 242:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 243:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 244:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 245:Core/Src/stm32f0xx_hal_msp.c **** 
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 247:Core/Src/stm32f0xx_hal_msp.c ****   }
 248:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 517              		.loc 1 248 8 is_stmt 1 view .LVU127
 518              		.loc 1 248 10 is_stmt 0 view .LVU128
 519 0008 8022     		movs	r2, #128
 520 000a D205     		lsls	r2, r2, #23
 521 000c 9342     		cmp	r3, r2
 522 000e 06D0     		beq	.L32
 523              	.L28:
 249:Core/Src/stm32f0xx_hal_msp.c ****   {
 250:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 253:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 254:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 255:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 256:Core/Src/stm32f0xx_hal_msp.c **** 
 257:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 258:Core/Src/stm32f0xx_hal_msp.c ****   }
 259:Core/Src/stm32f0xx_hal_msp.c **** 
 260:Core/Src/stm32f0xx_hal_msp.c **** }
 524              		.loc 1 260 1 view .LVU129
 525              		@ sp needed
 526 0010 7047     		bx	lr
 527              	.L31:
 243:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 528              		.loc 1 243 5 is_stmt 1 view .LVU130
 529 0012 074A     		ldr	r2, .L33+4
 530 0014 9369     		ldr	r3, [r2, #24]
 531 0016 0749     		ldr	r1, .L33+8
 532 0018 0B40     		ands	r3, r1
 533 001a 9361     		str	r3, [r2, #24]
 534 001c F8E7     		b	.L28
 535              	.L32:
ARM GAS  /tmp/ccH3fgOH.s 			page 16


 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 536              		.loc 1 254 5 view .LVU131
 537 001e 044A     		ldr	r2, .L33+4
 538 0020 D369     		ldr	r3, [r2, #28]
 539 0022 0121     		movs	r1, #1
 540 0024 8B43     		bics	r3, r1
 541 0026 D361     		str	r3, [r2, #28]
 542              		.loc 1 260 1 is_stmt 0 view .LVU132
 543 0028 F2E7     		b	.L28
 544              	.L34:
 545 002a C046     		.align	2
 546              	.L33:
 547 002c 002C0140 		.word	1073818624
 548 0030 00100240 		.word	1073876992
 549 0034 FFF7FFFF 		.word	-2049
 550              		.cfi_endproc
 551              	.LFE45:
 553              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 554              		.align	1
 555              		.global	HAL_UART_MspInit
 556              		.syntax unified
 557              		.code	16
 558              		.thumb_func
 560              	HAL_UART_MspInit:
 561              	.LVL26:
 562              	.LFB46:
 261:Core/Src/stm32f0xx_hal_msp.c **** 
 262:Core/Src/stm32f0xx_hal_msp.c **** /**
 263:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 264:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 265:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 266:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 267:Core/Src/stm32f0xx_hal_msp.c **** */
 268:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 269:Core/Src/stm32f0xx_hal_msp.c **** {
 563              		.loc 1 269 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 32
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		.loc 1 269 1 is_stmt 0 view .LVU134
 568 0000 10B5     		push	{r4, lr}
 569              	.LCFI7:
 570              		.cfi_def_cfa_offset 8
 571              		.cfi_offset 4, -8
 572              		.cfi_offset 14, -4
 573 0002 88B0     		sub	sp, sp, #32
 574              	.LCFI8:
 575              		.cfi_def_cfa_offset 40
 576 0004 0400     		movs	r4, r0
 270:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 577              		.loc 1 270 3 is_stmt 1 view .LVU135
 578              		.loc 1 270 20 is_stmt 0 view .LVU136
 579 0006 1422     		movs	r2, #20
 580 0008 0021     		movs	r1, #0
 581 000a 03A8     		add	r0, sp, #12
 582              	.LVL27:
 583              		.loc 1 270 20 view .LVU137
ARM GAS  /tmp/ccH3fgOH.s 			page 17


 584 000c FFF7FEFF 		bl	memset
 585              	.LVL28:
 271:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 586              		.loc 1 271 3 is_stmt 1 view .LVU138
 587              		.loc 1 271 11 is_stmt 0 view .LVU139
 588 0010 2268     		ldr	r2, [r4]
 589              		.loc 1 271 5 view .LVU140
 590 0012 174B     		ldr	r3, .L38
 591 0014 9A42     		cmp	r2, r3
 592 0016 01D0     		beq	.L37
 593              	.L35:
 272:Core/Src/stm32f0xx_hal_msp.c ****   {
 273:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 274:Core/Src/stm32f0xx_hal_msp.c **** 
 275:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 276:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 277:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 278:Core/Src/stm32f0xx_hal_msp.c **** 
 279:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 280:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 281:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 282:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 283:Core/Src/stm32f0xx_hal_msp.c ****     */
 284:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 285:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 288:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 289:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 290:Core/Src/stm32f0xx_hal_msp.c **** 
 291:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt Init */
 292:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 293:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 294:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 295:Core/Src/stm32f0xx_hal_msp.c **** 
 296:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 297:Core/Src/stm32f0xx_hal_msp.c ****   }
 298:Core/Src/stm32f0xx_hal_msp.c **** 
 299:Core/Src/stm32f0xx_hal_msp.c **** }
 594              		.loc 1 299 1 view .LVU141
 595 0018 08B0     		add	sp, sp, #32
 596              		@ sp needed
 597              	.LVL29:
 598              		.loc 1 299 1 view .LVU142
 599 001a 10BD     		pop	{r4, pc}
 600              	.LVL30:
 601              	.L37:
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 602              		.loc 1 277 5 is_stmt 1 view .LVU143
 603              	.LBB10:
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 604              		.loc 1 277 5 view .LVU144
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 605              		.loc 1 277 5 view .LVU145
 606 001c 154B     		ldr	r3, .L38+4
 607 001e 9969     		ldr	r1, [r3, #24]
 608 0020 8020     		movs	r0, #128
ARM GAS  /tmp/ccH3fgOH.s 			page 18


 609 0022 C001     		lsls	r0, r0, #7
 610 0024 0143     		orrs	r1, r0
 611 0026 9961     		str	r1, [r3, #24]
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 612              		.loc 1 277 5 view .LVU146
 613 0028 9A69     		ldr	r2, [r3, #24]
 614 002a 0240     		ands	r2, r0
 615 002c 0192     		str	r2, [sp, #4]
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 616              		.loc 1 277 5 view .LVU147
 617 002e 019A     		ldr	r2, [sp, #4]
 618              	.LBE10:
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 619              		.loc 1 277 5 view .LVU148
 279:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 620              		.loc 1 279 5 view .LVU149
 621              	.LBB11:
 279:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 622              		.loc 1 279 5 view .LVU150
 279:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 623              		.loc 1 279 5 view .LVU151
 624 0030 5A69     		ldr	r2, [r3, #20]
 625 0032 8021     		movs	r1, #128
 626 0034 8902     		lsls	r1, r1, #10
 627 0036 0A43     		orrs	r2, r1
 628 0038 5A61     		str	r2, [r3, #20]
 279:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 629              		.loc 1 279 5 view .LVU152
 630 003a 5B69     		ldr	r3, [r3, #20]
 631 003c 0B40     		ands	r3, r1
 632 003e 0293     		str	r3, [sp, #8]
 279:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 633              		.loc 1 279 5 view .LVU153
 634 0040 029B     		ldr	r3, [sp, #8]
 635              	.LBE11:
 279:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 636              		.loc 1 279 5 view .LVU154
 284:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 637              		.loc 1 284 5 view .LVU155
 284:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 638              		.loc 1 284 25 is_stmt 0 view .LVU156
 639 0042 C023     		movs	r3, #192
 640 0044 DB00     		lsls	r3, r3, #3
 641 0046 0393     		str	r3, [sp, #12]
 285:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 642              		.loc 1 285 5 is_stmt 1 view .LVU157
 285:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 643              		.loc 1 285 26 is_stmt 0 view .LVU158
 644 0048 0223     		movs	r3, #2
 645 004a 0493     		str	r3, [sp, #16]
 286:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 646              		.loc 1 286 5 is_stmt 1 view .LVU159
 287:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 647              		.loc 1 287 5 view .LVU160
 287:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 648              		.loc 1 287 27 is_stmt 0 view .LVU161
 649 004c 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccH3fgOH.s 			page 19


 650 004e 0693     		str	r3, [sp, #24]
 288:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 651              		.loc 1 288 5 is_stmt 1 view .LVU162
 288:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 652              		.loc 1 288 31 is_stmt 0 view .LVU163
 653 0050 023B     		subs	r3, r3, #2
 654 0052 0793     		str	r3, [sp, #28]
 289:Core/Src/stm32f0xx_hal_msp.c **** 
 655              		.loc 1 289 5 is_stmt 1 view .LVU164
 656 0054 9020     		movs	r0, #144
 657 0056 03A9     		add	r1, sp, #12
 658 0058 C005     		lsls	r0, r0, #23
 659 005a FFF7FEFF 		bl	HAL_GPIO_Init
 660              	.LVL31:
 292:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 661              		.loc 1 292 5 view .LVU165
 662 005e 0022     		movs	r2, #0
 663 0060 0021     		movs	r1, #0
 664 0062 1B20     		movs	r0, #27
 665 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 666              	.LVL32:
 293:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 667              		.loc 1 293 5 view .LVU166
 668 0068 1B20     		movs	r0, #27
 669 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 670              	.LVL33:
 671              		.loc 1 299 1 is_stmt 0 view .LVU167
 672 006e D3E7     		b	.L35
 673              	.L39:
 674              		.align	2
 675              	.L38:
 676 0070 00380140 		.word	1073821696
 677 0074 00100240 		.word	1073876992
 678              		.cfi_endproc
 679              	.LFE46:
 681              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 682              		.align	1
 683              		.global	HAL_UART_MspDeInit
 684              		.syntax unified
 685              		.code	16
 686              		.thumb_func
 688              	HAL_UART_MspDeInit:
 689              	.LVL34:
 690              	.LFB47:
 300:Core/Src/stm32f0xx_hal_msp.c **** 
 301:Core/Src/stm32f0xx_hal_msp.c **** /**
 302:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 303:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 304:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 305:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 306:Core/Src/stm32f0xx_hal_msp.c **** */
 307:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 308:Core/Src/stm32f0xx_hal_msp.c **** {
 691              		.loc 1 308 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccH3fgOH.s 			page 20


 695              		.loc 1 308 1 is_stmt 0 view .LVU169
 696 0000 10B5     		push	{r4, lr}
 697              	.LCFI9:
 698              		.cfi_def_cfa_offset 8
 699              		.cfi_offset 4, -8
 700              		.cfi_offset 14, -4
 309:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 701              		.loc 1 309 3 is_stmt 1 view .LVU170
 702              		.loc 1 309 11 is_stmt 0 view .LVU171
 703 0002 0268     		ldr	r2, [r0]
 704              		.loc 1 309 5 view .LVU172
 705 0004 094B     		ldr	r3, .L43
 706 0006 9A42     		cmp	r2, r3
 707 0008 00D0     		beq	.L42
 708              	.LVL35:
 709              	.L40:
 310:Core/Src/stm32f0xx_hal_msp.c ****   {
 311:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 312:Core/Src/stm32f0xx_hal_msp.c **** 
 313:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 314:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 315:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 316:Core/Src/stm32f0xx_hal_msp.c **** 
 317:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 318:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 319:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 320:Core/Src/stm32f0xx_hal_msp.c ****     */
 321:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 322:Core/Src/stm32f0xx_hal_msp.c **** 
 323:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 324:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 325:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 326:Core/Src/stm32f0xx_hal_msp.c **** 
 327:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 328:Core/Src/stm32f0xx_hal_msp.c ****   }
 329:Core/Src/stm32f0xx_hal_msp.c **** 
 330:Core/Src/stm32f0xx_hal_msp.c **** }
 710              		.loc 1 330 1 view .LVU173
 711              		@ sp needed
 712 000a 10BD     		pop	{r4, pc}
 713              	.LVL36:
 714              	.L42:
 315:Core/Src/stm32f0xx_hal_msp.c **** 
 715              		.loc 1 315 5 is_stmt 1 view .LVU174
 716 000c 084A     		ldr	r2, .L43+4
 717 000e 9369     		ldr	r3, [r2, #24]
 718 0010 0849     		ldr	r1, .L43+8
 719 0012 0B40     		ands	r3, r1
 720 0014 9361     		str	r3, [r2, #24]
 321:Core/Src/stm32f0xx_hal_msp.c **** 
 721              		.loc 1 321 5 view .LVU175
 722 0016 C021     		movs	r1, #192
 723 0018 9020     		movs	r0, #144
 724              	.LVL37:
 321:Core/Src/stm32f0xx_hal_msp.c **** 
 725              		.loc 1 321 5 is_stmt 0 view .LVU176
 726 001a C900     		lsls	r1, r1, #3
ARM GAS  /tmp/ccH3fgOH.s 			page 21


 727 001c C005     		lsls	r0, r0, #23
 728 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 729              	.LVL38:
 324:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 730              		.loc 1 324 5 is_stmt 1 view .LVU177
 731 0022 1B20     		movs	r0, #27
 732 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 733              	.LVL39:
 734              		.loc 1 330 1 is_stmt 0 view .LVU178
 735 0028 EFE7     		b	.L40
 736              	.L44:
 737 002a C046     		.align	2
 738              	.L43:
 739 002c 00380140 		.word	1073821696
 740 0030 00100240 		.word	1073876992
 741 0034 FFBFFFFF 		.word	-16385
 742              		.cfi_endproc
 743              	.LFE47:
 745              		.text
 746              	.Letext0:
 747              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 748              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 749              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 750              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 751              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 752              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 753              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 754              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 755              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 756              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 757              		.file 12 "<built-in>"
ARM GAS  /tmp/ccH3fgOH.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccH3fgOH.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccH3fgOH.s:76     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccH3fgOH.s:81     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:87     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccH3fgOH.s:192    .text.HAL_I2C_MspInit:000000000000005c $d
     /tmp/ccH3fgOH.s:199    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:205    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccH3fgOH.s:256    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccH3fgOH.s:264    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:270    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccH3fgOH.s:348    .text.HAL_TIM_PWM_MspInit:0000000000000040 $d
     /tmp/ccH3fgOH.s:354    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:360    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccH3fgOH.s:490    .text.HAL_TIM_MspPostInit:000000000000007c $d
     /tmp/ccH3fgOH.s:496    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:502    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccH3fgOH.s:547    .text.HAL_TIM_PWM_MspDeInit:000000000000002c $d
     /tmp/ccH3fgOH.s:554    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:560    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccH3fgOH.s:676    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccH3fgOH.s:682    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccH3fgOH.s:688    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccH3fgOH.s:739    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
