
---------- Begin Simulation Statistics ----------
final_tick                                  309686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654212                       # Number of bytes of host memory used
host_op_rate                                   124978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.90                       # Real time elapsed on the host
host_tick_rate                              342466980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      109380                       # Number of instructions simulated
sim_ops                                        113010                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000310                       # Number of seconds simulated
sim_ticks                                   309686000                       # Number of ticks simulated
system.cpu.committedInsts                      109380                       # Number of instructions committed
system.cpu.committedOps                        113010                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.831285                       # CPI: cycles per instruction
system.cpu.discardedOps                          2641                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          171742                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.353196                       # IPC: instructions per cycle
system.cpu.numCycles                           309686                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   61650     54.55%     54.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.08%     54.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.02%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                  36460     32.26%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 14788     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   113010                       # Class of committed instruction
system.cpu.tickCycles                          137944                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3108                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    7428                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5358                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3422                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2340                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             68.381064                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data        47556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            47556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        47591                       # number of overall hits
system.cpu.dcache.overall_hits::total           47591                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2861                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2861                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2878                       # number of overall misses
system.cpu.dcache.overall_misses::total          2878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    269087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    269087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    269087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    269087000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        50417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        50417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        50469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        50469                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94053.477805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94053.477805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93497.915219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93497.915219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          887                       # number of writebacks
system.cpu.dcache.writebacks::total               887                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1366                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1366                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    144997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    144997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    146380000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    146380000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96987.959866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96987.959866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97004.638834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97004.638834                       # average overall mshr miss latency
system.cpu.dcache.replacements                    997                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        35756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        35756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93526.315789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93526.315789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        11920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    257667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    257667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        14661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.186959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.186959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94004.742795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94004.742795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1360                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1360                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134335000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134335000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.094195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97273.714699                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97273.714699                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           360.661667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               49128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.556660                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   360.661667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.704417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.704417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            102503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           102503                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               61290                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              36863                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions             13610                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst        13272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13272                       # number of overall hits
system.cpu.icache.overall_hits::total           13272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          524                       # number of overall misses
system.cpu.icache.overall_misses::total           524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52145000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52145000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52145000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52145000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        13796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        13796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13796                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037982                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037982                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037982                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037982                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99513.358779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99513.358779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99513.358779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99513.358779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           78                       # number of writebacks
system.cpu.icache.writebacks::total                78                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51097000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51097000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037982                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037982                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037982                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037982                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97513.358779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97513.358779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97513.358779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97513.358779                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        13796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99513.358779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99513.358779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037982                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037982                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97513.358779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97513.358779                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           393.300934                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13796                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.328244                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   393.300934                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.384083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.384083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             28116                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            28116                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    309686000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                    109380                       # Number of Instructions committed
system.cpu.thread0.numOps                      113010                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       36                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      36                       # number of overall hits
system.l2.demand_misses::.cpu.inst                501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1496                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1997                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               501                       # number of overall misses
system.l2.overall_misses::.cpu.data              1496                       # number of overall misses
system.l2.overall_misses::total                  1997                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    141547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        190563000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    141547000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       190563000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2033                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2033                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.956107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.991385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982292                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.991385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982292                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97836.327345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94616.978610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95424.636955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97836.327345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94616.978610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95424.636955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    111431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    150293000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    111431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    150293000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.989397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.989397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77879.759519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74635.632954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75448.293173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77879.759519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74635.632954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75448.293173                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            1381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1381                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    130191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     130191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94272.990587                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94272.990587                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    102571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74272.990587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74272.990587                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97836.327345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97836.327345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77879.759519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77879.759519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98747.826087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98747.826087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79107.142857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79107.142857                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1069.476017                       # Cycle average of tags in use
system.l2.tags.total_refs                        3074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1992                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.543173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       434.723288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       634.752730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.053067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.077484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.130551                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1401                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.243164                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     26624                       # Number of tag accesses
system.l2.tags.data_accesses                    26624                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000521500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4061                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1992                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  127488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    411.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     309573000                       # Total gap between requests
system.mem_ctrls.avgGap                     155408.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        95552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 103123809.277784600854                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 308544784.071608006954                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13258000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     34868750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26569.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23354.82                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        95552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        127488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1992                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    103123809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    308544784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        411668593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    103123809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    103123809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    103123809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    308544784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       411668593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1992                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                10776750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           48126750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5410.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24160.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1742                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          249                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   511.228916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   329.544145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   392.359837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           45     18.07%     18.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           46     18.47%     36.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           34     13.65%     50.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           11      4.42%     54.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           11      4.42%     59.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            8      3.21%     62.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      2.01%     64.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25     10.04%     74.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           64     25.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          249                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                127488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              411.668593                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          849660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        4769520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     63348090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     65573760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     158963595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.305719                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    169801000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    129745000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          935340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        9453360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    113199720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     23593440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     171646170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   554.258733                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     59925500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    239620500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1381                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       127488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  127488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1992                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1992000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10528500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           78                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1126                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         4015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  5141                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        38528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       153344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 191872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014757                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2003     98.52%     98.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     30      1.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2033                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    309686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            5038000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1573998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4529997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
