Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jun 18 09:28:11 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file pmodNIC100_methodology_drc_routed.rpt -pb pmodNIC100_methodology_drc_routed.pb -rpx pmodNIC100_methodology_drc_routed.rpx
| Design       : pmodNIC100
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 10         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SPI/FSM_sequential_spi_state[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) clock/enable_reg/CLR, SPI/FSM_sequential_spi_state_reg[0]/CLR, SPI/FSM_sequential_spi_state_reg[1]/CLR, SPI/i_reg[0]/CLR, SPI/i_reg[1]/CLR, SPI/i_reg[2]/CLR, SPI/rd_data_reg[0]/CLR, SPI/rd_data_reg[1]/CLR, SPI/rd_data_reg[2]/CLR, SPI/rd_data_reg[3]/CLR, SPI/rd_data_reg[4]/CLR, SPI/rd_data_reg[5]/CLR, SPI/rd_data_reg[6]/CLR, SPI/rd_data_reg[7]/CLR, SPI/rd_valid_reg/CLR (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on spi_miso_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on debug_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on debug_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on spi_cs_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on spi_mosi_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on stage_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on stage_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on stage_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on stage_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>


