#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 26 06:23:54 2019
# Process ID: 4936
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17664 C:\Users\FoersterGame\Documents\GitHub\ENES246\10Latches\10_SR_Latch\SR_Latch.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab5-Latches_FlipFlops/SR_Latch' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.ip_user_files', nor could it be found using path 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab5-Latches_FlipFlops/SR_Latch/SR_Latch.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow
INFO: [VRFC 10-2458] undeclared symbol Q_i, assumed default net type wire [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v:13]
INFO: [VRFC 10-2458] undeclared symbol Qbar_i, assumed default net type wire [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR_latch_dataflow
Compiling module xil_defaultlib.SR_latch_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SR_latch_dataflow_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim/xsim.dir/SR_latch_dataflow_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim/xsim.dir/SR_latch_dataflow_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 26 06:24:26 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 26 06:24:26 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 783.027 ; gain = 24.996
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 15
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 14
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 13
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 16
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 16
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 15
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 14
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 13
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 13
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 13
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 14
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 14
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 15
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 15
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 16
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 17
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 18
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 19
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 20
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 21
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 24
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 25
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 23
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 22
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 16
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 16
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 16
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 17
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 18
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 19
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 20
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 21
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 22
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 23
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 24
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} -line 25
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.492 ; gain = 384.910
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1773.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1773.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1773.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SR_latch_dataflow
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2311.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SR_latch_dataflow' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SR_latch_dataflow' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2311.840 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2311.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2311.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SR_latch_dataflow_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SR_latch_dataflow_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2311.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2311.840 ; gain = 0.000
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Feb 26 07:36:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/constrs_1/imports/lab5_1_1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2679.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.750 ; gain = 0.000
[Tue Feb 26 07:57:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2679.750 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2679.750 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SR_latch_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SR_latch_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 583944a9137c4615b8ad0b68daee70f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_latch_dataflow_tb_behav xil_defaultlib.SR_latch_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SR_latch_dataflow_tb_behav -key {Behavioral:sim_1:Functional:SR_latch_dataflow_tb} -tclbatch {SR_latch_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SR_latch_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_latch_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 13
run all
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 14
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 15
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 16
run all
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 25
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 23
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 24
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
remove_bps -file {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} -line 16
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v} 16
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 10 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 12 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 14 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 16 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 18 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 20 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 30 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 32 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 34 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 36 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 38 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 42 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 44 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 46 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 48 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 50 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 23
run 10 us
Stopped at time : 50 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 50 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 52 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 54 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 56 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 58 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 60 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 23
run 10 us
Stopped at time : 60 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 23
run 10 us
Stopped at time : 60 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 24
run 10 us
Stopped at time : 60 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 60 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 62 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 64 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 66 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 68 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 70 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 24
run 10 us
Stopped at time : 70 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 24
run 10 us
Stopped at time : 70 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 25
run 10 us
Stopped at time : 70 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 70 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 72 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 74 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 76 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 78 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 80 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 25
run 10 us
Stopped at time : 80 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 25
run 10 us
Stopped at time : 80 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 82 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 84 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 18
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 19
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 20
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 21
add_bp {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v} 22
step
step
step
step
step
step
step
step
step
step
step
step
step
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 18
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 0 fs : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 10 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 18
run 10 us
Stopped at time : 10 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 19
run 10 us
Stopped at time : 10 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 12 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
run 10 us
Stopped at time : 14 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
run 10 us
Stopped at time : 16 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
run 10 us
Stopped at time : 18 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 20 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 19
run 10 us
Stopped at time : 20 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 20
run 10 us
Stopped at time : 20 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
run 10 us
Stopped at time : 30 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 20
run 10 us
Stopped at time : 30 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 21
step
Stopped at time : 30 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
step
Stopped at time : 32 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
step
Stopped at time : 34 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
step
Stopped at time : 36 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
step
Stopped at time : 38 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
step
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 21
step
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 21
step
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" Line 22
step
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
step
Stopped at time : 40 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 16
step
Stopped at time : 42 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 14
step
Stopped at time : 44 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 15
step
Stopped at time : 46 ns : File "C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/10_SR_Latch/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" Line 13
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 26 09:27:10 2019...
