Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Study/PLIS/PLIS-lw8/Carno/scheme_scheme_sch_tb_isim_beh.exe -prj D:/Study/PLIS/PLIS-lw8/Carno/scheme_scheme_sch_tb_beh.prj work.scheme_scheme_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Study/PLIS/PLIS-lw8/Carno/scheme.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw8/Carno/Carno_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module AND2B1
Compiling module AND2
Compiling module OR2B2
Compiling module OR4
Compiling module AND2B2
Compiling module AND3B2
Compiling module scheme
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity scheme_scheme_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 8 Verilog Units
Built simulation executable D:/Study/PLIS/PLIS-lw8/Carno/scheme_scheme_sch_tb_isim_beh.exe
Fuse Memory Usage: 49700 KB
Fuse CPU Usage: 499 ms
