

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_28_10_1_3_Pipeline_px'
================================================================
* Date:           Tue Jul 23 13:57:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- px      |       68|       68|        42|          3|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     390|    -|
|Register         |        -|     -|    1418|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    2483|    1798|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U84  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U85  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U86  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U87   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U88   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U89   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  15| 1065| 1047|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_291_p2                |         +|   0|  0|  12|           4|           1|
    |empty_102_fu_354_p2               |         +|   0|  0|  12|           5|           1|
    |empty_103_fu_369_p2               |         +|   0|  0|  12|           5|           2|
    |empty_101_fu_313_p2               |         -|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_379                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_384                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_778                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_read_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp158_fu_325_p2                  |      icmp|   0|  0|   9|           4|           1|
    |cmp160_fu_331_p2                  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln74_fu_285_p2               |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln84_fu_337_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_343_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 105|          46|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  20|          4|    1|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_empty_99_reg_213  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_97_reg_237  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_98_reg_225  |   9|          2|   32|         64|
    |ap_sig_allocacmp_px_1                  |   9|          2|    4|          8|
    |depth1_o75_blk_n                       |   9|          2|    1|          2|
    |grp_fu_249_p0                          |  20|          4|   32|        128|
    |grp_fu_249_p1                          |  20|          4|   32|        128|
    |grp_fu_254_p0                          |  20|          4|   32|        128|
    |grp_fu_254_p1                          |  20|          4|   32|        128|
    |grp_fu_258_p0                          |  20|          4|   32|        128|
    |grp_fu_258_p1                          |  20|          4|   32|        128|
    |grp_fu_262_p0                          |  20|          4|   32|        128|
    |grp_fu_262_p1                          |  20|          4|   32|        128|
    |grp_fu_266_p0                          |  20|          4|   32|        128|
    |grp_fu_266_p1                          |  20|          4|   32|        128|
    |grp_fu_270_p0                          |  20|          4|   32|        128|
    |grp_fu_270_p1                          |  20|          4|   32|        128|
    |input74_blk_n                          |   9|          2|    1|          2|
    |line_buf_1_address0                    |  20|          4|    5|         20|
    |line_buf_address0                      |  20|          4|    5|         20|
    |px_fu_78                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 390|         80|  504|       1798|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_empty_99_reg_213  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_97_reg_237  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_98_reg_225  |  32|   0|   32|          0|
    |empty_101_reg_452                      |   5|   0|    5|          0|
    |icmp_ln74_reg_448                      |   1|   0|    1|          0|
    |line_buf_1_load_1_reg_511              |  32|   0|   32|          0|
    |line_buf_1_load_2_reg_531              |  32|   0|   32|          0|
    |line_buf_1_load_reg_486                |  32|   0|   32|          0|
    |line_buf_load_1_reg_501                |  32|   0|   32|          0|
    |line_buf_load_2_reg_526                |  32|   0|   32|          0|
    |line_buf_load_reg_476                  |  32|   0|   32|          0|
    |mul213_1_1_reg_561                     |  32|   0|   32|          0|
    |mul213_1_2_reg_576                     |  32|   0|   32|          0|
    |mul213_1_reg_546                       |  32|   0|   32|          0|
    |mul213_2_1_reg_566                     |  32|   0|   32|          0|
    |mul213_2_2_reg_581                     |  32|   0|   32|          0|
    |mul213_2_reg_551                       |  32|   0|   32|          0|
    |mul213_3_reg_571                       |  32|   0|   32|          0|
    |mul213_s_reg_556                       |  32|   0|   32|          0|
    |mul_reg_541                            |  32|   0|   32|          0|
    |or_ln84_reg_468                        |   1|   0|    1|          0|
    |or_ln85_reg_472                        |   1|   0|    1|          0|
    |out_1_reg_591                          |  32|   0|   32|          0|
    |out_2_reg_596                          |  32|   0|   32|          0|
    |out_3_reg_601                          |  32|   0|   32|          0|
    |out_4_reg_606                          |  32|   0|   32|          0|
    |out_5_reg_611                          |  32|   0|   32|          0|
    |out_6_reg_616                          |  32|   0|   32|          0|
    |out_7_reg_621                          |  32|   0|   32|          0|
    |out_8_reg_626                          |  32|   0|   32|          0|
    |out_reg_586                            |  32|   0|   32|          0|
    |px_fu_78                               |   4|   0|    4|          0|
    |mul213_1_1_reg_561                     |  64|  32|   32|          0|
    |mul213_1_2_reg_576                     |  64|  32|   32|          0|
    |mul213_1_reg_546                       |  64|  32|   32|          0|
    |mul213_2_1_reg_566                     |  64|  32|   32|          0|
    |mul213_2_2_reg_581                     |  64|  32|   32|          0|
    |mul213_2_reg_551                       |  64|  32|   32|          0|
    |mul213_3_reg_571                       |  64|  32|   32|          0|
    |mul213_s_reg_556                       |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1418| 256| 1162|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_px|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_px|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_px|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_px|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_px|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_px|  return value|
|input74_dout               |   in|   32|     ap_fifo|                                    input74|       pointer|
|input74_num_data_valid     |   in|    2|     ap_fifo|                                    input74|       pointer|
|input74_fifo_cap           |   in|    2|     ap_fifo|                                    input74|       pointer|
|input74_empty_n            |   in|    1|     ap_fifo|                                    input74|       pointer|
|input74_read               |  out|    1|     ap_fifo|                                    input74|       pointer|
|depth1_o75_din             |  out|   32|     ap_fifo|                                 depth1_o75|       pointer|
|depth1_o75_num_data_valid  |   in|    2|     ap_fifo|                                 depth1_o75|       pointer|
|depth1_o75_fifo_cap        |   in|    2|     ap_fifo|                                 depth1_o75|       pointer|
|depth1_o75_full_n          |   in|    1|     ap_fifo|                                 depth1_o75|       pointer|
|depth1_o75_write           |  out|    1|     ap_fifo|                                 depth1_o75|       pointer|
|weights_load               |   in|   32|     ap_none|                               weights_load|        scalar|
|weights_load_24            |   in|   32|     ap_none|                            weights_load_24|        scalar|
|weights_load_25            |   in|   32|     ap_none|                            weights_load_25|        scalar|
|weights_load_26            |   in|   32|     ap_none|                            weights_load_26|        scalar|
|weights_load_27            |   in|   32|     ap_none|                            weights_load_27|        scalar|
|weights_load_28            |   in|   32|     ap_none|                            weights_load_28|        scalar|
|weights_load_29            |   in|   32|     ap_none|                            weights_load_29|        scalar|
|weights_load_30            |   in|   32|     ap_none|                            weights_load_30|        scalar|
|weights_load_31            |   in|   32|     ap_none|                            weights_load_31|        scalar|
|cmp164                     |   in|    1|     ap_none|                                     cmp164|        scalar|
|line_buf_address0          |  out|    5|   ap_memory|                                   line_buf|         array|
|line_buf_ce0               |  out|    1|   ap_memory|                                   line_buf|         array|
|line_buf_q0                |   in|   32|   ap_memory|                                   line_buf|         array|
|line_buf_1_address0        |  out|    5|   ap_memory|                                 line_buf_1|         array|
|line_buf_1_ce0             |  out|    1|   ap_memory|                                 line_buf_1|         array|
|line_buf_1_q0              |   in|   32|   ap_memory|                                 line_buf_1|         array|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

