# Architectural Laboratory

## Project Overview  
This repository contains **VHDL implementations** of various digital circuits developed during **architecture lab sessions**. Each session focuses on designing, simulating, and testing different types of logic gates and circuits using VHDL.

---

## Lab Sessions and Implemented Circuits  

### Session 1: Basic Logic Gates and Combinational Circuits  
- AND Gate  
- OR Gate  
- XOR Gate  
- Half Adder  
- Full Adder  

### Session 2: Multiplexers and Decoders  
- Priority Encoder  
- 4-to-1 Multiplexer (MUX4to1)  
- Encoder  
- 2-to-4 Decoder  
- 4-bit Comparator  

### Session 3: Sequential Circuits  
- D Flip-Flop with Asynchronous Reset (Negative Logic)  
- T Flip-Flop with Asynchronous Reset  
- 4-bit Ripple Counter using T Flip-Flop  

### Session 4: State Machines  
- Moore State Machine for Sequence **1110**  
- Mealy State Machine for Sequence **1110**  
- Moore State Machine (Overlap) for Sequence **1010**  
- Moore State Machine (Non-Overlap) for Sequence **1010**  
- Mealy State Machine (Overlap) for Sequence **1010**  
- Mealy State Machine (Non-Overlap) for Sequence **1010**  

### Session 5: Arithmetic Circuits  
- 4-bit Ripple Carry Adder  
- Carry Look-Ahead Adder  
- Carry Select Adder  

### Session 6: Multiplication  
- Shift-and-Add Multiplication Algorithm  

### Session 7: Advanced Combinational Circuits  
- Universal Register with MUX and D Flip-Flop  
- Universal Register without MUX and D Flip-Flop  

### Session 8: Memory Units  
- RAM Module  

### Session 9: Division Circuits  
- 8-bit to 4-bit Divider  
  ![Flowchart](https://github.com/user-attachments/assets/b895f41e-e56e-49c2-a024-9836544eb904)  

### Session 10: Basic Computer Design  
- Basic Computer Architecture  
  ![Image](https://github.com/user-attachments/assets/2dc17f25-e9d3-4cb0-844c-0dce247525c0)  

---

## How to Use  
1. Clone the repository:  
   ```sh
   git clone https://github.com/your-username/your-repository.git
