
*** Running vivado
    with args -log design_1_blk_mem_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 342.461 ; gain = 129.102
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [h:/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_1' (9#1) [h:/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 540.582 ; gain = 327.223
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 540.582 ; gain = 327.223
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 617.219 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 617.219 ; gain = 403.859
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 617.219 ; gain = 403.859
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 617.219 ; gain = 403.859
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 617.219 ; gain = 403.859
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 617.219 ; gain = 403.859
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 633.734 ; gain = 420.375
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 633.746 ; gain = 420.387
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 643.387 ; gain = 430.027
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 643.387 ; gain = 430.027
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:57 . Memory (MB): peak = 673.188 ; gain = 410.223
