Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug 14 16:46:37 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file multifunction_watch_top_v2_control_sets_placed.rpt
| Design       : multifunction_watch_top_v2
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           15 |
| No           | No                    | Yes                    |              19 |           12 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              15 |            4 |
| Yes          | No                    | Yes                    |             130 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | watch_instance/sec[5]_i_1_n_0              | reset_p_IBUF                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | watch_instance/min[5]_i_1_n_0              | reset_p_IBUF                        |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | stop_watch_instance/csec[6]_i_1_n_0        | reset_p_IBUF                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | stop_watch_instance/sec[6]_i_1_n_0         | reset_p_IBUF                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | cook_timer_instance/sec[6]_i_1__0_n_0      | reset_p_IBUF                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | cook_timer_instance/min[7]_i_1_n_0         | reset_p_IBUF                        |                4 |              8 |         2.00 |
|  watch_btn__0  |                                            |                                     |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | cook_timer_instance/set_sec_0              |                                     |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | stop_watch_instance/lap_csec[6]_i_1_n_0    | reset_p_IBUF                        |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                                            | mode_btn2/btn_0/count[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                            | mode_btn3/btn_0/count[0]_i_1__2_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                            | mode_btn/btn_0/count[0]_i_1_n_0     |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                            | mode_btn1/btn_0/count[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                            | reset_p_IBUF                        |               12 |             19 |         1.58 |
|  clk_IBUF_BUFG | stop_watch_instance/cnt_sysclk[19]_i_1_n_0 | reset_p_IBUF                        |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | cook_timer_instance/led_OBUF[0]            | reset_p_IBUF                        |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG | watch_instance/cnt_sysclk[0]_i_1__0_n_0    | reset_p_IBUF                        |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                            |                                     |               11 |             30 |         2.73 |
+----------------+--------------------------------------------+-------------------------------------+------------------+----------------+--------------+


