{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-382,-139",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_0/resetn_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXIS_IN -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port AXIS_OUT -pg 1 -lvl 3 -x 860 -y 300 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 3 -x 860 -y 380 -defaultsOSRD
preplace port ddr4_clk -pg 1 -lvl 3 -x 860 -y 400 -defaultsOSRD -right
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_ram_reader_idle -pg 1 -lvl 3 -x 860 -y 320 -defaultsOSRD
preplace port port-id_start_ram_reader -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_has_data -pg 1 -lvl 3 -x 860 -y 80 -defaultsOSRD
preplace port port-id_inflow_done -pg 1 -lvl 3 -x 860 -y 100 -defaultsOSRD
preplace port port-id_overflow -pg 1 -lvl 3 -x 860 -y 140 -defaultsOSRD
preplace port port-id_ddr_init_calib_complete -pg 1 -lvl 3 -x 860 -y 420 -defaultsOSRD
preplace portBus inflow_q -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus high_water_mark -pg 1 -lvl 3 -x 860 -y 120 -defaultsOSRD
preplace inst ddr -pg 1 -lvl 2 -x 690 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 75 73 74 72 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92} -defaultsOSRD -pinDir WR_AXI left -pinY WR_AXI 0L -pinDir RD_AXI left -pinY RD_AXI 20L -pinDir ddr4_clk right -pinY ddr4_clk 20R -pinDir ddr4 right -pinY ddr4 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 40R
preplace inst ram_reader -pg 1 -lvl 1 -x 280 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 43 40 41 44 45} -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir M_AXI right -pinY M_AXI 100R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinBusDir full_blocks left -pinBusY full_blocks 0L -pinBusDir partial_block_cycles left -pinBusY partial_block_cycles 20L -pinDir start left -pinY start 80L -pinDir idle right -pinY idle 120R
preplace inst stream_to_ram -pg 1 -lvl 1 -x 280 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 48 49 46 45 43 44 47} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir inflow_q left -pinY inflow_q 60L -pinDir overflow right -pinY overflow 80R -pinBusDir cycles_rcvd right -pinBusY cycles_rcvd 100R -pinBusDir full_blocks left -pinBusY full_blocks 100L -pinBusDir cycles_in_partial_block left -pinBusY cycles_in_partial_block 80L -pinDir has_data right -pinY has_data 20R -pinDir done right -pinY done 40R -pinBusDir hwm right -pinBusY hwm 60R
preplace netloc ddr_c0_init_calib_complete 1 2 1 N 420
preplace netloc pcie_bridge_axi_aclk 1 0 2 40 220 520J
preplace netloc ram_reader_idle 1 1 2 500J 320 NJ
preplace netloc resetn_1 1 0 2 20 240 480J
preplace netloc start_ram_reader_1 1 0 1 NJ 380
preplace netloc stream_to_ram_cycles_in_partial_block 1 0 1 60 140n
preplace netloc stream_to_ram_done 1 1 2 NJ 100 N
preplace netloc stream_to_ram_full_blocks 1 0 1 80 160n
preplace netloc stream_to_ram_has_data 1 1 2 NJ 80 N
preplace netloc stream_to_ram_hwm 1 1 2 NJ 120 N
preplace netloc stream_to_ram_overflow 1 1 2 NJ 140 N
preplace netloc switch_ctrl_0_inflow_q 1 0 1 NJ 120
preplace netloc axis_switch_axis_out0 1 0 1 NJ 60
preplace netloc ddr4_clk_1 1 2 1 N 400
preplace netloc ddr_ddr4 1 2 1 N 380
preplace netloc ram_reader_AXIS_OUT 1 1 2 NJ 300 NJ
preplace netloc ram_reader_M_AXI 1 1 1 N 400
preplace netloc stream_to_ram_M_AXI 1 1 1 540J 60n
levelinfo -pg 1 0 280 690 860
pagesize -pg 1 -db -bbox -sgen -180 0 1080 490
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-296,-113",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port SLOT_0_AXIS -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace portBus probe0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace portBus probe1 -pg 1 -lvl 3 -x 690 -y 270 -defaultsOSRD
preplace portBus probe2 -pg 1 -lvl 3 -x 690 -y 290 -defaultsOSRD
preplace inst stream_to_ram_0 -pg 1 -lvl 1 -x 230 -y 190 -defaultsOSRD
preplace inst system_ila0 -pg 1 -lvl 2 -x 570 -y 130 -defaultsOSRD
preplace inst bram_0 -pg 1 -lvl 2 -x 570 -y 370 -defaultsOSRD
preplace netloc stream_to_ram_0_dbg_cycles_in_partial_block 1 1 1 N 190
preplace netloc stream_to_ram_0_cycles_rcvd 1 1 1 450 170n
preplace netloc pcie_bridge_axi_aclk 1 0 2 20 60 420
preplace netloc resetn_1 1 0 2 20 390 NJ
preplace netloc switch_ctrl_0_inflow_q 1 0 2 30 70 430J
preplace netloc stream_to_ram_0_has_data 1 1 2 460 270 NJ
preplace netloc stream_to_ram_0_done 1 1 2 470 290 NJ
preplace netloc stream_to_ram_0_M_AXI 1 1 1 440 70n
preplace netloc axis_switch_axis_out0 1 0 2 40 50 NJ
levelinfo -pg 1 0 230 570 690
pagesize -pg 1 -db -bbox -sgen -130 0 820 440
"
}
0
