set proj_name "${CMAKE_PROJECT_NAME}"
set root_dir ${CMAKE_SOURCE_DIR}
set benchmarking_root_dir ${CMAKE_CURRENT_SOURCE_DIR}
set proj_dir ${CMAKE_BINARY_DIR}/${CMAKE_PROJECT_NAME}-project
set src_dir $benchmarking_root_dir/rtl
set ip_dir $benchmarking_root_dir/ip
set constraints_dir $benchmarking_root_dir/constraints

# Create project
create_project $proj_name $proj_dir

# Set project properties
set obj [get_projects $proj_name]
set_property part xcu280-fsvh2892-2l-e $obj
set_property board_part xilinx.com:au280:part0:1.1 $obj
set_property "target_language" "Verilog" $obj

#set_property IP_REPO_PATHS $lib_dir [current_fileset]
#update_ip_catalog

# Add sources
add_files $src_dir/${DEVICE_MEMORY}



add_files -fileset constrs_1 $constraints_dir/${DEVICE_MEMORY}.xdc


set_property top hbm_benchmark [current_fileset]
update_compile_order -fileset sources_1

#create ips

#HBM interface
if {[string equal ${HBM_MAPPING_MODE} DEFAULT]} {
  source ${CMAKE_BINARY_DIR}/create_hbm_${HBM_MAPPING_MODE}.tcl
} elseif {[string equal ${HBM_MAPPING_MODE} RBC]} {
  source ${CMAKE_BINARY_DIR}/create_hbm_${HBM_MAPPING_MODE}.tcl	
} elseif {[string equal ${HBM_MAPPING_MODE} BRC]} {
  source ${CMAKE_BINARY_DIR}/create_hbm_${HBM_MAPPING_MODE}.tcl	
} elseif {[string equal ${HBM_MAPPING_MODE} RCB]} {
  source ${CMAKE_BINARY_DIR}/create_hbm_${HBM_MAPPING_MODE}.tcl	
} elseif {[string equal ${HBM_MAPPING_MODE} BRGCG]} {
  source ${CMAKE_BINARY_DIR}/create_hbm_${HBM_MAPPING_MODE}.tcl	      
} else {
  source ${CMAKE_BINARY_DIR}/create_hbm_${HBM_MAPPING_MODE}.tcl
} 


create_ip -name xdma -vendor xilinx.com -library ip -version 4.1 -module_name xdma_0
set_property -dict [list CONFIG.mode_selection {Advanced} CONFIG.pl_link_cap_max_link_width {X16} CONFIG.pl_link_cap_max_link_speed {8.0_GT/s} CONFIG.axi_data_width {512_bit} CONFIG.pf0_device_id {903F} CONFIG.axilite_master_en {true} CONFIG.axist_bypass_en {true} CONFIG.pciebar2axibar_axist_bypass {0x80000000} CONFIG.xdma_rnum_chnl {2} CONFIG.xdma_wnum_chnl {2} CONFIG.SYS_RST_N_BOARD_INTERFACE {pcie_perstn} CONFIG.PCIE_BOARD_INTERFACE {pci_express_x16} CONFIG.en_gt_selection {true} CONFIG.coreclk_freq {500} CONFIG.plltype {QPLL1} CONFIG.pf0_msix_cap_table_bir {BAR_1} CONFIG.pf0_msix_cap_pba_bir {BAR_1} CONFIG.PF0_DEVICE_ID_mqdma {903F} CONFIG.PF2_DEVICE_ID_mqdma {903F} CONFIG.PF3_DEVICE_ID_mqdma {903F}] [get_ips xdma_0]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/xdma_0/xdma_0.xci]
update_compile_order -fileset sources_1



create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {12} CONFIG.MMCM_CLKOUT4_DIVIDE {12} CONFIG.MMCM_CLKOUT5_DIVIDE {12} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {115.831} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {115.831} CONFIG.CLKOUT4_PHASE_ERROR {87.180} CONFIG.CLKOUT5_JITTER {115.831} CONFIG.CLKOUT5_PHASE_ERROR {87.180} CONFIG.CLKOUT6_JITTER {115.831} CONFIG.CLKOUT6_PHASE_ERROR {87.180}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1

create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name w16_d512_fwft_fifo
set_property -dict [list CONFIG.Component_Name {w16_d512_fwft_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {512} CONFIG.Use_Embedded_Registers {false} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Read_Clock_Frequency {450} CONFIG.Write_Clock_Frequency {250} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Empty_Threshold_Assert_Value {6} CONFIG.Empty_Threshold_Negate_Value {7}] [get_ips w16_d512_fwft_fifo]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/w16_d512_fwft_fifo/w16_d512_fwft_fifo.xci]
update_compile_order -fileset sources_1

create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_xdma_control
set_property -dict [list CONFIG.C_PROBE19_WIDTH {2} CONFIG.C_PROBE18_WIDTH {8} CONFIG.C_PROBE17_WIDTH {20} CONFIG.C_PROBE16_WIDTH {20} CONFIG.C_PROBE15_WIDTH {3} CONFIG.C_PROBE14_WIDTH {3} CONFIG.C_PROBE11_WIDTH {32} CONFIG.C_PROBE8_WIDTH {32} CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {20} CONFIG.Component_Name {ila_xdma_control}] [get_ips ila_xdma_control]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/ila_xdma_control/ila_xdma_control.xci]
update_compile_order -fileset sources_1


create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_bram_ctrl_1
set_property -dict [list CONFIG.DATA_WIDTH {512} CONFIG.ID_WIDTH {4} CONFIG.ECC_TYPE {0} CONFIG.Component_Name {axi_bram_ctrl_1} CONFIG.BMG_INSTANCE {INTERNAL}] [get_ips axi_bram_ctrl_1]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/axi_bram_ctrl_1/axi_bram_ctrl_1.xci]
update_compile_order -fileset sources_1

create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_0
set_property -dict [list CONFIG.C0_DDR4_BOARD_INTERFACE {ddr4_sdram_c0} CONFIG.C0.DDR4_TimePeriod {833} CONFIG.C0.DDR4_InputClockPeriod {9996} CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} CONFIG.C0.DDR4_MemoryType {RDIMMs} CONFIG.C0.DDR4_MemoryPart {MTA18ASF2G72PZ-2G3} CONFIG.C0.DDR4_DataWidth {72} CONFIG.C0.DDR4_DataMask {NONE} CONFIG.C0.DDR4_Ecc {true} CONFIG.C0.DDR4_AxiSelection {true} CONFIG.C0.DDR4_AUTO_AP_COL_A3 {false} CONFIG.C0.DDR4_CasLatency {17} CONFIG.C0.DDR4_CasWriteLatency {12} CONFIG.C0.DDR4_AxiDataWidth {512} CONFIG.C0.DDR4_AxiAddressWidth {34} CONFIG.C0.DDR4_Mem_Add_Map {${DDR_MAPPING_MODE}} CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} CONFIG.System_Clock {No_Buffer} CONFIG.C0.CKE_WIDTH {1} CONFIG.C0.CS_WIDTH {1} CONFIG.C0.ODT_WIDTH {1}] [get_ips ddr4_0]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/ddr4_0/ddr4_0.xci]
update_compile_order -fileset sources_1

create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_1
set_property -dict [list CONFIG.C0_DDR4_BOARD_INTERFACE {ddr4_sdram_c1} CONFIG.C0.DDR4_TimePeriod {833} CONFIG.C0.DDR4_InputClockPeriod {9996} CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} CONFIG.C0.DDR4_MemoryType {RDIMMs} CONFIG.C0.DDR4_MemoryPart {MTA18ASF2G72PZ-2G3} CONFIG.C0.DDR4_DataWidth {72} CONFIG.C0.DDR4_DataMask {NONE} CONFIG.C0.DDR4_Ecc {true} CONFIG.C0.DDR4_AxiSelection {true} CONFIG.C0.DDR4_AUTO_AP_COL_A3 {false} CONFIG.C0.DDR4_CasLatency {17} CONFIG.C0.DDR4_CasWriteLatency {12} CONFIG.C0.DDR4_AxiDataWidth {512} CONFIG.C0.DDR4_AxiAddressWidth {34} CONFIG.C0.DDR4_Mem_Add_Map {${DDR_MAPPING_MODE}} CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} CONFIG.System_Clock {No_Buffer} CONFIG.C0.CKE_WIDTH {1} CONFIG.C0.CS_WIDTH {1} CONFIG.C0.ODT_WIDTH {1}] [get_ips ddr4_1]
generate_target {instantiation_template} [get_files $proj_dir/u280_benchmarking.srcs/sources_1/ip/ddr4_1/ddr4_1.xci]
update_compile_order -fileset sources_1

#launch_runs synth_1 -jobs 4
#wait_on_run synth_1

#update_compile_order -fileset sources_1


#start implementation
#launch_runs impl_1 -jobs 4
#wait_on_run impl_1

#update_compile_order -fileset sources_1


#start bitstream generation
#launch_runs impl_1 -to_step write_bitstream -jobs 4
#wait_on_run impl_1
