==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
ERROR: [HLS 207-1189] expected function body after function declarator (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:58:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:59:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:60:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:61:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:62:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:63:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:64:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:65:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:66:9)
ERROR: [HLS 207-1228] expected unqualified-id (merged_conv_top.cpp:68:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
ERROR: [HLS 207-1189] expected function body after function declarator (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:57:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:58:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:59:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:60:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:61:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:62:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:63:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:64:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:65:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (merged_conv_top.cpp:66:9)
ERROR: [HLS 207-1228] expected unqualified-id (merged_conv_top.cpp:68:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'localInH' (merged_conv_top.cpp:19:9)
WARNING: [HLS 207-5292] unused parameter 'localInW' (merged_conv_top.cpp:19:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.1 seconds. CPU system time: 2.1 seconds. Elapsed time: 31.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 573 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 422 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 453 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 451 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,305 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,135 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,185 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'out_dim(int, int, int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'min_value(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'conv_kernel(float (*) [23][23], float (*) [64][3][3], float (*) [7][7], int, int, int, int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:57:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_75_3> at merged_conv_top.cpp:75:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_192_29> at merged_conv_top.cpp:192:44 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_4> at merged_conv_top.cpp:27:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_174_26> at merged_conv_top.cpp:174:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_166_23> at merged_conv_top.cpp:166:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_151_20> at merged_conv_top.cpp:151:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_140_16> at merged_conv_top.cpp:140:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_118_11> at merged_conv_top.cpp:118:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_111_9> at merged_conv_top.cpp:111:43 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_5' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:29:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_6' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:30:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_5' (merged_conv_top.cpp:29:38) in function 'conv_via_tiling' completely with a factor of 3 (merged_conv_top.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_6' (merged_conv_top.cpp:30:42) in function 'conv_via_tiling' completely with a factor of 3 (merged_conv_top.cpp:57:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_24_1'. (merged_conv_top.cpp:24:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:132:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:132:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:160:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:160:28)
INFO: [HLS 214-248] Applying array_partition to 'localW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (merged_conv_top.cpp:132:28)
INFO: [HLS 214-248] Applying array_partition to 'localIn': Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (merged_conv_top.cpp:160:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:74:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:149:44)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_192_29'(merged_conv_top.cpp:192:44) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:192:44)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.83 seconds. Elapsed time: 9.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_via_tiling' (merged_conv_top.cpp:24:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_74_2'(merged_conv_top.cpp:74:26) and 'VITIS_LOOP_75_3'(merged_conv_top.cpp:75:30) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(merged_conv_top.cpp:73:22) and 'VITIS_LOOP_74_2'(merged_conv_top.cpp:74:26) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_8'(merged_conv_top.cpp:109:39) and 'VITIS_LOOP_111_9'(merged_conv_top.cpp:111:43) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_107_7'(merged_conv_top.cpp:107:35) and 'VITIS_LOOP_109_8'(merged_conv_top.cpp:109:39) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_10'(merged_conv_top.cpp:117:36) and 'VITIS_LOOP_118_11'(merged_conv_top.cpp:118:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_15'(merged_conv_top.cpp:138:48) and 'VITIS_LOOP_140_16'(merged_conv_top.cpp:140:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_14'(merged_conv_top.cpp:136:44) and 'VITIS_LOOP_138_15'(merged_conv_top.cpp:138:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_134_13'(merged_conv_top.cpp:134:40) and 'VITIS_LOOP_136_14'(merged_conv_top.cpp:136:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_150_19'(merged_conv_top.cpp:150:48) and 'VITIS_LOOP_151_20'(merged_conv_top.cpp:151:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_149_18'(merged_conv_top.cpp:149:44) and 'VITIS_LOOP_150_19'(merged_conv_top.cpp:150:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_148_17'(merged_conv_top.cpp:148:40) and 'VITIS_LOOP_149_18'(merged_conv_top.cpp:149:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_164_22'(merged_conv_top.cpp:164:44) and 'VITIS_LOOP_166_23'(merged_conv_top.cpp:166:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_162_21'(merged_conv_top.cpp:162:40) and 'VITIS_LOOP_164_22'(merged_conv_top.cpp:164:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_173_25'(merged_conv_top.cpp:173:44) and 'VITIS_LOOP_174_26'(merged_conv_top.cpp:174:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_172_24'(merged_conv_top.cpp:172:40) and 'VITIS_LOOP_173_25'(merged_conv_top.cpp:173:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_3'(merged_conv_top.cpp:26:30) and 'VITIS_LOOP_27_4'(merged_conv_top.cpp:27:34) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_2'(merged_conv_top.cpp:25:26) and 'VITIS_LOOP_26_3'(merged_conv_top.cpp:26:30) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_191_28'(merged_conv_top.cpp:191:40) and 'VITIS_LOOP_192_29'(merged_conv_top.cpp:192:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_190_27'(merged_conv_top.cpp:190:36) and 'VITIS_LOOP_191_28'(merged_conv_top.cpp:191:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (merged_conv_top.cpp:74:26) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (merged_conv_top.cpp:73:22) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_8' (merged_conv_top.cpp:109:39) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_7' (merged_conv_top.cpp:107:35) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_10' (merged_conv_top.cpp:117:36) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_15' (merged_conv_top.cpp:138:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_14' (merged_conv_top.cpp:136:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_13' (merged_conv_top.cpp:134:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_19' (merged_conv_top.cpp:150:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_18' (merged_conv_top.cpp:149:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_17' (merged_conv_top.cpp:148:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_22' (merged_conv_top.cpp:164:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_21' (merged_conv_top.cpp:162:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_25' (merged_conv_top.cpp:173:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_24' (merged_conv_top.cpp:172:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (merged_conv_top.cpp:26:30) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (merged_conv_top.cpp:25:26) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_28' (merged_conv_top.cpp:191:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_27' (merged_conv_top.cpp:190:36) in function 'conv_via_tiling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_via_tiling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_10_VITIS_LOOP_118_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop 'VITIS_LOOP_117_10_VITIS_LOOP_118_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 116, loop 'VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11' pipeline 'VITIS_LOOP_117_10_VITIS_LOOP_118_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V' pipeline 'VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_VITIS_LOOP_140_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V' pipeline 'VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' pipeline 'VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' pipeline 'VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4' is 34955 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_3ns_2_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' pipeline 'VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/in_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/out_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/pad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_via_tiling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_ch', 'out_ch', 'H', 'W', 'input_r', 'weight', 'bias', 'output_r', 'stride' and 'pad' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_36ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32s_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling'.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localOut_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localW_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_via_tiling.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_via_tiling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'merged_conv_top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'localInH' (merged_conv_top.cpp:19:9)
WARNING: [HLS 207-5292] unused parameter 'localInW' (merged_conv_top.cpp:19:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.42 seconds. CPU system time: 2 seconds. Elapsed time: 31.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 574 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 507 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 431 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 463 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 461 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 497 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,315 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,194 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/hchen799/hls_benchmark/merged_conv/compile/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'out_dim(int, int, int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'min_value(int, int)' into 'conv_via_tiling(int, int, int, int, float (*) [256], float (*) [256][3][3], float*, float (*) [256], int, int)' (merged_conv_top.cpp:58:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_4> at merged_conv_top.cpp:28:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_3> at merged_conv_top.cpp:77:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_194_29> at merged_conv_top.cpp:194:44 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_176_26> at merged_conv_top.cpp:176:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_168_23> at merged_conv_top.cpp:168:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_153_20> at merged_conv_top.cpp:153:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_142_16> at merged_conv_top.cpp:142:52 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_11> at merged_conv_top.cpp:120:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_9> at merged_conv_top.cpp:113:43 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_5' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:30:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (merged_conv_top.cpp:31:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_5' (merged_conv_top.cpp:30:38) in function 'conv_kernel' completely with a factor of 3 (merged_conv_top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (merged_conv_top.cpp:31:42) in function 'conv_kernel' completely with a factor of 3 (merged_conv_top.cpp:22:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_25_1'. (merged_conv_top.cpp:25:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:134:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'localW' due to pipeline pragma (merged_conv_top.cpp:134:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:162:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'localIn' due to pipeline pragma (merged_conv_top.cpp:162:28)
INFO: [HLS 214-248] Applying array_partition to 'localW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (merged_conv_top.cpp:134:28)
INFO: [HLS 214-248] Applying array_partition to 'localIn': Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (merged_conv_top.cpp:162:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:76:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:151:44)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_194_29'(merged_conv_top.cpp:194:44) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (merged_conv_top.cpp:194:44)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.94 seconds. CPU system time: 0.81 seconds. Elapsed time: 9.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_via_tiling' (merged_conv_top.cpp:29:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_2'(merged_conv_top.cpp:76:26) and 'VITIS_LOOP_77_3'(merged_conv_top.cpp:77:30) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_75_1'(merged_conv_top.cpp:75:22) and 'VITIS_LOOP_76_2'(merged_conv_top.cpp:76:26) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_111_8'(merged_conv_top.cpp:111:39) and 'VITIS_LOOP_113_9'(merged_conv_top.cpp:113:43) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_7'(merged_conv_top.cpp:109:35) and 'VITIS_LOOP_111_8'(merged_conv_top.cpp:111:39) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_10'(merged_conv_top.cpp:119:36) and 'VITIS_LOOP_120_11'(merged_conv_top.cpp:120:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_140_15'(merged_conv_top.cpp:140:48) and 'VITIS_LOOP_142_16'(merged_conv_top.cpp:142:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_14'(merged_conv_top.cpp:138:44) and 'VITIS_LOOP_140_15'(merged_conv_top.cpp:140:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_136_13'(merged_conv_top.cpp:136:40) and 'VITIS_LOOP_138_14'(merged_conv_top.cpp:138:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_152_19'(merged_conv_top.cpp:152:48) and 'VITIS_LOOP_153_20'(merged_conv_top.cpp:153:52) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_151_18'(merged_conv_top.cpp:151:44) and 'VITIS_LOOP_152_19'(merged_conv_top.cpp:152:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_150_17'(merged_conv_top.cpp:150:40) and 'VITIS_LOOP_151_18'(merged_conv_top.cpp:151:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_166_22'(merged_conv_top.cpp:166:44) and 'VITIS_LOOP_168_23'(merged_conv_top.cpp:168:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_164_21'(merged_conv_top.cpp:164:40) and 'VITIS_LOOP_166_22'(merged_conv_top.cpp:166:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_175_25'(merged_conv_top.cpp:175:44) and 'VITIS_LOOP_176_26'(merged_conv_top.cpp:176:48) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_174_24'(merged_conv_top.cpp:174:40) and 'VITIS_LOOP_175_25'(merged_conv_top.cpp:175:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_193_28'(merged_conv_top.cpp:193:40) and 'VITIS_LOOP_194_29'(merged_conv_top.cpp:194:44) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_192_27'(merged_conv_top.cpp:192:36) and 'VITIS_LOOP_193_28'(merged_conv_top.cpp:193:40) in function 'conv_via_tiling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_27_3'(merged_conv_top.cpp:27:30) and 'VITIS_LOOP_28_4'(merged_conv_top.cpp:28:34) in function 'conv_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_2'(merged_conv_top.cpp:26:26) and 'VITIS_LOOP_27_3'(merged_conv_top.cpp:27:30) in function 'conv_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_2' (merged_conv_top.cpp:76:26) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (merged_conv_top.cpp:75:22) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_8' (merged_conv_top.cpp:111:39) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_7' (merged_conv_top.cpp:109:35) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_10' (merged_conv_top.cpp:119:36) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_15' (merged_conv_top.cpp:140:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_14' (merged_conv_top.cpp:138:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_13' (merged_conv_top.cpp:136:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_19' (merged_conv_top.cpp:152:48) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_18' (merged_conv_top.cpp:151:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_17' (merged_conv_top.cpp:150:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_22' (merged_conv_top.cpp:166:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_21' (merged_conv_top.cpp:164:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_25' (merged_conv_top.cpp:175:44) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_174_24' (merged_conv_top.cpp:174:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_28' (merged_conv_top.cpp:193:40) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_27' (merged_conv_top.cpp:192:36) in function 'conv_via_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (merged_conv_top.cpp:27:30) in function 'conv_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_2' (merged_conv_top.cpp:26:26) in function 'conv_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_via_tiling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_10_VITIS_LOOP_120_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop 'VITIS_LOOP_119_10_VITIS_LOOP_120_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 116, loop 'VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' pipeline 'VITIS_LOOP_119_10_VITIS_LOOP_120_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V' pipeline 'VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V' pipeline 'VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' pipeline 'VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' pipeline 'VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline 'VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4' is 34955 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_3ns_2_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' pipeline 'VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_via_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/in_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/out_ch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_via_tiling/pad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_via_tiling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_ch', 'out_ch', 'H', 'W', 'input_r', 'weight', 'bias', 'output_r', 'stride' and 'pad' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_36ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32s_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_via_tiling'.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localOut_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_via_tiling_localW_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_via_tiling.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_via_tiling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:51; Allocated memory: 0.000 MB.
