#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 13 12:00:40 2016
# Process ID: 3736
# Current directory: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 C:\Users\dilsizk\Desktop\ECE 491 labs\Lab02\project_2\project_2.xpr
# Log file: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/project_2' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/bcdcounter.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/bcdcounter.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/bcdcounter_bench.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/bcdcounter_bench.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/pb_debounce.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/pb_debounce.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/single_pulser_bench.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/single_pulser_bench.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/single_pulser.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/single_pulser.sv' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/bcdcounter.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/bcdcounter.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/bcdcounter_bench.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/bcdcounter_bench.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/pb_debounce.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/pb_debounce.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/single_pulser_bench.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/single_pulser_bench.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/single_pulser.sv'; using path 'C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/single_pulser.sv' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
remove_files {{C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/single_pulser_bench.sv}}
remove_files {{C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/bcdcounter_bench.sv}}
remove_files {{C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/pb_debounce.sv}}
remove_files {{C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/single_pulser.sv}}
remove_files {{C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/bcdcounter.sv} {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv}}
remove_files {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.srcs/sources_1/new/transmitter.sv}}
set_property source_mgmt_mode DisplayOnly [current_project]
remove_files -fileset sim_1 {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.srcs/sim_1/new/TransmitterTest.sv}}
add_files -norecurse {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv} {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv} {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv} {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv} {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv}}
add_files -fileset constrs_1 -norecurse {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.xdc}}
set_property top nexys4DDR [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ECE -notrace
couldn't read file "C:/Users/dilsizk/Desktop/ECE": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 13 12:03:03 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TransmitterTest_behav -key {Behavioral:sim_1:Functional:TransmitterTest} -tclbatch {TransmitterTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TransmitterTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TransmitterTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:04:08 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 12:04:08 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744935A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:10:46 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 12:10:46 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:17:28 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 12:17:28 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:21:48 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 12:21:48 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ECE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/dilsizk/Desktop/ECE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 13 12:24:32 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TransmitterTest_behav -key {Behavioral:sim_1:Functional:TransmitterTest} -tclbatch {TransmitterTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TransmitterTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TransmitterTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:27:01 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 12:27:01 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:41:31 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 12:45:21 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 12:45:21 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable txd might have multiple concurrent drivers [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable txd might have multiple concurrent drivers [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ECE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/dilsizk/Desktop/ECE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 13 13:27:20 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TransmitterTest_behav -key {Behavioral:sim_1:Functional:TransmitterTest} -tclbatch {TransmitterTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TransmitterTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TransmitterTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 13:30:54 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 13:30:54 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 13:51:17 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 13:51:17 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 14:06:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 14:06:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 14:21:48 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 14:21:48 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 14:25:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/synth_1/runme.log
[Tue Sep 13 14:25:52 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TransmitterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj TransmitterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 98eb6a510a9c4484b1d6c0484c56dcb0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TransmitterTest_behav xil_defaultlib.TransmitterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/nexys4DDR.sv" Line 22. Module nexys4DDR(BAUD=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab02/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.transmitter(BAUD=25000000)
Compiling module xil_defaultlib.nexys4DDR(BAUD=25000000)
Compiling module xil_defaultlib.TransmitterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TransmitterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
