**Logisim**
the1 and the2 are prepared with provided Logisim version.

**Verilog**
the3 and the4 are prepared with Verilog to Basys2 using Xilinx ISE Design Suite.