Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'alucontrol' expects 4 [/home/dimitris/gits/vhdl_2022/simple_arm/simple_arm.srcs/sim_1/new/alu_tb.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_tb in library work failed.
