#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Sep 14 09:57:26 2022
# Process ID: 22556
# Current directory: C:/ece4743/Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20872 C:\ece4743\Lab4\project_1.xpr
# Log file: C:/ece4743/Lab4/vivado.log
# Journal file: C:/ece4743/Lab4\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab4/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/ece4743/lab3' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ece4743/Lab4/project_1.gen/sources_1', nor could it be found using path 'C:/ece4743/lab3/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.949 ; gain = 0.000
import_files -norecurse C:/ece4743/Lab4/lab4dpath.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/Lab4/tb_lab4dpath.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.OutputWidthHigh {23}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 4
[Wed Sep 14 10:05:18 2022] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0
set_property -dict [list CONFIG.A_Width {12} CONFIG.B_Width {12} CONFIG.Out_Width {12} CONFIG.Latency {1} CONFIG.B_Value {000000000000}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_0'...
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
launch_runs c_addsub_0_synth_1 -jobs 4
[Wed Sep 14 10:19:15 2022] Launched c_addsub_0_synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/c_addsub_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CE {false}] [get_ips c_addsub_0]
generate_target all [get_files  c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_0'...
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
reset_run c_addsub_0_synth_1
launch_runs c_addsub_0_synth_1 -jobs 4
[Wed Sep 14 10:20:26 2022] Launched c_addsub_0_synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/c_addsub_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Sep 14 10:25:28 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_lab4dpath_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/Lab4/project_1.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/Lab4/project_1.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab4dpath_behav xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab4dpath_behav xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" Line 1. Module lab4dpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" Line 1. Module lab4dpath doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_behav -key {Behavioral:sim_1:Functional:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          0(              140000):FAIL, x1: 080, x2: 100, x3: 3c0, y (actual): 000, y (expected): 00000080

          0(              180000):FAIL, x1: 0e2, x2: 386, x3: 31d, y (actual): 000, y (expected): 000003b4

          0(              220000):FAIL, x1: 0ef, x2: 381, x3: 0c7, y (actual): 000, y (expected): 000002d5

          0(              260000):FAIL, x1: 099, x2: 0fc, x3: 024, y (actual): 000, y (expected): 0000003f

          0(              300000):FAIL, x1: 3b9, x2: 0ff, x3: 3a5, y (actual): 000, y (expected): 000000f0

          0(              340000):FAIL, x1: 3a9, x2: 3b8, x3: 31a, y (actual): 000, y (expected): 00000071

          0(              380000):FAIL, x1: 376, x2: 031, x3: 024, y (actual): 000, y (expected): 00000051

          0(              420000):FAIL, x1: 3b5, x2: 301, x3: 3f5, y (actual): 000, y (expected): 0000038b

          0(              460000):FAIL, x1: 34c, x2: 359, x3: 05a, y (actual): 000, y (expected): 000003c4

          0(              500000):FAIL, x1: 37f, x2: 038, x3: 015, y (actual): 000, y (expected): 00000059

          0(              540000):FAIL, x1: 0a9, x2: 05c, x3: 35d, y (actual): 000, y (expected): 00000036

          0(              580000):FAIL, x1: 393, x2: 096, x3: 341, y (actual): 000, y (expected): 000000f3

          0(              620000):FAIL, x1: 3bd, x2: 3f0, x3: 061, y (actual): 000, y (expected): 000003e7

          0(              660000):FAIL, x1: 011, x2: 32d, x3: 0e5, y (actual): 000, y (expected): 00000301

          0(              700000):FAIL, x1: 373, x2: 310, x3: 3d1, y (actual): 000, y (expected): 000003c8

          0(              740000):FAIL, x1: 066, x2: 0a6, x3: 3cf, y (actual): 000, y (expected): 0000004d

          0(              780000):FAIL, x1: 3b2, x2: 0f9, x3: 30d, y (actual): 000, y (expected): 0000013c

          0(              820000):FAIL, x1: 314, x2: 08e, x3: 31a, y (actual): 000, y (expected): 00000141

          0(              860000):FAIL, x1: 3ae, x2: 0fd, x3: 349, y (actual): 000, y (expected): 00000122

FAIL:          19 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1235.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab4/project_1.runs/synth_1/lab4dpath.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Wed Sep 14 10:35:55 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Sep 14 10:37:00 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
set_property -dict [list CONFIG.Latency {0}] [get_ips c_addsub_0]
set_property -dict [list CONFIG.Use_Custom_Output_Width {true}] [get_ips mult_gen_0]
add_files -fileset constrs_1 -norecurse C:/ece4743/Lab4/Basys3_Master.xdc
import_files -fileset constrs_1 C:/ece4743/Lab4/Basys3_Master.xdc
reset_run mult_gen_0_synth_1
reset_run c_addsub_0_synth_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab4/project_1.runs/synth_1/lab4dpath.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
[Wed Sep 14 10:47:07 2022] Launched mult_gen_0_synth_1, c_addsub_0_synth_1...
Run output will be captured here:
mult_gen_0_synth_1: C:/ece4743/Lab4/project_1.runs/mult_gen_0_synth_1/runme.log
c_addsub_0_synth_1: C:/ece4743/Lab4/project_1.runs/c_addsub_0_synth_1/runme.log
[Wed Sep 14 10:47:08 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab4/project_1.runs/synth_1

export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Sep 14 10:50:33 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
generate_target Simulation [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/ece4743/Lab4/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
"xvhdl --incr --relax -prj tb_lab4dpath_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/Lab4/project_1.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/Lab4/project_1.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab4dpath_behav xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab4dpath_behav xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" Line 1. Module lab4dpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" Line 1. Module lab4dpath doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_behav -key {Behavioral:sim_1:Functional:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          0(              140000):FAIL, x1: 080, x2: 100, x3: 3c0, y (actual): 000, y (expected): 00000080

          0(              180000):FAIL, x1: 0e2, x2: 386, x3: 31d, y (actual): 000, y (expected): 000003b4

          0(              220000):FAIL, x1: 0ef, x2: 381, x3: 0c7, y (actual): 000, y (expected): 000002d5

          0(              260000):FAIL, x1: 099, x2: 0fc, x3: 024, y (actual): 000, y (expected): 0000003f

          0(              300000):FAIL, x1: 3b9, x2: 0ff, x3: 3a5, y (actual): 000, y (expected): 000000f0

          0(              340000):FAIL, x1: 3a9, x2: 3b8, x3: 31a, y (actual): 000, y (expected): 00000071

          0(              380000):FAIL, x1: 376, x2: 031, x3: 024, y (actual): 000, y (expected): 00000051

          0(              420000):FAIL, x1: 3b5, x2: 301, x3: 3f5, y (actual): 000, y (expected): 0000038b

          0(              460000):FAIL, x1: 34c, x2: 359, x3: 05a, y (actual): 000, y (expected): 000003c4

          0(              500000):FAIL, x1: 37f, x2: 038, x3: 015, y (actual): 000, y (expected): 00000059

          0(              540000):FAIL, x1: 0a9, x2: 05c, x3: 35d, y (actual): 000, y (expected): 00000036

          0(              580000):FAIL, x1: 393, x2: 096, x3: 341, y (actual): 000, y (expected): 000000f3

          0(              620000):FAIL, x1: 3bd, x2: 3f0, x3: 061, y (actual): 000, y (expected): 000003e7

          0(              660000):FAIL, x1: 011, x2: 32d, x3: 0e5, y (actual): 000, y (expected): 00000301

          0(              700000):FAIL, x1: 373, x2: 310, x3: 3d1, y (actual): 000, y (expected): 000003c8

          0(              740000):FAIL, x1: 066, x2: 0a6, x3: 3cf, y (actual): 000, y (expected): 0000004d

          0(              780000):FAIL, x1: 3b2, x2: 0f9, x3: 30d, y (actual): 000, y (expected): 0000013c

          0(              820000):FAIL, x1: 314, x2: 08e, x3: 31a, y (actual): 000, y (expected): 00000141

          0(              860000):FAIL, x1: 3ae, x2: 0fd, x3: 349, y (actual): 000, y (expected): 00000122

FAIL:          19 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.949 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab4/project_1.runs/synth_1/lab4dpath.dcp to C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab4/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Sep 14 11:01:30 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab4/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Sep 14 11:02:07 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab4/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_lab4dpath'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lab4dpath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lab4dpath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab4/project_1.srcs/sim_1/imports/Lab4/tb_lab4dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab4dpath
"xvhdl --incr --relax -prj tb_lab4dpath_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab4dpath_behav xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lab4dpath_behav xil_defaultlib.tb_lab4dpath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" Line 1. Module lab4dpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/ece4743/Lab4/project_1.srcs/sources_1/imports/Lab4/lab4dpath.v" Line 1. Module lab4dpath doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.lab4dpath
Compiling module xil_defaultlib.tb_lab4dpath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab4dpath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab4/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lab4dpath_behav -key {Behavioral:sim_1:Functional:tb_lab4dpath} -tclbatch {tb_lab4dpath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lab4dpath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
          0(              140000):FAIL, x1: 080, x2: 100, x3: 3c0, y (actual): 000, y (expected): 00000080

          0(              180000):FAIL, x1: 0e2, x2: 386, x3: 31d, y (actual): 000, y (expected): 000003b4

          0(              220000):FAIL, x1: 0ef, x2: 381, x3: 0c7, y (actual): 000, y (expected): 000002d5

          0(              260000):FAIL, x1: 099, x2: 0fc, x3: 024, y (actual): 000, y (expected): 0000003f

          0(              300000):FAIL, x1: 3b9, x2: 0ff, x3: 3a5, y (actual): 000, y (expected): 000000f0

          0(              340000):FAIL, x1: 3a9, x2: 3b8, x3: 31a, y (actual): 000, y (expected): 00000071

          0(              380000):FAIL, x1: 376, x2: 031, x3: 024, y (actual): 000, y (expected): 00000051

          0(              420000):FAIL, x1: 3b5, x2: 301, x3: 3f5, y (actual): 000, y (expected): 0000038b

          0(              460000):FAIL, x1: 34c, x2: 359, x3: 05a, y (actual): 000, y (expected): 000003c4

          0(              500000):FAIL, x1: 37f, x2: 038, x3: 015, y (actual): 000, y (expected): 00000059

          0(              540000):FAIL, x1: 0a9, x2: 05c, x3: 35d, y (actual): 000, y (expected): 00000036

          0(              580000):FAIL, x1: 393, x2: 096, x3: 341, y (actual): 000, y (expected): 000000f3

          0(              620000):FAIL, x1: 3bd, x2: 3f0, x3: 061, y (actual): 000, y (expected): 000003e7

          0(              660000):FAIL, x1: 011, x2: 32d, x3: 0e5, y (actual): 000, y (expected): 00000301

          0(              700000):FAIL, x1: 373, x2: 310, x3: 3d1, y (actual): 000, y (expected): 000003c8

          0(              740000):FAIL, x1: 066, x2: 0a6, x3: 3cf, y (actual): 000, y (expected): 0000004d

          0(              780000):FAIL, x1: 3b2, x2: 0f9, x3: 30d, y (actual): 000, y (expected): 0000013c

          0(              820000):FAIL, x1: 314, x2: 08e, x3: 31a, y (actual): 000, y (expected): 00000141

          0(              860000):FAIL, x1: 3ae, x2: 0fd, x3: 349, y (actual): 000, y (expected): 00000122

FAIL:          19 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lab4dpath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 11:19:40 2022...
