// Seed: 3998564140
module module_0 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    output wire id_12,
    input wire id_13
);
  wire id_15;
  wire id_16;
  initial id_10 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  assign id_1 = 1;
  assign id_2 = 1 ? id_3 : id_3;
  wire id_7;
  assign id_2 = 1;
  module_0(
      id_3, id_5, id_1, id_0, id_5, id_2, id_5, id_1, id_2, id_5, id_2, id_4, id_2, id_0
  );
endmodule
