QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 13:09:40 on Apr 06,2025
vlog -mfcu "+incdir+../../source/rtl/alu_reg_mdu_iq.sv" "+incdir+../../source/rtl/pe_lsb.sv" "+incdir+" "+incdir+../../source/include" "+acc" "+cover" -L /package/eda/mg/questa2021.4/questasim/uvm-1.2 -sv ../../source/rtl/alu_reg_mdu_iq.sv -sv ../../source/rtl/pe_lsb.sv -sv testbench/testbench.sv -sv testbench/assertions/alu_reg_mdu_iq_sva.sv -sv -logfile compile.log 
-- Compiling package core_types_pkg
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(22): (vlog-13314) Defaulting port 'dispatch_op_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(23): (vlog-13314) Defaulting port 'dispatch_A_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(26): (vlog-13314) Defaulting port 'dispatch_B_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(29): (vlog-13314) Defaulting port 'dispatch_dest_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(30): (vlog-13314) Defaulting port 'dispatch_ROB_index_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(41): (vlog-13314) Defaulting port 'WB_bus_upper_PR_by_bank' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Note: (vlog-2286) testbench/testbench.sv(11): Using implicit +incdir+/package/eda/mg/questa2021.4/questasim/uvm-1.2/../verilog_src/uvm-1.2/src from import uvm_pkg
-- Compiling package alu_reg_mdu_iq_sv_unit
-- Importing package core_types_pkg
-- Importing package /package/eda/mg/questa2021.4/questasim/uvm-1.2.uvm_pkg (uvm-1.2 Built-in)
** Warning: testbench/sequences/reset_seq.sv(26): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reset_seq.sv(52): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(25): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(53): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(83): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(113): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(144): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(169): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_seq.sv(197): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/mdu_seq.sv(25): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/mdu_seq.sv(55): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/mdu_seq.sv(85): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/mdu_seq.sv(116): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/mdu_seq.sv(141): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_mdu_seq.sv(25): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_mdu_seq.sv(55): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_mdu_seq.sv(84): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: testbench/sequences/reg_mdu_seq.sv(120): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
-- Compiling module alu_reg_mdu_iq
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(22): (vlog-13314) Defaulting port 'dispatch_op_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(23): (vlog-13314) Defaulting port 'dispatch_A_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(26): (vlog-13314) Defaulting port 'dispatch_B_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(29): (vlog-13314) Defaulting port 'dispatch_dest_PR_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(30): (vlog-13314) Defaulting port 'dispatch_ROB_index_by_way' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../../source/rtl/alu_reg_mdu_iq.sv(41): (vlog-13314) Defaulting port 'WB_bus_upper_PR_by_bank' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module pe_lsb
-- Compiling interface alu_reg_mdu_iq_if
-- Compiling module top
-- Compiling module alu_reg_mdu_iq_sva

Top level modules:
	top
	alu_reg_mdu_iq_sva
End time: 13:09:40 on Apr 06,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 30
