<module name="A53SS0_CORE1_CTI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="APBADDR_CTI_CPU1_CTICONTROL" acronym="APBADDR_CTI_CPU1_CTICONTROL" offset="0x0" width="32" description="CTI Control Register">
		<bitfield id="RES0_CTICONTROL_31_1" width="31" begin="31" end="1" resetval="0x0" description="Reserved, RES0." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="GLBEN" width="1" begin="0" end="0" resetval="0x0" description="Enables or disables the CTI mapping functions. Possible values of this field are:       0              CTI mapping functions disabled.                          1              CTI mapping functions enabled.                   When the mapping functions are disabled, no new events are signaled on either output triggers or output channels. If a previously asserted output trigger has not been acknowledged, it remains asserted after the mapping functions are disabled. All output triggers are disabled by CTI reset." range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINTACK" acronym="APBADDR_CTI_CPU1_CTIINTACK" offset="0x10" width="32" description="CTI Output Trigger Acknowledge Register">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved RES0" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="ACK_N" width="8" begin="7" end="0" resetval="0x0" description="Can be used to create soft acknowledges for output triggers" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIAPPSET" acronym="APBADDR_CTI_CPU1_CTIAPPSET" offset="0x14" width="32" description="CTI Application Trigger Set Register">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CTIAPPSETX" width="4" begin="3" end="0" resetval="0x0" description="Application trigger &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIAPPCLEAR" acronym="APBADDR_CTI_CPU1_CTIAPPCLEAR" offset="0x18" width="32" description="CTI Application Trigger Clear Register">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CTIAPPCLEARX" width="4" begin="3" end="0" resetval="0x0" description="Application trigger &#60;x> disable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIAPPPULSE" acronym="APBADDR_CTI_CPU1_CTIAPPPULSE" offset="0x1C" width="32" description="CTI Application Pulse Register">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CTIAPPPULSEX" width="4" begin="3" end="0" resetval="0x0" description="Generate event pulse on ECT channel &#60;x>." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN0" acronym="APBADDR_CTI_CPU1_CTIINEN0" offset="0x20" width="32" description="CTI Input Trigger to Output Channel Enable Register 0">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 0 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN1" acronym="APBADDR_CTI_CPU1_CTIINEN1" offset="0x24" width="32" description="CTI Input Trigger to Output Channel Enable Register 1">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 1 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN2" acronym="APBADDR_CTI_CPU1_CTIINEN2" offset="0x28" width="32" description="CTI Input Trigger to Output Channel Enable Register 2">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 2 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN3" acronym="APBADDR_CTI_CPU1_CTIINEN3" offset="0x2C" width="32" description="CTI Input Trigger to Output Channel Enable Register 3">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 3 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN4" acronym="APBADDR_CTI_CPU1_CTIINEN4" offset="0x30" width="32" description="CTI Input Trigger to Output Channel Enable Register 4">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 4 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN5" acronym="APBADDR_CTI_CPU1_CTIINEN5" offset="0x34" width="32" description="CTI Input Trigger to Output Channel Enable Register 5">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 5 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN6" acronym="APBADDR_CTI_CPU1_CTIINEN6" offset="0x38" width="32" description="CTI Input Trigger to Output Channel Enable Register 6">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 6 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIINEN7" acronym="APBADDR_CTI_CPU1_CTIINEN7" offset="0x3C" width="32" description="CTI Input Trigger to Output Channel Enable Register 7">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="INENX" width="4" begin="3" end="0" resetval="0x0" description="Input trigger 7 to output channel &#60;x> enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN0" acronym="APBADDR_CTI_CPU1_CTIOUTEN0" offset="0xA0" width="32" description="CTI Input Channel to Output Trigger Enable Register 0">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 0 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN1" acronym="APBADDR_CTI_CPU1_CTIOUTEN1" offset="0xA4" width="32" description="CTI Input Channel to Output Trigger Enable Register 1">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 1 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN2" acronym="APBADDR_CTI_CPU1_CTIOUTEN2" offset="0xA8" width="32" description="CTI Input Channel to Output Trigger Enable Register 2">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 2 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN3" acronym="APBADDR_CTI_CPU1_CTIOUTEN3" offset="0xAC" width="32" description="CTI Input Channel to Output Trigger Enable Register 3">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 3 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN4" acronym="APBADDR_CTI_CPU1_CTIOUTEN4" offset="0xB0" width="32" description="CTI Input Channel to Output Trigger Enable Register 4">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 4 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN5" acronym="APBADDR_CTI_CPU1_CTIOUTEN5" offset="0xB4" width="32" description="CTI Input Channel to Output Trigger Enable Register 5">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 5 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN6" acronym="APBADDR_CTI_CPU1_CTIOUTEN6" offset="0xB8" width="32" description="CTI Input Channel to Output Trigger Enable Register 6">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 6 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIOUTEN7" acronym="APBADDR_CTI_CPU1_CTIOUTEN7" offset="0xBC" width="32" description="CTI Input Channel to Output Trigger Enable Register 7">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="OUTENX" width="4" begin="3" end="0" resetval="0x0" description="Input channel &#60;x> to output trigger 7 enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTITRIGINSTATUS" acronym="APBADDR_CTI_CPU1_CTITRIGINSTATUS" offset="0x130" width="32" description="CTI Trigger In Status Register">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved RES0" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="TRINN" width="8" begin="7" end="0" resetval="0x0" description="Provides the status of the trigger inputs" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTITRIGOUTSTATUS" acronym="APBADDR_CTI_CPU1_CTITRIGOUTSTATUS" offset="0x134" width="32" description="CTI Trigger Out Status Register">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved RES0" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="TROUTN" width="8" begin="7" end="0" resetval="0x0" description="Provides the status of the trigger outputs" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICHINSTATUS" acronym="APBADDR_CTI_CPU1_CTICHINSTATUS" offset="0x138" width="32" description="CTI Channel In Status Register">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CHINN" width="4" begin="3" end="0" resetval="0x0" description="Provides the raw status of the ECT channel inputs to the CTI" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICHOUTSTATUS" acronym="APBADDR_CTI_CPU1_CTICHOUTSTATUS" offset="0x13C" width="32" description="CTI Channel Out Status Register">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CHOUTN" width="4" begin="3" end="0" resetval="0x0" description="Provides the status of the ECT channel outputs from the CTI" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIGATE" acronym="APBADDR_CTI_CPU1_CTIGATE" offset="0x140" width="32" description="CTI Channel Gate Enable Register">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="GATEX" width="4" begin="3" end="0" resetval="0x15" description="Determines whether events on channels propagate through the CTM to other ECT components or from the CTM into the CTI" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_ASICCTL" acronym="APBADDR_CTI_CPU1_ASICCTL" offset="0x144" width="32" description="CTI External Multiplexor Control register">
		<bitfield id="RES0_ASICCTL_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="ASICCTL" width="8" begin="7" end="0" resetval="0x0" description="IMPLEMENTATION DEFINED ASIC control. Provides a control for external multiplexing of additional triggers into the CTI.If external multiplexing of trigger signals is implemented then the number of multiplexed signals on each trigger must be reflected in CTIDEVID.EXTMUXNUM.If CTIDEVID.EXTMUXNUM is zero, this field is RAZ." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIITCTRL" acronym="APBADDR_CTI_CPU1_CTIITCTRL" offset="0xF00" width="32" description="CTI Integration mode Control Register">
		<bitfield id="RES0_CTIITCTRL_31_1" width="31" begin="31" end="1" resetval="0x0" description="Reserved, RES0." range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="IME" width="1" begin="0" end="0" resetval="0x0" description="Integration mode enable. When IME == 1, the device reverts to an integration mode to enable integration testing or topology detection. The integration mode behavior is IMPLEMENTATION DEFINED.       0              Normal operation.                          1              Integration mode enabled.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICLAIMSET" acronym="APBADDR_CTI_CPU1_CTICLAIMSET" offset="0xFA0" width="32" description="CTI Claim Set">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CLAIMX" width="4" begin="3" end="0" resetval="0x15" description="CLAIM tag set bit" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICLAIMCLR" acronym="APBADDR_CTI_CPU1_CTICLAIMCLR" offset="0xFA4" width="32" description="CTI Claim Clear">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved RES0" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="CLAIMX" width="4" begin="3" end="0" resetval="0x0" description="Clear CLAIM tag" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVAFF0" acronym="APBADDR_CTI_CPU1_CTIDEVAFF0" offset="0xFA8" width="32" description="CTI Device Affinity Register 0">
		<bitfield id="CTIDEVAFF0" width="32" begin="31" end="0" resetval="0x2147483649" description="MPIDR_EL1 low half. Read-only copy of the low half of MPIDR_EL1, as seen from the highest implemented exception level." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVAFF1" acronym="APBADDR_CTI_CPU1_CTIDEVAFF1" offset="0xFAC" width="32" description="CTI Device Affinity Register 1">
		<bitfield id="CTIDEVAFF1" width="32" begin="31" end="0" resetval="0x0" description="MPIDR_EL1 high half. Read-only copy of the high half of MPIDR_EL1, as seen from the highest implemented exception level." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTILAR" acronym="APBADDR_CTI_CPU1_CTILAR" offset="0xFB0" width="32" description="CTI Lock Access Register">
		<bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Lock Access control. Writing the key value 0xC5ACCE55 to this field unlocks the lock, enabling write accesses to this component's registers through a memory-mapped interface.Writing any other value to this register locks the lock, disabling write accesses to this component's registers through a memory mapped interface." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTILSR" acronym="APBADDR_CTI_CPU1_CTILSR" offset="0xFB4" width="32" description="CTI Lock Status Register">
		<bitfield id="RES0_CTILSR_31_3" width="29" begin="31" end="3" resetval="0x0" description="Reserved, RES0." range="31 - 3" rwaccess="R/W"/> 
		<bitfield id="NTT" width="1" begin="2" end="2" resetval="0x0" description="Not thirty-two bit access required. RAZ." range="2" rwaccess="R/W"/> 
		<bitfield id="SLK" width="1" begin="1" end="1" resetval="0x0" description="Software lock status for this component. For an access to LSR that is not a memory-mapped access, or when the software lock is not implemented, this field is RES0.For memory-mapped accesses when the software lock is implemented, possible values of this field are:       0              Lock clear. Writes are permitted to this component's registers.                          1              Lock set. Writes to this component's registers are ignored, and reads have no side effects.                   " range="1" rwaccess="R/W"/> 
		<bitfield id="SLI" width="1" begin="0" end="0" resetval="0x0" description="Software lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is IMPLEMENTATION DEFINED. Permitted values are:       0              Software lock not implemented or not memory-mapped access.                          1              Software lock implemented and memory-mapped access.                   " range="0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIAUTHSTATUS" acronym="APBADDR_CTI_CPU1_CTIAUTHSTATUS" offset="0xFB8" width="32" description="CTI Authentication Status Register">
		<bitfield id="RES0_CTIAUTHSTATUS_31_4" width="28" begin="31" end="4" resetval="0x0" description="Reserved, RES0." range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="NSNID" width="2" begin="3" end="2" resetval="0x2" description="If EL3 is not implemented and the processor is Secure, holds the same value as DBGAUTHSTATUS_EL1.SNID.Otherwise, holds the same value as DBGAUTHSTATUS_EL1.NSNID." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="NSID" width="2" begin="1" end="0" resetval="0x2" description="If EL3 is not implemented and the processor is Secure, holds the same value as DBGAUTHSTATUS_EL1.SID.Otherwise, holds the same value as DBGAUTHSTATUS_EL1.NSID." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVARCH" acronym="APBADDR_CTI_CPU1_CTIDEVARCH" offset="0xFBC" width="32" description="CTI Device Architecture Register">
		<bitfield id="ARCHITECT" width="11" begin="31" end="21" resetval="0x571" description="Defines the architecture of the component. For CTI, this is ARM Limited.Bits [31:28] are the JEP 106 continuation code, 0x4.Bits [27:21] are the JEP 106 ID code, 0x3B." range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="PRESENT" width="1" begin="20" end="20" resetval="0x1" description="When set to 1, indicates that the DEVARCH is present.This field is 1 in v8-A." range="20" rwaccess="R/W"/> 
		<bitfield id="REVISION" width="4" begin="19" end="16" resetval="0x0" description="Defines the architecture revision. For architectures defined by ARM this is the minor revision.For CTI, the revision defined by v8-A is 0x0.All other values are reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ARCHID" width="16" begin="15" end="0" resetval="0x6676" description="Defines this part to be a v8-A debug component. For architectures defined by ARM this is further subdivided.For CTI:Bits [15:12] are the architecture version, 0x1.Bits [11:0] are the architecture part number, 0xA14.This corresponds to CTI architecture version CTIv2." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVID2" acronym="APBADDR_CTI_CPU1_CTIDEVID2" offset="0xFC0" width="32" description="CTI Device ID Register 2">
		<bitfield id="RES0_CTIDEVID2_31_0" width="32" begin="31" end="0" resetval="0x0" description="Reserved, RES0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVID1" acronym="APBADDR_CTI_CPU1_CTIDEVID1" offset="0xFC4" width="32" description="CTI Device ID Register 1">
		<bitfield id="RES0_CTIDEVID1_31_0" width="32" begin="31" end="0" resetval="0x0" description="Reserved, RES0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVID" acronym="APBADDR_CTI_CPU1_CTIDEVID" offset="0xFC8" width="32" description="CTI Device ID Register 0">
		<bitfield id="RES0_CTIDEVID_31_26" width="6" begin="31" end="26" resetval="0x0" description="Reserved, RES0." range="31 - 26" rwaccess="R/W"/> 
		<bitfield id="INOUT" width="2" begin="25" end="24" resetval="0x1" description="Input/output options. Indicates presence of the input gate. If the CTM is not implemented, this field is RAZ.       00              CTIGATE does not mask propagation of input events from external channels.                          01              CTIGATE masks propagation of input events from external channels.                   All other values are reserved." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="RES0_CTIDEVID_23_22" width="2" begin="23" end="22" resetval="0x0" description="Reserved, RES0." range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="NUMCHAN" width="6" begin="21" end="16" resetval="0x4" description="Number of ECT channels implemented. IMPLEMENTATION DEFINED. For v8-A, valid values are:       000011              3 channels [0..2] implemented.                          000100              4 channels [0..3] implemented.                          000101              5 channels [0..4] implemented.                          000110              6 channels [0..5] implemented.                   and so on up to 0b100000, 32 channels [0..31] implemented.All other values are reserved." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RES0_CTIDEVID_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved, RES0." range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="NUMTRIG" width="6" begin="13" end="8" resetval="0x8" description="Number of triggers implemented. IMPLEMENTATION DEFINED. This is one more than the index of the largest trigger, rather than the actual number of triggers.For v8-A, valid values are:       000011              Up to 3 triggers [0..2] implemented.                          001000              Up to 8 triggers [0..7] implemented.                          001001              Up to 9 triggers [0..8] implemented.                          001010              Up to 10 triggers [0..9] implemented.                   and so on up to 0b100000, 32 triggers [0..31] implemented.All other values are reserved. If the Trace Extension is implemented, this field must be at least 001000. There is no guarantee that any of the implemented triggers, including the highest numbered, are connected to any components." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RES0_CTIDEVID_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved, RES0." range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="EXTMUXNUM" width="5" begin="4" end="0" resetval="0x0" description="Maximum number of external triggers available for multiplexing into the CTI. This relates only to additional external triggers outside those defined for v8-A." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIDEVTYPE" acronym="APBADDR_CTI_CPU1_CTIDEVTYPE" offset="0xFCC" width="32" description="CTI Device Type Register">
		<bitfield id="RES0_CTIDEVTYPE_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SUB" width="4" begin="7" end="4" resetval="0x1" description="Subtype. Must read as 0x1 to indicate this is a processor component." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MAJOR" width="4" begin="3" end="0" resetval="0x4" description="Major type. Must read as 0x4 to indicate this is a cross-trigger component." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR4" acronym="APBADDR_CTI_CPU1_CTIPIDR4" offset="0xFD0" width="32" description="CTI Peripheral Identification Register 4">
		<bitfield id="RES0_CTIPIDR4_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="4" begin="7" end="4" resetval="0x0" description="Size of the component. RAZ. Log2 of the number of 4KB pages from the start of the component to the end of the component ID registers." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DES_2" width="4" begin="3" end="0" resetval="0x4" description="Designer, JEP106 continuation code, least significant nibble. For ARM Limited, this field is 0b0100." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR5" acronym="APBADDR_CTI_CPU1_CTIPIDR5" offset="0xFD4" width="32" description="CTI Peripheral Identification Register 5">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved RES0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR6" acronym="APBADDR_CTI_CPU1_CTIPIDR6" offset="0xFD8" width="32" description="CTI Peripheral Identification Register 6">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved RES0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR7" acronym="APBADDR_CTI_CPU1_CTIPIDR7" offset="0xFDC" width="32" description="CTI Peripheral Identification Register 7">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved RES0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR0" acronym="APBADDR_CTI_CPU1_CTIPIDR0" offset="0xFE0" width="32" description="CTI Peripheral Identification Register 0">
		<bitfield id="RES0_CTIPIDR0_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PART_0" width="8" begin="7" end="0" resetval="0x168" description="Part number, least significant byte." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR1" acronym="APBADDR_CTI_CPU1_CTIPIDR1" offset="0xFE4" width="32" description="CTI Peripheral Identification Register 1">
		<bitfield id="RES0_CTIPIDR1_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="DES_0" width="4" begin="7" end="4" resetval="0x11" description="Designer, least significant nibble of JEP106 ID code. For ARM Limited, this field is 0b1011." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PART_1" width="4" begin="3" end="0" resetval="0x9" description="Part number, most significant nibble." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR2" acronym="APBADDR_CTI_CPU1_CTIPIDR2" offset="0xFE8" width="32" description="CTI Peripheral Identification Register 2">
		<bitfield id="RES0_CTIPIDR2_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="REVISION" width="4" begin="7" end="4" resetval="0x4" description="Part major revision. Parts can also use this field to extend Part number to 16-bits." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="JEDEC" width="1" begin="3" end="3" resetval="0x1" description="RAO. Indicates a JEP106 identity code is used." range="3" rwaccess="R/W"/> 
		<bitfield id="DES_1" width="3" begin="2" end="0" resetval="0x3" description="Designer, most significant bits of JEP106 ID code. For ARM Limited, this field is 0b011." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTIPIDR3" acronym="APBADDR_CTI_CPU1_CTIPIDR3" offset="0xFEC" width="32" description="CTI Peripheral Identification Register 3">
		<bitfield id="RES0_CTIPIDR3_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="REVAND" width="4" begin="7" end="4" resetval="0x0" description="Part minor revision. Parts using CTIPIDR2.REVISION as an extension to the Part number must use this field as a major revision number." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="CMOD" width="4" begin="3" end="0" resetval="0x0" description="Customer modified. Indicates someone other than the Designer has modified the component." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICIDR0" acronym="APBADDR_CTI_CPU1_CTICIDR0" offset="0xFF0" width="32" description="CTI Component Identification Register 0">
		<bitfield id="RES0_CTICIDR0_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PRMBL_0" width="8" begin="7" end="0" resetval="0x13" description="Preamble. Must read as 0x0D." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICIDR1" acronym="APBADDR_CTI_CPU1_CTICIDR1" offset="0xFF4" width="32" description="CTI Component Identification Register 1">
		<bitfield id="RES0_CTICIDR1_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="CLASS" width="4" begin="7" end="4" resetval="0x9" description="Component class. Reads as 0x9, debug component." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRMBL_1" width="4" begin="3" end="0" resetval="0x0" description="Preamble. RAZ." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICIDR2" acronym="APBADDR_CTI_CPU1_CTICIDR2" offset="0xFF8" width="32" description="CTI Component Identification Register 2">
		<bitfield id="RES0_CTICIDR2_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PRMBL_2" width="8" begin="7" end="0" resetval="0x5" description="Preamble. Must read as 0x05." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="APBADDR_CTI_CPU1_CTICIDR3" acronym="APBADDR_CTI_CPU1_CTICIDR3" offset="0xFFC" width="32" description="CTI Component Identification Register 3">
		<bitfield id="RES0_CTICIDR3_31_8" width="24" begin="31" end="8" resetval="0x0" description="Reserved, RES0." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PRMBL_3" width="8" begin="7" end="0" resetval="0x177" description="Preamble. Must read as 0xB1." range="7 - 0" rwaccess="R/W"/>
	</register>
</module>