<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='320' type='bool llvm::IRTranslator::shouldEmitAsBranches(const std::vector&lt;SwitchCG::CaseBlock&gt; &amp; Cases)'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='536' ll='566' type='bool llvm::IRTranslator::shouldEmitAsBranches(const std::vector&lt;SwitchCG::CaseBlock&gt; &amp; Cases)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='629' u='c' c='_ZN4llvm12IRTranslator11translateBrERKNS_4UserERNS_16MachineIRBuilderE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='317'>/// If the set of cases should be emitted as a series of branches, return
  /// true. If we should emit this as a bunch of and/or&apos;d together conditions,
  /// return false.</doc>
