Analysis & Elaboration report for DE1_SOC_D8M_LB_RTL
Wed Apr 06 16:13:09 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
  5. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
  6. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
  7. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
  8. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
  9. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 10. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 11. Parameter Settings for User Entity Instance: pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i
 12. Parameter Settings for User Entity Instance: D8M_SET:ccd|D8M_WRITE_COUNTER:u3
 13. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4
 14. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Analysis & Elaboration Settings
 19. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"
 20. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3"
 21. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2"
 22. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1"
 23. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"
 24. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4"
 25. Port Connectivity Checks: "D8M_SET:ccd|VGA_READ_COUNTER:cnt"
 26. Port Connectivity Checks: "D8M_SET:ccd|D8M_WRITE_COUNTER:u3"
 27. Port Connectivity Checks: "D8M_SET:ccd"
 28. Port Connectivity Checks: "pll_test:ref"
 29. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
 30. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
 31. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
 32. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
 33. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
 34. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
 35. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
 36. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
 37. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
 38. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
 39. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
 40. Port Connectivity Checks: "RESET_DELAY:u2"
 41. Analysis & Elaboration Messages
 42. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Apr 06 16:13:09 2022           ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                 ; DE1_SOC_D8M_LB_RTL                              ;
; Top-level Entity Name         ; DE1_SOC_D8M_LB_RTL                              ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                          ;
+--------------------------------------+------------------------+-----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                        ;
; fractional_vco_multiplier            ; false                  ; String                                        ;
; pll_type                             ; General                ; String                                        ;
; pll_subtype                          ; General                ; String                                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                                ;
; operation_mode                       ; direct                 ; String                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                ;
; data_rate                            ; 0                      ; Signed Integer                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                        ;
; phase_shift0                         ; 0 ps                   ; String                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                        ;
; phase_shift1                         ; 0 ps                   ; String                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                        ;
; phase_shift2                         ; 0 ps                   ; String                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                        ;
; phase_shift3                         ; 0 ps                   ; String                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                        ;
; phase_shift4                         ; 0 ps                   ; String                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                        ;
; phase_shift5                         ; 0 ps                   ; String                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                        ;
; phase_shift6                         ; 0 ps                   ; String                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                        ;
; phase_shift7                         ; 0 ps                   ; String                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                        ;
; phase_shift8                         ; 0 ps                   ; String                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                        ;
; phase_shift9                         ; 0 ps                   ; String                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                        ;
; phase_shift10                        ; 0 ps                   ; String                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                        ;
; phase_shift11                        ; 0 ps                   ; String                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                        ;
; phase_shift12                        ; 0 ps                   ; String                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                        ;
; phase_shift13                        ; 0 ps                   ; String                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                        ;
; phase_shift14                        ; 0 ps                   ; String                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                        ;
; phase_shift15                        ; 0 ps                   ; String                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                        ;
; phase_shift16                        ; 0 ps                   ; String                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                        ;
; phase_shift17                        ; 0 ps                   ; String                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                ;
; clock_name_0                         ;                        ; String                                        ;
; clock_name_1                         ;                        ; String                                        ;
; clock_name_2                         ;                        ; String                                        ;
; clock_name_3                         ;                        ; String                                        ;
; clock_name_4                         ;                        ; String                                        ;
; clock_name_5                         ;                        ; String                                        ;
; clock_name_6                         ;                        ; String                                        ;
; clock_name_7                         ;                        ; String                                        ;
; clock_name_8                         ;                        ; String                                        ;
; clock_name_global_0                  ; false                  ; String                                        ;
; clock_name_global_1                  ; false                  ; String                                        ;
; clock_name_global_2                  ; false                  ; String                                        ;
; clock_name_global_3                  ; false                  ; String                                        ;
; clock_name_global_4                  ; false                  ; String                                        ;
; clock_name_global_5                  ; false                  ; String                                        ;
; clock_name_global_6                  ; false                  ; String                                        ;
; clock_name_global_7                  ; false                  ; String                                        ;
; clock_name_global_8                  ; false                  ; String                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_bypass_en                      ; false                  ; String                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_bypass_en                      ; false                  ; String                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                ;
; pll_slf_rst                          ; false                  ; String                                        ;
; pll_bw_sel                           ; low                    ; String                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
+--------------------------------------+------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|D8M_WRITE_COUNTER:u3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; D8M_LINE_CNT   ; 792   ; Signed Integer                                       ;
; FREE_RUN       ; 44    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; D8M_VAL_LINE_MAX ; 620   ; Signed Integer                             ;
; D8M_VAL_LINE_MIN ; 2     ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_LB_RTL ; DE1_SOC_D8M_LB_RTL ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DATA_EN ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont ; Input ; Warning  ; Input port expression (13 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..13]" will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4"                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DVAL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|VGA_READ_COUNTER:cnt"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; CNT  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "CNT[15..13]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|D8M_WRITE_COUNTER:u3"                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "X_Cont[15..13]" have no fanouts                ;
; Y_Cont   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "Y_Cont[15..13]" have no fanouts                ;
; X_WR_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "X_WR_CNT[15..13]" have no fanouts              ;
; iDATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; X_TOTAL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Y_TOTAL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd"                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; SCLK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDATA     ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sCCD_DVAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; READ_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; X_WR_CNT  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_test:ref"                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; outclk_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; MIPI_I2C_RELEASE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; CAMERA_I2C_RELAESE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RESET_DELAY:u2"                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oRST_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRST_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRST_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Wed Apr 06 16:12:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL --analysis_and_elaboration
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file V/vga_pll/vga_pll_0002.v is missing
Warning (12019): Can't analyze file -- file V/vga_pll.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v
    Info (12023): Found entity 1: pll_test_0002 File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v Line: 8
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(297): ignored dangling comma in List of Port Connections File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 297
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/VIDEO_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT_8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCK_DELAY.v Line: 1
Warning (12019): Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 40
Warning (12019): Can't analyze file -- file V_D8M/RE_TRIGGER.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/d8m_set.v
    Info (12023): Found entity 1: D8M_SET File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller_trig.v
    Info (12023): Found entity 1: VGA_Controller_trig File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/VGA_Controller/VGA_Controller_trig.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_l.v
    Info (12023): Found entity 1: RAW2RGB_L File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/d8m_write_counter.v
    Info (12023): Found entity 1: D8M_WRITE_COUNTER File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_read_counter.v
    Info (12023): Found entity 1: VGA_READ_COUNTER File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v Line: 2
Warning (10463): Verilog HDL Declaration warning at de1_soc_d8m_lb_rtl.v(114): "ref" is SystemVerilog-2005 keyword File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_d8m_lb_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_LB_RTL File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 6
Warning (12019): Can't analyze file -- file Verilog1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/rgb_process.v
    Info (12023): Found entity 1: RGB_Process File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tmz-181_verilog/saturate.v
    Info (12023): Found entity 1: saturate File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/saturate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tmz-181_verilog/brightness.v
    Info (12023): Found entity 1: brightness File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tmz-181_verilog/control.v
    Info (12023): Found entity 1: control File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tmz-181_verilog/lvl2pulse.v
    Info (12023): Found entity 1: lvl2pulse File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/lvl2pulse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tmz-181_verilog/grayscale.v
    Info (12023): Found entity 1: grayscale File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file tmz-181_verilog/contrast.v
    Info (12023): Found entity 1: contrast File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v Line: 1
    Info (12023): Found entity 2: contrast_logic File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v Line: 79
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v Line: 60
Info (12127): Elaborating entity "DE1_SOC_D8M_LB_RTL" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_lb_rtl.v(156): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 156
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_lb_rtl.v(157): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 157
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_lb_rtl.v(158): truncated value with size 32 to match size of target (13) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 158
Warning (10230): Verilog HDL assignment warning at de1_soc_d8m_lb_rtl.v(159): truncated value with size 32 to match size of target (13) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 159
Warning (10034): Output port "LEDR" at de1_soc_d8m_lb_rtl.v(15) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 15
Warning (10034): Output port "MIPI_MCLK" at de1_soc_d8m_lb_rtl.v(37) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 37
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 87
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 107
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(124): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 124
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(170): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 170
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(197): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 197
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(222): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 222
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 51
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 246
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 270
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 297
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 307
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:ref" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 114
Info (12128): Elaborating entity "pll_test_0002" for hierarchy "pll_test:ref|pll_test_0002:pll_test_inst" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "D8M_SET" for hierarchy "D8M_SET:ccd" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 132
Warning (10034): Output port "SCLK" at D8M_SET.v(4) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 4
Info (12128): Elaborating entity "D8M_WRITE_COUNTER" for hierarchy "D8M_SET:ccd|D8M_WRITE_COUNTER:u3" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 41
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 38
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(44): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 44
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(48): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 48
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(51): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 51
Info (12128): Elaborating entity "VGA_READ_COUNTER" for hierarchy "D8M_SET:ccd|VGA_READ_COUNTER:cnt" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 49
Warning (10230): Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v Line: 15
Info (12128): Elaborating entity "RAW2RGB_L" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 71
Warning (10230): Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 54
Warning (10034): Output port "oDVAL" at RAW2RGB_L.v(22) has no driver File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 22
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 50
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 28
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 31
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 32
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 33
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(39): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 39
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(46): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 46
Info (12128): Elaborating entity "int_line" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf
    Info (12023): Found entity 1: altsyncram_iup1 File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_iup1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iup1" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 68
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 36
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 42
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 48
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 54
Info (12128): Elaborating entity "RGB_Process" for hierarchy "RGB_Process:p1" File: C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 145
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Wed Apr 06 16:13:09 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg.


