
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Wed Sep 18 21:51:16 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/achulani/Desktop/e155-lab3/lab3/impl_1/impl1.pdc -i
     lab3_impl_1_syn.udb -o lab3_impl_1_map.udb -mp lab3_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/achulani/Desktop/e155-lab3/lab3/promote.xml

Design Summary
--------------

   Number of slice registers:  55 out of  5280 (1%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           152 out of  5280 (3%)
      Number of logic LUT4s:             112
      Number of inserted feedthru LUT4s:  12
      Number of ripple logic:             14 (28 LUT4s)
   Number of IO sites used:   18 out of 39 (46%)
      Number of IO sites used for general PIO: 18
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 18 out of 36 (50%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 18 out of 39 (46%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   1 out of 1 (100%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net int_osc: 50 loads, 50 rising, 0 falling (Driver: Pin lf_osc/CLKLF)
   Number of Clock Enables:  6
      Net VCC_net: 1 loads, 0 SLICEs
      Net inst1.n9: 4 loads, 4 SLICEs
      Net inst1.n730: 8 loads, 8 SLICEs
      Net inst1.n297: 3 loads, 3 SLICEs
      Net inst1.nextState_4__N_15: 5 loads, 5 SLICEs
      Net inst1.n736: 9 loads, 9 SLICEs
   Number of LSRs:  7
      Net inst1.n1334: 1 loads, 1 SLICEs
      Net n752: 9 loads, 9 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net inst1.n1330: 1 loads, 1 SLICEs
      Net inst1.n1324: 1 loads, 1 SLICEs
      Net inst1.n754: 5 loads, 5 SLICEs
      Net inst1.n759: 9 loads, 9 SLICEs
      Net inst1.n3284: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net inst1.state[0]: 15 loads
      Net inst1.state[2]: 14 loads
      Net inst1.state[3]: 14 loads
      Net inst1.state[4]: 14 loads
      Net inst1.state[1]: 13 loads
      Net inst1.initialRows[0]: 11 loads
      Net inst1.initialRows[1]: 11 loads
      Net inst1.n1155: 10 loads
      Net inst1.n736: 10 loads
      Net inst1.n730: 9 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[0]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[1]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[2]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rows[3]             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| power2              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| power1              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[0]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[1]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[2]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[3]         | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[4]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[5]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segments[6]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cols[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            lf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc

ASIC Components
---------------

Instance Name: lf_osc
         Type: LFOSC
Instance Name: inst2/power1
         Type: IOLOGIC
Instance Name: inst2/power2
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 19
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 65 MB
Checksum -- map: d6824f01cdcf6cf08f8c33641252ec3bca1009fa





                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
