`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 29.05.2024 12:50:43
// Design Name: 
// Module Name: onn_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module onn_tb();
reg clk,reset,full_tick;
reg [(784*4)-1:0]phi_input;
wire s_clk;
wire [(784*4)-1:0]phi_output;

onn #(784) uut (.clk(clk),.reset(reset),.full_tick(full_tick),.phi_input(phi_input),.s_clk(s_clk),.phi_output(phi_output));

initial begin
clk = 0;
forever #0.01 clk = ~clk;
end

initial begin
reset = 1;
full_tick = 0;
phi_input = 3136'h0000000000008000000000000000000000008000000000000000000000000008888808888888800000000000008808880888888888000000000000880000800000008800000000000880800000000000088000000000088000008000000008800000000088008000000008000088000000008800000080000800008800000008800080000000080000088000000880000000800000000008800000088000800000000000000880000008800000008000000000088000000880008000000008000008800000088000000080000800000880000008800080000000080000088000000880000000800000000008800000088000800000000000000880000008800000008000000000088000000088008000000008000088000000008800000080000800008800000000088080000000080008800000000008800000800000000880000000000088800000000000880000000000008888880888888888000000000000080888888888888000000000000000000080000000000000000000000080000000000000000000;
#0.02 
reset = 0;
full_tick = 1;
#0.1
full_tick = 0;
#20;
$finish;
end

endmodule