{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637777218168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637777218168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 12:06:57 2021 " "Processing started: Wed Nov 24 12:06:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637777218168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777218168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777218168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637777219425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637777219425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253502 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(26) " "Verilog HDL syntax warning at Comparator.sv(26): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Comparator.sv" 26 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1637777253533 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(36) " "Verilog HDL syntax warning at Comparator.sv(36): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Comparator.sv" 36 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1637777253533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253555 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/N_bit_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253555 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/N_bit_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ing_serving_time_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ing_serving_time_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ing_serving_time_module " "Found entity 1: ing_serving_time_module" {  } { { "ing_serving_time_module.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/ing_serving_time_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drink_cost_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file drink_cost_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drink_cost_module " "Found entity 1: drink_cost_module" {  } { { "drink_cost_module.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/drink_cost_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_boton.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_boton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sel_boton " "Found entity 1: sel_boton" {  } { { "sel_boton.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/sel_boton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe " "Found entity 1: maquina_cafe" {  } { { "maquina_cafe.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/maquina_cafe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file prueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sumador.sv(11) " "Verilog HDL information at Sumador.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "Sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Sumador.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637777253655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file registersumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSumador " "Found entity 1: RegisterSumador" {  } { { "RegisterSumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/RegisterSumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_mod " "Found entity 1: clock_mod" {  } { { "clock_mod.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/clock_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637777253702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777253702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba " "Elaborating entity \"prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637777253887 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(50) " "Verilog HDL Case Statement warning at prueba.sv(50): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(52) " "Verilog HDL Case Statement warning at prueba.sv(52): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(54) " "Verilog HDL Case Statement warning at prueba.sv(54): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(56) " "Verilog HDL Case Statement warning at prueba.sv(56): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(58) " "Verilog HDL Case Statement warning at prueba.sv(58): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(60) " "Verilog HDL Case Statement warning at prueba.sv(60): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(62) " "Verilog HDL Case Statement warning at prueba.sv(62): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(64) " "Verilog HDL Case Statement warning at prueba.sv(64): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(66) " "Verilog HDL Case Statement warning at prueba.sv(66): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(68) " "Verilog HDL Case Statement warning at prueba.sv(68): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(70) " "Verilog HDL Case Statement warning at prueba.sv(70): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(72) " "Verilog HDL Case Statement warning at prueba.sv(72): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(74) " "Verilog HDL Case Statement warning at prueba.sv(74): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(76) " "Verilog HDL Case Statement warning at prueba.sv(76): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1637777253903 "|prueba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:maquina_estados " "Elaborating entity \"FSM\" for hierarchy \"FSM:maquina_estados\"" {  } { { "prueba.sv" "maquina_estados" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_mod clock_mod:clk_mod " "Elaborating entity \"clock_mod\" for hierarchy \"clock_mod:clk_mod\"" {  } { { "prueba.sv" "clk_mod" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_boton sel_boton:btn_or " "Elaborating entity \"sel_boton\" for hierarchy \"sel_boton:btn_or\"" {  } { { "prueba.sv" "btn_or" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:sumador_monedas " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:sumador_monedas\"" {  } { { "prueba.sv" "sumador_monedas" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:btn_reg " "Elaborating entity \"Register\" for hierarchy \"Register:btn_reg\"" {  } { { "prueba.sv" "btn_reg" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drink_cost_module drink_cost_module:bebida " "Elaborating entity \"drink_cost_module\" for hierarchy \"drink_cost_module:bebida\"" {  } { { "prueba.sv" "bebida" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ing_serving_time_module ing_serving_time_module:modulo_tiempo_servido " "Elaborating entity \"ing_serving_time_module\" for hierarchy \"ing_serving_time_module:modulo_tiempo_servido\"" {  } { { "prueba.sv" "modulo_tiempo_servido" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comparador_plata " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comparador_plata\"" {  } { { "prueba.sv" "comparador_plata" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:contador " "Elaborating entity \"Counter\" for hierarchy \"Counter:contador\"" {  } { { "prueba.sv" "contador" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777254273 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637777256167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_cost\[2\] GND " "Pin \"display_cost\[2\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637777256373 "|prueba|display_cost[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_time\[1\] GND " "Pin \"display_time\[1\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637777256373 "|prueba|display_time[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_alcanza\[1\] GND " "Pin \"display_alcanza\[1\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637777256373 "|prueba|display_alcanza[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_alcanza\[2\] GND " "Pin \"display_alcanza\[2\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637777256373 "|prueba|display_alcanza[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_alcanza\[6\] VCC " "Pin \"display_alcanza\[6\]\" is stuck at VCC" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637777256373 "|prueba|display_alcanza[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637777256373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637777256558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637777257113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/Laboratorio4.map.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/Laboratorio4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777257245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637777257645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637777257645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[0\] " "No output dependent on input pin \"state\[0\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637777257977 "|prueba|state[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[1\] " "No output dependent on input pin \"state\[1\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637777257977 "|prueba|state[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[2\] " "No output dependent on input pin \"state\[2\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637777257977 "|prueba|state[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[3\] " "No output dependent on input pin \"state\[3\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637777257977 "|prueba|state[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637777257977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637777258002 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637777258002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637777258002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637777258002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637777258103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 12:07:38 2021 " "Processing ended: Wed Nov 24 12:07:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637777258103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637777258103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637777258103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637777258103 ""}
