

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Mon Mar 23 14:48:21 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        adder
* Solution:       adder_perph
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1008|  1008|  1009|  1009|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1006|  1006|         8|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     57|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|      74|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     348|     23|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     422|    334|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |add_CRTL_BUS_s_axi_U     |add_CRTL_BUS_s_axi    |        0|      0|  74|  104|
    |add_mul_32s_32s_3bkb_U0  |add_mul_32s_32s_3bkb  |        0|      4|   0|    0|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      4|  74|  104|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |idx_1_fu_144_p2                      |     +    |      0|  0|  10|          10|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   1|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   1|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_last_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_last_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   1|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   1|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_138_p2                   |   icmp   |      0|  0|   4|          10|           6|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |inStream_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_condition_1125                    |    or    |      0|  0|   1|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  57|          77|          50|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   1|          4|    1|          4|
    |ap_enable_reg_pp0_iter7        |   1|          2|    1|          2|
    |idx_reg_127                    |  10|          2|   10|         20|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_data_out   |   6|          2|    6|         12|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |inStream_V_id_V_0_data_out     |   5|          2|    5|         10|
    |inStream_V_id_V_0_state        |   2|          3|    2|          6|
    |inStream_V_keep_V_0_data_out   |   4|          2|    4|          8|
    |inStream_V_keep_V_0_state      |   2|          3|    2|          6|
    |inStream_V_last_V_0_data_out   |   1|          2|    1|          2|
    |inStream_V_last_V_0_state      |   2|          3|    2|          6|
    |inStream_V_strb_V_0_data_out   |   4|          2|    4|          8|
    |inStream_V_strb_V_0_state      |   2|          3|    2|          6|
    |inStream_V_user_V_0_data_out   |   2|          2|    2|          4|
    |inStream_V_user_V_0_state      |   2|          3|    2|          6|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_data_out  |   6|          2|    6|         12|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_data_out    |   5|          2|    5|         10|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_data_out  |   4|          2|    4|          8|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_data_out  |   4|          2|    4|          8|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_data_out  |   2|          2|    2|          4|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 150|         82|  150|        330|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |exitcond_reg_189                |   1|   0|    1|          0|
    |gain_read_reg_184               |  32|   0|   32|          0|
    |idx_reg_127                     |  10|   0|   10|          0|
    |inStream_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |inStream_V_id_V_0_state         |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |inStream_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |inStream_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state       |   2|   0|    2|          0|
    |inStream_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_last_V_0_state       |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |inStream_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |inStream_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state       |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_user_V_0_state       |   2|   0|    2|          0|
    |outStream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |outStream_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |outStream_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_dest_V_reg_228              |   6|   0|    6|          0|
    |tmp_id_V_reg_223                |   5|   0|    5|          0|
    |tmp_keep_V_reg_203              |   4|   0|    4|          0|
    |tmp_last_V_reg_218              |   1|   0|    1|          0|
    |tmp_strb_V_reg_208              |   4|   0|    4|          0|
    |tmp_user_V_reg_213              |   2|   0|    2|          0|
    |exitcond_reg_189                |   0|   1|    1|          0|
    |tmp_dest_V_reg_228              |   0|   6|    6|          0|
    |tmp_id_V_reg_223                |   0|   5|    5|          0|
    |tmp_keep_V_reg_203              |   0|   4|    4|          0|
    |tmp_last_V_reg_218              |   0|   1|    1|          0|
    |tmp_strb_V_reg_208              |   0|   4|    4|          0|
    |tmp_user_V_reg_213              |   0|   2|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 348|  23|  371|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |         add        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |         add        | return value |
|interrupt               | out |    1| ap_ctrl_hs |         add        | return value |
|inStream_TDATA          |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

