#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-642.11.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Tue May 02 22:10:52 CDT 2017
# hostname  : luigi
# pid       : 23512
# arguments : '-label' 'session_0' '-console' 'luigi:45649' '-style' 'windows' '-proj' '/home/ecelrc/students/blidsky/mesi_verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/blidsky/mesi_verification/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/blidsky/mesi_verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/blidsky/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 2 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 2
0.Hp: Proofgrid shell started at 23984@luigi(local) jg_23512_luigi_1
0.Ht: Proofgrid shell started at 23985@luigi(local) jg_23512_luigi_1
0.N: Proofgrid shell started at 23986@luigi(local) jg_23512_luigi_1
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.Hp: A counterexample (cex) with 1 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.00 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore3_broad_snoop".
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: Interrupted. [0.00 s]
0.Hp: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Interrupted. [0.00 s]
0.Ht: Exited with Success (@ 0.01 s)
0.B: Proofgrid shell started at 23989@luigi(local) jg_23512_luigi_1
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.01 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 1
	       - unreachable  : 0 (0%)
	       - covered      : 1 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop".
cex
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop".
cex
[<embedded>] % include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(52): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(52): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(84): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(84): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (IVS027): Removed Visualize window "visualize:1".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
background
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 14 of 16 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 2
0.Ht: Proofgrid shell started at 35867@luigi(local) jg_23512_luigi_2
0.Hp: Proofgrid shell started at 35866@luigi(local) jg_23512_luigi_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 35868@luigi(local) jg_23512_luigi_2
0.B: Proofgrid shell started at 35869@luigi(local) jg_23512_luigi_2
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt 11	[0.01 s]
0.Ht: A trace with 11 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.02 s.
0.N: Trace Attempt  3	[0.01 s]
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: All properties determined. [0.01 s]
0.Hp: Interrupted (multi)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.02 s)
0.B: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 1
	       - unreachable  : 0 (0%)
	       - covered      : 1 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop".
cex
[<embedded>] % include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(52): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(52): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(84): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(84): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
background
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 14 of 16 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 2
0.Hp: Proofgrid shell started at 41075@luigi(local) jg_23512_luigi_3
0.Ht: Proofgrid shell started at 41076@luigi(local) jg_23512_luigi_3
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 41077@luigi(local) jg_23512_luigi_3
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s.
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.B: Proofgrid shell started at 41082@luigi(local) jg_23512_luigi_3
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt 11	[0.01 s]
0.Ht: A trace with 11 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.01 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.00 s]
0.Hp: Exited with Success (@ 0.02 s)
0.B: Exited with Success (@ 0.02 s)
0.N: All properties determined. [0.00 s]
0.N: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 1
	       - unreachable  : 0 (0%)
	       - covered      : 1 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(52): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(52): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(84): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(84): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 14 of 14 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 2
0.Ht: Proofgrid shell started at 43002@luigi(local) jg_23512_luigi_4
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proofgrid shell started at 43001@luigi(local) jg_23512_luigi_4
0.N: Proofgrid shell started at 43003@luigi(local) jg_23512_luigi_4
0.B: Proofgrid shell started at 43004@luigi(local) jg_23512_luigi_4
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt 11	[0.01 s]
0.Ht: A trace with 11 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.02 s.
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.02 s)
0.N: Exited with Success (@ 0.02 s)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.02 s)
0.B: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 1
	       - unreachable  : 0 (0%)
	       - covered      : 1 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore3_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[ERROR (VERI-1137)] jgtest.sv(48): syntax error near (
[ERROR (VERI-1137)] jgtest.sv(49): syntax error near (
[WARN (VERI-1763)] jgtest.sv(52): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] jgtest.sv(54): module v_mesi_isc ignored due to previous errors
[ERROR (VERI-1072)] jgtest.sv(86): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jgtest.sv(48): syntax error near (
	[ERROR (VERI-1137)] jgtest.sv(49): syntax error near (
	[ERROR (VERI-1072)] jgtest.sv(54): module v_mesi_isc ignored due to previous errors
	[ERROR (VERI-1072)] jgtest.sv(86): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[ERROR (VERI-1137)] jgtest.sv(47): syntax error near begin
[ERROR (VERI-1137)] jgtest.sv(49): syntax error near (
[ERROR (VERI-1137)] jgtest.sv(50): syntax error near (
[ERROR (VERI-1137)] jgtest.sv(51): syntax error near end
[ERROR (VERI-1137)] jgtest.sv(56): syntax error near endmodule
Summary of errors detected:
	[ERROR (VERI-1137)] jgtest.sv(47): syntax error near begin
	[ERROR (VERI-1137)] jgtest.sv(49): syntax error near (
	[ERROR (VERI-1137)] jgtest.sv(50): syntax error near (
	[ERROR (VERI-1137)] jgtest.sv(51): syntax error near end
	[ERROR (VERI-1137)] jgtest.sv(56): syntax error near endmodule
ERROR at line 6 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[ERROR (VERI-1137)] jgtest.sv(51): syntax error near posedge
[ERROR (VERI-1137)] jgtest.sv(61): syntax error near assertcore2_broad_snoop
[ERROR (VERI-1137)] jgtest.sv(62): syntax error near assertcore3_broad_snoop
[ERROR (VERI-1137)] jgtest.sv(65): syntax error near endmodule
Summary of errors detected:
	[ERROR (VERI-1137)] jgtest.sv(51): syntax error near posedge
	[ERROR (VERI-1137)] jgtest.sv(61): syntax error near assertcore2_broad_snoop
	[ERROR (VERI-1137)] jgtest.sv(62): syntax error near assertcore3_broad_snoop
	[ERROR (VERI-1137)] jgtest.sv(65): syntax error near endmodule
ERROR at line 6 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(52): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(84): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 42 of 42 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 56054@luigi(local) jg_23512_luigi_5
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 56055@luigi(local) jg_23512_luigi_5
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: Proofgrid shell started at 56056@luigi(local) jg_23512_luigi_5
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 56064@luigi(local) jg_23512_luigi_5
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt 11	[0.01 s]
0.Ht: A trace with 11 cycles was found. [0.01 s]
0.Ht: A trace with 11 cycles was found. [0.01 s]
0.Ht: A trace with 11 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.01 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.02 s)
0.N: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.02 s)
0.B: Interrupted. [0.01 s]
0.N: Exited with Success (@ 0.02 s)
0.B: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.02 s]
0.Hp: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore2_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore2_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (IVS027): Removed Visualize window "visualize:1".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
background
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.02s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Ht: Proofgrid shell started at 65116@luigi(local) jg_23512_luigi_6
0.Hp: Proofgrid shell started at 65115@luigi(local) jg_23512_luigi_6
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 65117@luigi(local) jg_23512_luigi_6
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 65216@luigi(local) jg_23512_luigi_6
0.N: Trace Attempt  3	[0.01 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.27 s]
0.N: Trace Attempt  3	[0.29 s]
0.N: Trace Attempt  3	[0.31 s]
0.N: Trace Attempt  3	[0.33 s]
0.N: Trace Attempt  3	[0.35 s]
0.N: Trace Attempt  3	[0.37 s]
0.N: Trace Attempt  3	[0.40 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.45 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.50 s]
0.N: Trace Attempt  3	[0.53 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.61 s]
0.N: Trace Attempt  3	[0.65 s]
0.N: Trace Attempt  3	[0.70 s]
0.N: Trace Attempt  3	[0.75 s]
0.Ht: Trace Attempt 101	[0.07 s]
0.Ht: A trace with 101 cycles was found. [0.76 s]
0.Ht: A trace with 101 cycles was found. [0.76 s]
0.Ht: A trace with 101 cycles was found. [0.76 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.77 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.77 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.77 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Ht: All properties determined. [0.76 s]
Initiating shutdown of proof (@ 0.77 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.77 s]
0.N: Interrupted. [0.76 s]
0.Ht: Exited with Success (@ 0.77 s)
0.Hp: Exited with Success (@ 0.77 s)
0.N: Exited with Success (@ 0.80 s)
0.B: Trace Attempt 93	[0.74 s]
0.B: Interrupted. [0.78 s]
0.B: Exited with Success (@ 0.80 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.011s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 67983@luigi(local) jg_23512_luigi_7
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 67984@luigi(local) jg_23512_luigi_7
0.Hp: Trace Attempt  1	[0.01 s]
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: Proofgrid shell started at 67989@luigi(local) jg_23512_luigi_7
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 67995@luigi(local) jg_23512_luigi_7
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  3	[0.01 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.35 s]
0.N: Trace Attempt  3	[0.38 s]
0.N: Trace Attempt  3	[0.40 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.45 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.50 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.61 s]
0.N: Trace Attempt  3	[0.64 s]
0.N: Trace Attempt  3	[0.67 s]
0.N: Trace Attempt  3	[0.71 s]
0.N: Trace Attempt  3	[0.74 s]
0.N: Trace Attempt  3	[0.78 s]
0.N: Trace Attempt  3	[0.81 s]
0.Ht: Trace Attempt 101	[0.07 s]
0.Ht: A trace with 101 cycles was found. [0.83 s]
0.Ht: A trace with 101 cycles was found. [0.83 s]
0.Ht: A trace with 101 cycles was found. [0.83 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.84 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.84 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.84 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.85 s]
Initiating shutdown of proof (@ 0.85 s)
0.Ht: All properties determined. [0.83 s]
0.Hp: Exited with Success (@ 0.85 s)
0.Ht: Exited with Success (@ 0.85 s)
0.N: Trace Attempt 43	[0.83 s]
0.N: Interrupted. [0.85 s]
0.N: Exited with Success (@ 0.86 s)
0.B: Trace Attempt 101	[0.74 s]
0.B: Interrupted. [0.85 s]
0.B: Exited with Success (@ 0.88 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.021s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 69970@luigi(local) jg_23512_luigi_8
0.Ht: Proofgrid shell started at 69971@luigi(local) jg_23512_luigi_8
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Proofgrid shell started at 69973@luigi(local) jg_23512_luigi_8
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 69981@luigi(local) jg_23512_luigi_8
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  3	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.17 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.33 s]
0.N: Trace Attempt  3	[0.35 s]
0.N: Trace Attempt  3	[0.37 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.44 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.51 s]
0.N: Trace Attempt  3	[0.54 s]
0.N: Trace Attempt  3	[0.57 s]
0.N: Trace Attempt  3	[0.60 s]
0.Ht: Trace Attempt 101	[0.07 s]
0.Ht: A trace with 101 cycles was found. [0.61 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.62 s.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.Ht: A trace with 101 cycles was found. [0.64 s]
0.Ht: A trace with 101 cycles was found. [0.64 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.65 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.65 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.Ht: All properties determined. [0.63 s]
Initiating shutdown of proof (@ 0.65 s)
0.Ht: Exited with Success (@ 0.65 s)
0.N: Trace Attempt  9	[0.03 s]
0.N: Interrupted. [0.63 s]
0.B: Trace Attempt  7	[0.01 s]
0.B: Interrupted. [0.62 s]
0.N: Exited with Success (@ 0.65 s)
0.B: Exited with Success (@ 0.65 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.62 s]
0.Hp: Exited with Success (@ 0.66 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.018s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 72027@luigi(local) jg_23512_luigi_9
0.Ht: Proofgrid shell started at 72028@luigi(local) jg_23512_luigi_9
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 72031@luigi(local) jg_23512_luigi_9
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Hp: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.B: Proofgrid shell started at 72042@luigi(local) jg_23512_luigi_9
0.N: Trace Attempt  5	[0.01 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.17 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.40 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.45 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.57 s]
0.N: Trace Attempt  3	[0.60 s]
0.Ht: Trace Attempt 101	[0.11 s]
0.Ht: A trace with 101 cycles was found. [0.60 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.61 s.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.09 s]
0.Ht: A trace with 101 cycles was found. [0.69 s]
0.Ht: A trace with 101 cycles was found. [0.69 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.70 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.70 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.Ht: All properties determined. [0.65 s]
Initiating shutdown of proof (@ 0.71 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.70 s]
0.N: Interrupted. [0.69 s]
0.Ht: Exited with Success (@ 0.71 s)
0.N: Exited with Success (@ 0.71 s)
0.Hp: Exited with Success (@ 0.71 s)
0.B: Trace Attempt 20	[0.07 s]
0.B: Interrupted. [0.68 s]
0.B: Exited with Success (@ 0.71 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
background
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.019s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 73406@luigi(local) jg_23512_luigi_10
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 73407@luigi(local) jg_23512_luigi_10
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Hp: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Proofgrid shell started at 73409@luigi(local) jg_23512_luigi_10
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 73418@luigi(local) jg_23512_luigi_10
0.N: Trace Attempt  3	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  3	[0.01 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.17 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  3	[0.27 s]
0.N: Trace Attempt  3	[0.29 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.37 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.41 s]
0.N: Trace Attempt  3	[0.44 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.61 s]
0.N: Trace Attempt  3	[0.64 s]
0.N: Trace Attempt  3	[0.67 s]
0.N: Trace Attempt  3	[0.70 s]
0.N: Trace Attempt  3	[0.74 s]
0.N: Trace Attempt  3	[0.77 s]
0.N: Trace Attempt  3	[0.80 s]
0.Ht: Trace Attempt 101	[0.08 s]
0.Ht: A trace with 101 cycles was found. [0.83 s]
0.Ht: A trace with 101 cycles was found. [0.83 s]
0.Ht: A trace with 101 cycles was found. [0.83 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.85 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.85 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.85 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Ht: All properties determined. [0.83 s]
Initiating shutdown of proof (@ 0.84 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.84 s]
0.Ht: Exited with Success (@ 0.85 s)
0.Hp: Exited with Success (@ 0.85 s)
0.B: Trace Attempt 101	[0.73 s]
0.B: Interrupted. [0.83 s]
0.B: Exited with Success (@ 0.86 s)
0.N: Trace Attempt 44	[0.83 s]
0.N: Interrupted. [0.84 s]
0.N: Exited with Success (@ 0.86 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 3012 of 3012 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.997s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.03 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Ht: Proofgrid shell started at 75851@luigi(local) jg_23512_luigi_11
0.N: Proofgrid shell started at 75862@luigi(local) jg_23512_luigi_11
0.Hp: Proofgrid shell started at 75836@luigi(local) jg_23512_luigi_11
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Proofgrid shell started at 75874@luigi(local) jg_23512_luigi_11
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.03 s]
0.N: Trace Attempt  4	[0.02 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: A trace with 1 cycles was found. [0.03 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: Trace Attempt  2	[0.03 s]
0.Ht: Trace Attempt  3	[0.03 s]
0.Ht: Trace Attempt  4	[0.03 s]
0.Ht: Trace Attempt  5	[0.03 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.17 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.27 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.41 s]
0.N: Trace Attempt  3	[0.48 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.62 s]
0.N: Trace Attempt  3	[0.70 s]
0.N: Trace Attempt  3	[0.76 s]
0.N: Trace Attempt  3	[0.82 s]
0.N: Trace Attempt  3	[0.88 s]
0.N: Trace Attempt  3	[0.95 s]
ProofGrid usable level: 3
0.N: Trace Attempt 24	[0.99 s]
0.N: Per property time limit expired (1.00 s) [1.01 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.06 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  3	[0.29 s]
0.N: Trace Attempt  3	[0.33 s]
0.N: Trace Attempt  3	[0.38 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.48 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.62 s]
0.N: Trace Attempt  3	[0.71 s]
0.N: Trace Attempt  3	[0.80 s]
0.N: Trace Attempt  3	[0.90 s]
0.N: Trace Attempt 25	[0.97 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.05 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  3	[0.29 s]
0.N: Trace Attempt  3	[0.33 s]
0.N: Trace Attempt  3	[0.38 s]
0.N: Trace Attempt  3	[0.43 s]
0.N: Trace Attempt  3	[0.48 s]
0.N: Trace Attempt  3	[0.53 s]
0.N: Trace Attempt  3	[0.59 s]
0.N: Trace Attempt  3	[0.65 s]
0.N: Trace Attempt  3	[0.72 s]
0.N: Trace Attempt  3	[0.78 s]
0.N: Trace Attempt  3	[0.85 s]
0.N: Trace Attempt  3	[0.92 s]
0.N: Trace Attempt  3	[0.99 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.45 s]
0.N: Trace Attempt  3	[0.53 s]
0.N: Trace Attempt  3	[0.62 s]
0.N: Trace Attempt  3	[0.71 s]
0.N: Trace Attempt  3	[0.81 s]
0.N: Trace Attempt  3	[0.91 s]
0.N: Trace Attempt  3	[1.01 s]
0.N: Trace Attempt  3	[1.11 s]
0.N: Trace Attempt  3	[1.22 s]
0.N: Trace Attempt  3	[1.32 s]
0.N: Trace Attempt  3	[1.44 s]
0.N: Trace Attempt  3	[1.56 s]
0.N: Trace Attempt  3	[1.68 s]
0.N: Trace Attempt  3	[1.80 s]
0.N: Trace Attempt  3	[1.93 s]
0.N: Trace Attempt  3	[2.07 s]
0.N: Trace Attempt  3	[2.21 s]
0.N: Trace Attempt  3	[2.35 s]
0.N: Trace Attempt  3	[2.49 s]
0.N: Trace Attempt  3	[2.64 s]
0.N: Trace Attempt  3	[2.79 s]
0.N: Trace Attempt  3	[2.94 s]
0.N: Trace Attempt  3	[3.10 s]
0.N: Trace Attempt  3	[3.27 s]
0.N: Trace Attempt  3	[3.43 s]
0.N: Trace Attempt  3	[3.61 s]
0.N: Trace Attempt  3	[3.79 s]
0.N: Trace Attempt  3	[3.98 s]
0.B: Trace Attempt 228	[4.03 s]
0.N: Trace Attempt  3	[4.16 s]
0.N: Trace Attempt  3	[4.36 s]
0.N: Trace Attempt  3	[4.56 s]
0.N: Trace Attempt  3	[4.76 s]
0.N: Trace Attempt  3	[4.97 s]
0.N: Trace Attempt  3	[5.18 s]
0.N: Trace Attempt  3	[5.40 s]
0.N: Trace Attempt  3	[5.62 s]
0.N: Trace Attempt  3	[5.86 s]
0.N: Trace Attempt  3	[6.10 s]
0.N: Trace Attempt  3	[6.34 s]
0.N: Trace Attempt  3	[6.59 s]
0.N: Trace Attempt  3	[6.83 s]
0.N: Trace Attempt  3	[7.08 s]
0.N: Trace Attempt  3	[7.33 s]
0.N: Trace Attempt  3	[7.58 s]
0.N: Trace Attempt  3	[7.84 s]
0.B: Trace Attempt 346	[8.03 s]
0.N: Trace Attempt  3	[8.09 s]
0.N: Trace Attempt  3	[8.36 s]
0.N: Trace Attempt  3	[8.63 s]
0.N: Trace Attempt  3	[8.90 s]
0.N: Trace Attempt  3	[9.18 s]
0.N: Trace Attempt  3	[9.45 s]
0.N: Trace Attempt  3	[9.73 s]
0.N: Trace Attempt 81	[9.91 s]
0.N: Per property time limit expired (10.00 s) [10.02 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.20 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.27 s]
0.N: Trace Attempt  3	[0.35 s]
0.N: Trace Attempt  3	[0.43 s]
0.N: Trace Attempt  3	[0.51 s]
0.N: Trace Attempt  3	[0.60 s]
0.N: Trace Attempt  3	[0.68 s]
0.N: Trace Attempt  3	[0.78 s]
0.N: Trace Attempt  3	[0.88 s]
0.N: Trace Attempt  3	[0.98 s]
0.N: Trace Attempt  3	[1.08 s]
0.N: Trace Attempt  3	[1.19 s]
0.N: Trace Attempt  3	[1.30 s]
0.N: Trace Attempt  3	[1.42 s]
0.N: Trace Attempt  3	[1.54 s]
0.N: Trace Attempt  3	[1.66 s]
0.N: Trace Attempt  3	[1.78 s]
0.N: Trace Attempt  3	[1.91 s]
0.N: Trace Attempt  3	[2.05 s]
0.N: Trace Attempt  3	[2.20 s]
0.N: Trace Attempt  3	[2.40 s]
0.N: Trace Attempt  3	[2.55 s]
0.N: Trace Attempt  3	[2.70 s]
0.N: Trace Attempt  3	[2.85 s]
0.N: Trace Attempt  3	[3.00 s]
0.N: Trace Attempt  3	[3.16 s]
0.N: Trace Attempt  3	[3.33 s]
0.N: Trace Attempt  3	[3.49 s]
0.N: Trace Attempt  3	[3.67 s]
0.N: Trace Attempt  3	[3.84 s]
0.N: Trace Attempt  3	[4.02 s]
0.N: Trace Attempt  3	[4.21 s]
0.B: Trace Attempt 223	[4.02 s]
0.N: Trace Attempt  3	[4.41 s]
0.N: Trace Attempt  3	[4.60 s]
0.N: Trace Attempt  3	[4.80 s]
0.N: Trace Attempt  3	[5.00 s]
0.N: Trace Attempt  3	[5.21 s]
0.N: Trace Attempt  3	[5.43 s]
0.N: Trace Attempt  3	[5.64 s]
0.N: Trace Attempt  3	[5.88 s]
0.N: Trace Attempt  3	[6.12 s]
0.N: Trace Attempt  3	[6.36 s]
0.N: Trace Attempt  3	[6.62 s]
0.N: Trace Attempt  3	[6.87 s]
0.N: Trace Attempt  3	[7.12 s]
0.N: Trace Attempt  3	[7.36 s]
0.N: Trace Attempt  3	[7.61 s]
0.N: Trace Attempt  3	[7.85 s]
0.N: Trace Attempt  3	[8.11 s]
0.B: Trace Attempt 345	[8.03 s]
0.N: Trace Attempt  3	[8.36 s]
0.N: Trace Attempt  3	[8.62 s]
0.N: Trace Attempt  3	[8.88 s]
0.N: Trace Attempt  3	[9.15 s]
0.N: Trace Attempt  3	[9.41 s]
0.N: Trace Attempt  3	[9.68 s]
0.N: Trace Attempt  3	[9.96 s]
0.N: Per property time limit expired (10.00 s) [10.00 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.15 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.31 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.48 s]
0.N: Trace Attempt  3	[0.57 s]
0.N: Trace Attempt  3	[0.67 s]
0.N: Trace Attempt  3	[0.76 s]
0.N: Trace Attempt  3	[0.86 s]
0.N: Trace Attempt  3	[0.96 s]
0.N: Trace Attempt  3	[1.07 s]
0.N: Trace Attempt  3	[1.19 s]
0.N: Trace Attempt  3	[1.30 s]
0.N: Trace Attempt  3	[1.42 s]
0.N: Trace Attempt  3	[1.54 s]
0.N: Trace Attempt  3	[1.66 s]
0.N: Trace Attempt  3	[1.80 s]
0.N: Trace Attempt  3	[1.93 s]
0.N: Trace Attempt  3	[2.07 s]
0.N: Trace Attempt  3	[2.21 s]
0.N: Trace Attempt  3	[2.35 s]
0.N: Trace Attempt  3	[2.49 s]
0.N: Trace Attempt  3	[2.64 s]
0.N: Trace Attempt  3	[2.79 s]
0.N: Trace Attempt  3	[2.95 s]
0.N: Trace Attempt  3	[3.11 s]
0.N: Trace Attempt  3	[3.27 s]
0.N: Trace Attempt  3	[3.44 s]
0.N: Trace Attempt  3	[3.62 s]
0.N: Trace Attempt  3	[3.79 s]
0.N: Trace Attempt  3	[3.98 s]
0.N: Trace Attempt  3	[4.17 s]
0.B: Trace Attempt 252	[4.03 s]
0.N: Trace Attempt  3	[4.36 s]
0.N: Trace Attempt  3	[4.55 s]
0.N: Trace Attempt  3	[4.74 s]
0.N: Trace Attempt  3	[4.94 s]
0.N: Trace Attempt  3	[5.16 s]
0.N: Trace Attempt  3	[5.38 s]
0.N: Trace Attempt  3	[5.60 s]
0.N: Trace Attempt  3	[5.83 s]
0.N: Trace Attempt  3	[6.06 s]
0.N: Trace Attempt  3	[6.30 s]
0.N: Trace Attempt  3	[6.54 s]
0.N: Trace Attempt  3	[6.78 s]
0.N: Trace Attempt  3	[7.03 s]
0.N: Trace Attempt  3	[7.27 s]
0.N: Trace Attempt  3	[7.52 s]
0.N: Trace Attempt  3	[7.78 s]
0.N: Trace Attempt  3	[8.03 s]
0.B: Trace Attempt 381	[8.06 s]
0.N: Trace Attempt  3	[8.28 s]
0.N: Trace Attempt  3	[8.54 s]
0.N: Trace Attempt  3	[8.82 s]
0.N: Trace Attempt  3	[9.09 s]
0.N: Trace Attempt  3	[9.37 s]
0.N: Trace Attempt  3	[9.64 s]
0.N: Trace Attempt  3	[9.93 s]
0.N: Per property time limit expired (10.00 s) [10.01 s]
0.N: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.79 s]
0.N: Trace Attempt  3	[1.07 s]
0.N: Trace Attempt  3	[1.37 s]
0.N: Trace Attempt  3	[1.68 s]
0.N: Trace Attempt  3	[1.99 s]
0.N: Trace Attempt  3	[2.33 s]
0.N: Trace Attempt  3	[2.65 s]
0.N: Trace Attempt  3	[3.00 s]
0.N: Trace Attempt  3	[3.33 s]
0.N: Trace Attempt  3	[3.65 s]
0.N: Trace Attempt  3	[3.98 s]
0.B: Trace Attempt 248	[4.02 s]
0.N: Trace Attempt  3	[4.32 s]
0.N: Trace Attempt  3	[4.65 s]
0.N: Trace Attempt  3	[5.00 s]
0.N: Trace Attempt  3	[5.36 s]
0.N: Trace Attempt  3	[5.73 s]
0.N: Trace Attempt  3	[6.09 s]
0.N: Trace Attempt  3	[6.47 s]
0.N: Trace Attempt  3	[6.89 s]
0.N: Trace Attempt  3	[7.34 s]
0.N: Trace Attempt  3	[7.73 s]
0.N: Trace Attempt  3	[8.11 s]
0.B: Trace Attempt 380	[8.10 s]
0.N: Trace Attempt  3	[8.50 s]
0.N: Trace Attempt  3	[8.89 s]
0.N: Trace Attempt  3	[9.28 s]
0.N: Trace Attempt  3	[9.68 s]
0.N: Trace Attempt  3	[10.08 s]
0.N: Trace Attempt  3	[10.53 s]
0.N: Trace Attempt  3	[10.95 s]
0.N: Trace Attempt  3	[11.36 s]
0.N: Trace Attempt  3	[11.79 s]
0.N: Trace Attempt  3	[12.25 s]
0.B: Trace Attempt 473	[12.11 s]
0.N: Trace Attempt  3	[12.69 s]
0.N: Trace Attempt  3	[13.13 s]
0.N: Trace Attempt  3	[13.56 s]
0.N: Trace Attempt  3	[13.99 s]
0.N: Trace Attempt  3	[14.43 s]
0.N: Trace Attempt  3	[14.94 s]
0.N: Trace Attempt  3	[15.47 s]
0.N: Trace Attempt  3	[15.93 s]
0.N: Trace Attempt  3	[16.38 s]
0.B: Trace Attempt 554	[16.16 s]
0.N: Trace Attempt  3	[16.85 s]
0.N: Trace Attempt  3	[17.31 s]
0.N: Trace Attempt  3	[17.78 s]
0.N: Trace Attempt  3	[18.25 s]
0.N: Trace Attempt  3	[18.78 s]
0.N: Trace Attempt  3	[19.27 s]
0.N: Trace Attempt  3	[19.83 s]
0.N: Trace Attempt  3	[20.32 s]
0.B: Trace Attempt 626	[20.20 s]
0.N: Trace Attempt  3	[20.83 s]
0.N: Trace Attempt  3	[21.32 s]
0.N: Trace Attempt  3	[21.83 s]
0.N: Trace Attempt  3	[22.33 s]
0.N: Trace Attempt  3	[22.91 s]
0.N: Trace Attempt  3	[23.49 s]
0.N: Trace Attempt  3	[24.01 s]
0.B: Trace Attempt 687	[24.28 s]
0.N: Trace Attempt  3	[24.54 s]
0.N: Trace Attempt  3	[25.07 s]
0.N: Trace Attempt  3	[25.64 s]
0.N: Trace Attempt  3	[26.17 s]
0.N: Trace Attempt  3	[26.72 s]
0.N: Trace Attempt  3	[27.37 s]
0.N: Trace Attempt  3	[28.00 s]
0.B: Trace Attempt 744	[28.29 s]
0.N: Trace Attempt  3	[28.59 s]
0.N: Trace Attempt  3	[29.18 s]
0.N: Trace Attempt  3	[29.77 s]
0.N: Trace Attempt  3	[30.37 s]
0.N: Trace Attempt  3	[30.97 s]
0.N: Trace Attempt  3	[31.55 s]
0.N: Trace Attempt  3	[32.16 s]
0.B: Trace Attempt 800	[32.33 s]
0.N: Trace Attempt  3	[32.77 s]
0.N: Trace Attempt  3	[33.39 s]
0.N: Trace Attempt  3	[34.02 s]
0.N: Trace Attempt  3	[34.65 s]
0.N: Trace Attempt  3	[35.29 s]
0.N: Trace Attempt  3	[35.95 s]
0.N: Trace Attempt  3	[36.59 s]
0.B: Trace Attempt 853	[36.39 s]
0.N: Trace Attempt  3	[37.20 s]
0.N: Trace Attempt  3	[37.84 s]
0.N: Trace Attempt  3	[38.50 s]
0.N: Trace Attempt  3	[39.15 s]
0.N: Trace Attempt  3	[39.80 s]
0.N: Trace Attempt  3	[40.45 s]
0.B: Trace Attempt 900	[40.43 s]
0.N: Trace Attempt  3	[41.16 s]
0.N: Trace Attempt  3	[41.82 s]
0.N: Trace Attempt  3	[42.53 s]
0.N: Trace Attempt  3	[43.18 s]
0.N: Trace Attempt  3	[43.86 s]
0.N: Trace Attempt  3	[44.59 s]
0.B: Trace Attempt 946	[44.47 s]
0.N: Trace Attempt  3	[45.26 s]
0.N: Trace Attempt  3	[45.94 s]
0.N: Trace Attempt  3	[46.62 s]
0.N: Trace Attempt  3	[47.30 s]
0.N: Trace Attempt  3	[48.00 s]
0.N: Trace Attempt  3	[48.68 s]
0.B: Trace Attempt 986	[48.47 s]
0.N: Trace Attempt  3	[49.38 s]
0.N: Trace Attempt  3	[50.14 s]
0.N: Trace Attempt  3	[50.87 s]
0.N: Trace Attempt  3	[51.59 s]
0.N: Trace Attempt  3	[52.32 s]
0.N: Trace Attempt  3	[53.05 s]
0.N: Trace Attempt  3	[53.80 s]
0.N: Trace Attempt  3	[54.60 s]
0.N: Trace Attempt  3	[55.35 s]
0.N: Trace Attempt  3	[56.12 s]
0.N: Trace Attempt  3	[56.87 s]
0.N: Trace Attempt  3	[57.65 s]
0.N: Trace Attempt  3	[58.42 s]
0.N: Trace Attempt  3	[59.21 s]
0.N: Trace Attempt  3	[60.00 s]
0.N: Trace Attempt  3	[60.80 s]
0.N: Trace Attempt  3	[61.59 s]
0.N: Trace Attempt  3	[62.39 s]
0.N: Trace Attempt  3	[63.21 s]
0.N: Trace Attempt  3	[64.04 s]
0.N: Trace Attempt  3	[64.85 s]
0.N: Trace Attempt  3	[65.67 s]
0.N: Trace Attempt  3	[66.48 s]
0.N: Trace Attempt  3	[67.37 s]
0.N: Trace Attempt  3	[68.20 s]
0.N: Trace Attempt  3	[69.04 s]
0.N: Trace Attempt  3	[69.88 s]
0.N: Trace Attempt  3	[70.74 s]
0.N: Trace Attempt  3	[71.59 s]
0.N: Trace Attempt  3	[72.47 s]
0.N: Trace Attempt  3	[73.38 s]
0.N: Trace Attempt  3	[74.25 s]
0.N: Trace Attempt  3	[75.14 s]
0.N: Trace Attempt  3	[76.03 s]
0.N: Trace Attempt  3	[76.96 s]
0.N: Trace Attempt  3	[77.83 s]
0.N: Trace Attempt  3	[78.75 s]
0.N: Trace Attempt  3	[79.65 s]
0.N: Trace Attempt  3	[80.62 s]
0.N: Trace Attempt  3	[81.64 s]
0.N: Trace Attempt  3	[82.61 s]
0.N: Trace Attempt  3	[83.57 s]
0.N: Trace Attempt  3	[84.60 s]
0.N: Trace Attempt  3	[85.56 s]
0.N: Trace Attempt  3	[86.57 s]
0.N: Trace Attempt  3	[87.53 s]
0.N: Trace Attempt  3	[88.52 s]
0.N: Trace Attempt  3	[89.57 s]
0.N: Trace Attempt  3	[90.54 s]
0.N: Trace Attempt  3	[91.51 s]
0.N: Trace Attempt  3	[92.52 s]
0.N: Trace Attempt  3	[93.56 s]
0.N: Trace Attempt  3	[94.55 s]
0.N: Trace Attempt  3	[95.56 s]
0.N: Trace Attempt  3	[96.57 s]
0.N: Trace Attempt  3	[97.58 s]
0.N: Trace Attempt  3	[98.69 s]
0.N: Trace Attempt  3	[99.73 s]
0.N: Per property time limit expired (100.00 s) [100.04 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.50 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.75 s]
0.N: Trace Attempt  3	[1.03 s]
0.N: Trace Attempt  3	[1.31 s]
0.N: Trace Attempt  3	[1.61 s]
0.N: Trace Attempt  3	[1.91 s]
0.N: Trace Attempt  3	[2.26 s]
0.N: Trace Attempt  3	[2.58 s]
0.N: Trace Attempt  3	[2.88 s]
0.N: Trace Attempt  3	[3.19 s]
0.N: Trace Attempt  3	[3.50 s]
0.N: Trace Attempt  3	[3.87 s]
0.N: Trace Attempt  3	[4.17 s]
0.N: Trace Attempt  3	[4.51 s]
0.B: Trace Attempt 239	[4.02 s]
0.N: Trace Attempt  3	[4.84 s]
0.N: Trace Attempt  3	[5.19 s]
0.N: Trace Attempt  3	[5.54 s]
0.N: Trace Attempt  3	[5.90 s]
0.N: Trace Attempt  3	[6.25 s]
0.N: Trace Attempt  3	[6.70 s]
0.N: Trace Attempt  3	[7.06 s]
0.N: Trace Attempt  3	[7.43 s]
0.N: Trace Attempt  3	[7.80 s]
0.N: Trace Attempt  3	[8.17 s]
0.N: Trace Attempt  3	[8.55 s]
0.B: Trace Attempt 365	[8.03 s]
0.N: Trace Attempt  3	[8.93 s]
0.N: Trace Attempt  3	[9.33 s]
0.N: Trace Attempt  3	[9.72 s]
0.N: Trace Attempt  3	[10.12 s]
0.N: Trace Attempt  3	[10.52 s]
0.N: Trace Attempt  3	[10.92 s]
0.N: Trace Attempt  3	[11.33 s]
0.N: Trace Attempt  3	[11.74 s]
0.N: Trace Attempt  3	[12.15 s]
0.N: Trace Attempt  3	[12.56 s]
0.B: Trace Attempt 465	[12.03 s]
0.N: Trace Attempt  3	[12.97 s]
0.N: Trace Attempt  3	[13.39 s]
0.N: Trace Attempt  3	[13.82 s]
0.N: Trace Attempt  3	[14.24 s]
0.N: Trace Attempt  3	[14.71 s]
0.N: Trace Attempt  3	[15.19 s]
0.N: Trace Attempt  3	[15.64 s]
0.N: Trace Attempt  3	[16.09 s]
0.N: Trace Attempt  3	[16.56 s]
0.B: Trace Attempt 547	[16.03 s]
0.N: Trace Attempt  3	[17.02 s]
0.N: Trace Attempt  3	[17.49 s]
0.N: Trace Attempt  3	[17.97 s]
0.N: Trace Attempt  3	[18.45 s]
0.N: Trace Attempt  3	[18.93 s]
0.N: Trace Attempt  3	[19.41 s]
0.N: Trace Attempt  3	[19.90 s]
0.N: Trace Attempt  3	[20.46 s]
0.B: Trace Attempt 620	[20.05 s]
0.N: Trace Attempt  3	[20.95 s]
0.N: Trace Attempt  3	[21.45 s]
0.N: Trace Attempt  3	[21.94 s]
0.N: Trace Attempt  3	[22.45 s]
0.N: Trace Attempt  3	[22.96 s]
0.N: Trace Attempt  3	[23.46 s]
0.N: Trace Attempt  3	[24.00 s]
0.N: Trace Attempt  3	[24.54 s]
0.B: Trace Attempt 681	[24.09 s]
0.N: Trace Attempt  3	[25.09 s]
0.N: Trace Attempt  3	[25.68 s]
0.N: Trace Attempt  3	[26.28 s]
0.N: Trace Attempt  3	[26.88 s]
0.N: Trace Attempt  3	[27.47 s]
0.N: Trace Attempt  3	[28.05 s]
0.B: Trace Attempt 743	[28.09 s]
0.N: Trace Attempt  3	[28.67 s]
0.N: Trace Attempt  3	[29.29 s]
0.N: Trace Attempt  3	[29.91 s]
0.N: Trace Attempt  3	[30.52 s]
0.N: Trace Attempt  3	[31.20 s]
0.N: Trace Attempt  3	[31.81 s]
0.N: Trace Attempt  3	[32.44 s]
0.B: Trace Attempt 799	[32.11 s]
0.N: Trace Attempt  3	[33.06 s]
0.N: Trace Attempt  3	[33.67 s]
0.N: Trace Attempt  3	[34.29 s]
0.N: Trace Attempt  3	[34.94 s]
0.N: Trace Attempt  3	[35.56 s]
0.N: Trace Attempt  3	[36.21 s]
0.B: Trace Attempt 850	[36.18 s]
0.N: Trace Attempt  3	[36.89 s]
0.N: Trace Attempt  3	[37.53 s]
0.N: Trace Attempt  3	[38.20 s]
0.N: Trace Attempt  3	[38.85 s]
0.N: Trace Attempt  3	[39.51 s]
0.N: Trace Attempt  3	[40.15 s]
0.B: Trace Attempt 897	[40.21 s]
0.N: Trace Attempt  3	[40.78 s]
0.N: Trace Attempt  3	[41.45 s]
0.N: Trace Attempt  3	[42.13 s]
0.N: Trace Attempt  3	[42.80 s]
0.N: Trace Attempt  3	[43.51 s]
0.N: Trace Attempt  3	[44.16 s]
0.B: Trace Attempt 944	[44.26 s]
0.N: Trace Attempt  3	[44.84 s]
0.N: Trace Attempt  3	[45.57 s]
0.N: Trace Attempt  3	[46.25 s]
0.N: Trace Attempt  3	[47.00 s]
0.N: Trace Attempt  3	[47.73 s]
0.N: Trace Attempt  3	[48.43 s]
0.B: Trace Attempt 987	[48.33 s]
0.N: Trace Attempt  3	[49.15 s]
0.N: Trace Attempt  3	[49.89 s]
0.N: Trace Attempt  3	[50.61 s]
0.N: Trace Attempt  3	[51.33 s]
0.N: Trace Attempt  3	[52.09 s]
0.N: Trace Attempt  3	[52.82 s]
0.N: Trace Attempt  3	[53.57 s]
0.N: Trace Attempt  3	[54.32 s]
0.N: Trace Attempt  3	[55.14 s]
0.N: Trace Attempt  3	[55.89 s]
0.N: Trace Attempt  3	[56.65 s]
0.N: Trace Attempt  3	[57.45 s]
0.N: Trace Attempt  3	[58.25 s]
0.N: Trace Attempt  3	[59.06 s]
0.N: Trace Attempt  3	[59.89 s]
0.N: Trace Attempt  3	[60.70 s]
0.N: Trace Attempt  3	[61.54 s]
0.N: Trace Attempt  3	[62.37 s]
0.N: Trace Attempt  3	[63.24 s]
0.N: Trace Attempt  3	[64.09 s]
0.N: Trace Attempt  3	[64.92 s]
0.N: Trace Attempt  3	[65.77 s]
0.N: Trace Attempt  3	[66.62 s]
0.N: Trace Attempt  3	[67.47 s]
0.N: Trace Attempt  3	[68.33 s]
0.N: Trace Attempt  3	[69.25 s]
0.N: Trace Attempt  3	[70.13 s]
0.N: Trace Attempt  3	[71.02 s]
0.N: Trace Attempt  3	[71.88 s]
0.N: Trace Attempt  3	[72.77 s]
0.N: Trace Attempt  3	[73.67 s]
0.N: Trace Attempt  3	[74.56 s]
0.N: Trace Attempt  3	[75.45 s]
0.N: Trace Attempt  3	[76.35 s]
0.N: Trace Attempt  3	[77.25 s]
0.N: Trace Attempt  3	[78.20 s]
0.N: Trace Attempt  3	[79.14 s]
0.N: Trace Attempt  3	[80.09 s]
0.N: Trace Attempt  3	[81.05 s]
0.N: Trace Attempt  3	[82.01 s]
0.N: Trace Attempt  3	[82.96 s]
0.N: Trace Attempt  3	[83.92 s]
0.N: Trace Attempt  3	[84.89 s]
0.N: Trace Attempt  3	[85.85 s]
0.N: Trace Attempt  3	[86.83 s]
0.N: Trace Attempt  3	[87.83 s]
0.N: Trace Attempt  3	[88.83 s]
0.N: Trace Attempt  3	[89.82 s]
0.N: Trace Attempt  3	[90.82 s]
0.N: Trace Attempt  3	[91.87 s]
0.N: Trace Attempt  3	[92.88 s]
0.N: Trace Attempt  3	[93.89 s]
0.N: Trace Attempt  3	[94.90 s]
0.N: Trace Attempt  3	[95.93 s]
0.N: Trace Attempt  3	[96.98 s]
0.N: Trace Attempt  3	[98.02 s]
0.N: Trace Attempt  3	[99.07 s]
0.N: Trace Attempt 238	[99.71 s]
0.N: Per property time limit expired (100.00 s) [100.13 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.51 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.81 s]
0.N: Trace Attempt  3	[1.10 s]
0.N: Trace Attempt  3	[1.41 s]
0.N: Trace Attempt  3	[1.71 s]
0.N: Trace Attempt  3	[2.02 s]
0.N: Trace Attempt  3	[2.33 s]
0.N: Trace Attempt  3	[2.64 s]
0.N: Trace Attempt  3	[2.95 s]
0.N: Trace Attempt  3	[3.27 s]
0.N: Trace Attempt  3	[3.58 s]
0.N: Trace Attempt  3	[3.92 s]
0.N: Trace Attempt  3	[4.26 s]
0.N: Trace Attempt  3	[4.60 s]
0.B: Trace Attempt 239	[4.03 s]
0.N: Trace Attempt  3	[4.97 s]
0.N: Trace Attempt  3	[5.33 s]
0.N: Trace Attempt  3	[5.69 s]
0.N: Trace Attempt  3	[6.06 s]
0.N: Trace Attempt  3	[6.43 s]
0.N: Trace Attempt  3	[6.83 s]
0.N: Trace Attempt  3	[7.23 s]
0.N: Trace Attempt  3	[7.59 s]
0.N: Trace Attempt  3	[7.95 s]
0.N: Trace Attempt  3	[8.31 s]
0.B: Trace Attempt 372	[8.04 s]
0.N: Trace Attempt  3	[8.68 s]
0.N: Trace Attempt  3	[9.07 s]
0.N: Trace Attempt  3	[9.47 s]
0.N: Trace Attempt  3	[9.87 s]
0.N: Trace Attempt  3	[10.28 s]
0.N: Trace Attempt  3	[10.68 s]
0.N: Trace Attempt  3	[11.10 s]
0.N: Trace Attempt  3	[11.50 s]
0.Ht: Trace Attempt 1,001	[2.01 s]
0.Ht: A trace with 1001 cycles was found. [244.67 s]
0.Ht: A trace with 1001 cycles was found. [244.67 s]
0.Ht: A trace with 1001 cycles was found. [244.67 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1001 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 245.08 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 1001 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 245.08 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.Ht: A counterexample (cex) with 1001 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 245.08 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Ht: All properties determined. [244.63 s]
Initiating shutdown of proof (@ 245.01 s)
0.Ht: Exited with Success (@ 245.01 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [244.78 s]
0.Hp: Exited with Success (@ 245.15 s)
0.N: Trace Attempt 118	[11.76 s]
0.N: Interrupted. [244.84 s]
0.N: Exited with Success (@ 245.25 s)
0.B: Trace Attempt 444	[11.13 s]
0.B: Interrupted. [244.87 s]
0.B: Exited with Success (@ 245.25 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.02s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.N: Proofgrid shell started at 2671@luigi(local) jg_23512_luigi_12
0.B: Proofgrid shell started at 2673@luigi(local) jg_23512_luigi_12
0.Ht: Proofgrid shell started at 2670@luigi(local) jg_23512_luigi_12
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proofgrid shell started at 2668@luigi(local) jg_23512_luigi_12
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  3	[0.27 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.37 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.44 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.50 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.61 s]
0.Ht: Trace Attempt 102	[0.12 s]
0.Ht: A trace with 102 cycles was found. [0.61 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.62 s.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.Ht: A trace with 102 cycles was found. [0.78 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.79 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore3_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.Ht: A trace with 102 cycles was found. [0.81 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.82 s.
0.Ht: All properties determined. [0.80 s]
Initiating shutdown of proof (@ 0.81 s)
0.N: Interrupted. [0.81 s]
0.B: Trace Attempt  8	[0.02 s]
0.B: Interrupted. [0.81 s]
0.N: Exited with Success (@ 0.82 s)
0.B: Exited with Success (@ 0.82 s)
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.82 s)
0.Hp: Interrupted. [0.82 s]
0.Hp: Exited with Success (@ 0.82 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.019s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 10803@luigi(local) jg_23512_luigi_13
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 10804@luigi(local) jg_23512_luigi_13
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Proofgrid shell started at 10807@luigi(local) jg_23512_luigi_13
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 10815@luigi(local) jg_23512_luigi_13
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.17 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.41 s]
0.N: Trace Attempt  3	[0.43 s]
0.N: Trace Attempt  3	[0.46 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.51 s]
0.N: Trace Attempt  3	[0.54 s]
0.N: Trace Attempt  3	[0.57 s]
0.N: Trace Attempt  3	[0.60 s]
0.N: Trace Attempt  3	[0.63 s]
0.N: Trace Attempt  3	[0.67 s]
0.N: Trace Attempt  3	[0.70 s]
0.N: Trace Attempt  3	[0.73 s]
0.N: Trace Attempt  3	[0.77 s]
0.N: Trace Attempt  3	[0.80 s]
0.N: Trace Attempt  3	[0.84 s]
0.N: Trace Attempt  3	[0.87 s]
0.B: Trace Attempt 102	[0.73 s]
0.B: A trace with 102 cycles was found. [0.90 s]
0.B: A trace with 102 cycles was found. [0.90 s]
0.B: A trace with 102 cycles was found. [0.90 s]
INFO (IPF055): 0.B: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.91 s.
INFO (IPF055): 0.B: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.91 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.B: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.91 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.92 s]
Initiating shutdown of proof (@ 0.93 s)
0.B: All properties determined. [0.91 s]
0.N: Trace Attempt 47	[0.90 s]
0.N: Interrupted. [0.91 s]
0.B: Exited with Success (@ 0.93 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 102	[0.14 s]
0.Ht: Interrupted. [0.92 s]
0.Hp: Exited with Success (@ 0.93 s)
0.N: Exited with Success (@ 0.93 s)
0.Ht: Exited with Success (@ 0.94 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/blidsky/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.02s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 24867@luigi(local) jg_23512_luigi_14
0.Ht: Proofgrid shell started at 24869@luigi(local) jg_23512_luigi_14
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Proofgrid shell started at 24871@luigi(local) jg_23512_luigi_14
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 24881@luigi(local) jg_23512_luigi_14
0.N: Trace Attempt  3	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.13 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.41 s]
0.N: Trace Attempt  3	[0.44 s]
0.N: Trace Attempt  3	[0.46 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.61 s]
0.N: Trace Attempt  3	[0.64 s]
0.Ht: Trace Attempt 101	[0.07 s]
0.Ht: A trace with 101 cycles was found. [0.65 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.66 s.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.10 s]
0.Ht: A trace with 101 cycles was found. [0.76 s]
0.Ht: A trace with 101 cycles was found. [0.76 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.76 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.76 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.Ht: All properties determined. [0.75 s]
Initiating shutdown of proof (@ 0.76 s)
0.N: All properties determined. [0.75 s]
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.76 s)
0.Hp: Interrupted. [0.76 s]
0.N: Exited with Success (@ 0.77 s)
0.Hp: Exited with Success (@ 0.77 s)
0.B: Trace Attempt 22	[0.09 s]
0.B: Interrupted. [0.75 s]
0.B: Exited with Success (@ 0.77 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
