@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":315:0:315:5|User-specified initial value defined for instance uart_inst0.uart_inst0.tx_clk_divider[14:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":217:0:217:5|User-specified initial value defined for instance uart_inst0.uart_inst0.rx_clk_divider[14:0] is being ignored. 
@W: FX107 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":35:0:35:5|RAM ram512x8_inst.mem[7:0] (in view: work.fifo_sync_8bit_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO161 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[6] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":35:0:35:5|RAM ram512x8_inst.mem[0] (in view: work.fifo_sync_8bit_8s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[7] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[5] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[4] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[3] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[2] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[1] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock top|iClk with period 13.03ns. Please declare a user-defined clock on object "p:iClk"
