# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do contador_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {contador.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:56 on Jun 12,2019
# vcom -reportprogress 300 -93 -work work contador.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity contador
# -- Compiling architecture structure of contador
# End time: 23:31:56 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.contador
# vsim work.contador 
# Start time: 23:34:58 on Jun 12,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.contador(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 34069 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# ** Error: /contador/reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Error in macro C:\projetos\vhdl\simulation\modelsim\wave.do line 6
# /contador/reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
#     while executing
# "add wave -editable 1 -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset"
#     ("eval" body line 1)
#     invoked from within
# "eval add wave -editable 1 $args"
#     (procedure "wave_edit_create" line 2)
#     invoked from within
# "wave_edit_create -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset"
#     ("eval" body line 1)
#     invoked from within
# "eval $procname $args"
#     (procedure "wave_edit_command" line 8)
#     invoked from within
# "wave_edit_command create {*}$args"
#     (procedure "::wave::create" line 3)
#     invoked from within
# "wave create -driver freeze -pattern clock -initialvalue 1 -period 9000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset "
run -all
restart -f
# ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/contador/contagem00
add wave -position insertpoint  \
sim:/contador/contagem01
add wave -position insertpoint  \
sim:/contador/contagem10
add wave -position insertpoint  \
sim:/contador/contagem11
run -all
restart -f
# ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
restart -f
# ** Warning: Design size of 16789 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
wave create -driver freeze -pattern clock -initialvalue U -period 3000ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/contador/reset
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/contador/reset
run -all
# End time: 23:53:39 on Jun 12,2019, Elapsed time: 0:18:41
# Errors: 0, Warnings: 4
