$date
	Mon Aug 19 22:22:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module inv_tb $end
$var wire 1 ! dout $end
$var reg 1 " din $end
$scope module NOT1 $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#5
1!
0"
#15
0!
1"
#35
