/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/simple_testcase_with_neg_constant/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/simple_testcase_with_neg_constant.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/simple_testcase_with_neg_constant/run_1/synth_1_1/synthesis/slpp_all/lib/work/cell_sim_blackbox.v /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
