
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                     Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={0,rS,0,rD,hint,9}                             IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={0,rS,0,rD,hint,9}                            Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={0,rS,0,rD,hint,9}                            Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F11)
	S19= PC.Out=>ALUOut_EX.In                                   Premise(F12)
	S20= ALUOut_EX.In=addr                                      Path(S4,S19)
	S21= IR_ID.Out25_21=>GPR.RReg1                              Premise(F13)
	S22= GPR.Rdata1=>FU.InID1                                   Premise(F14)
	S23= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F15)
	S24= FU.OutID1=>PC.In                                       Premise(F16)
	S25= IR_ID.Out=>IR_EX.In                                    Premise(F17)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F19)
	S28= IR_EX.Out=>FU.IR_EX                                    Premise(F20)
	S29= IR_EX.Out31_26=>CU_EX.Op                               Premise(F21)
	S30= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F22)
	S31= IR_EX.Out=>IR_MEM.In                                   Premise(F23)
	S32= ALUOut_EX.Out=>ALUOut_MEM.In                           Premise(F24)
	S33= ALUOut_EX.Out=>FU.InEX                                 Premise(F25)
	S34= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F26)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F27)
	S36= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F28)
	S37= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F29)
	S38= IR_MEM.Out=>IR_WB.In                                   Premise(F30)
	S39= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F31)
	S40= ALUOut_MEM.Out=>FU.InMEM                               Premise(F32)
	S41= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F33)
	S42= IR_WB.Out=>FU.IR_WB                                    Premise(F34)
	S43= IR_WB.Out31_26=>CU_WB.Op                               Premise(F35)
	S44= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F36)
	S45= IR_WB.Out15_11=>GPR.WReg                               Premise(F37)
	S46= ALUOut_WB.Out=>GPR.WData                               Premise(F38)
	S47= ALUOut_WB.Out=>FU.InWB                                 Premise(F39)
	S48= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F40)
	S49= CtrlPC=0                                               Premise(F41)
	S50= CtrlPCInc=1                                            Premise(F42)
	S51= PC[Out]=addr+4                                         PC-Inc(S1,S49,S50)
	S52= PC[CIA]=addr                                           PC-Inc(S1,S49,S50)
	S53= CtrlIMem=0                                             Premise(F43)
	S54= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                    IMem-Hold(S2,S53)
	S55= CtrlASIDIn=0                                           Premise(F44)
	S56= CtrlCP0=0                                              Premise(F45)
	S57= CP0[ASID]=pid                                          CP0-Hold(S0,S56)
	S58= CtrlEPCIn=0                                            Premise(F46)
	S59= CtrlExCodeIn=0                                         Premise(F47)
	S60= CtrlIR_ID=1                                            Premise(F48)
	S61= [IR_ID]={0,rS,0,rD,hint,9}                             IR_ID-Write(S13,S60)
	S62= CtrlALUOut_EX=0                                        Premise(F49)
	S63= CtrlGPR=0                                              Premise(F50)
	S64= CtrlIR_EX=0                                            Premise(F51)
	S65= CtrlIR_MEM=0                                           Premise(F52)
	S66= CtrlALUOut_MEM=0                                       Premise(F53)
	S67= CtrlIR_WB=0                                            Premise(F54)
	S68= CtrlALUOut_WB=0                                        Premise(F55)
	S69= GPR[rS]=a                                              Premise(F56)

ID	S70= PC.Out=addr+4                                          PC-Out(S51)
	S71= PC.CIA=addr                                            PC-Out(S52)
	S72= PC.CIA31_28=addr[31:28]                                PC-Out(S52)
	S73= CP0.ASID=pid                                           CP0-Read-ASID(S57)
	S74= IR_ID.Out={0,rS,0,rD,hint,9}                           IR-Out(S61)
	S75= IR_ID.Out31_26=0                                       IR-Out(S61)
	S76= IR_ID.Out25_21=rS                                      IR-Out(S61)
	S77= IR_ID.Out20_16=0                                       IR-Out(S61)
	S78= IR_ID.Out15_11=rD                                      IR-Out(S61)
	S79= IR_ID.Out10_6=hint                                     IR-Out(S61)
	S80= IR_ID.Out5_0=9                                         IR-Out(S61)
	S81= PC.Out=>IMem.RAddr                                     Premise(F57)
	S82= IMem.RAddr=addr+4                                      Path(S70,S81)
	S83= CP0.ASID=>IMem.ASID                                    Premise(F58)
	S84= IMem.ASID=pid                                          Path(S73,S83)
	S85= IMem.Out=>FU.IR_IF                                     Premise(F59)
	S86= IMem.Out=>IR_ID.In                                     Premise(F60)
	S87= FU.Halt_IF=>CU_IF.Halt                                 Premise(F61)
	S88= FU.Bub_IF=>CU_IF.Bub                                   Premise(F62)
	S89= IR_ID.Out=>FU.IR_ID                                    Premise(F63)
	S90= FU.IR_ID={0,rS,0,rD,hint,9}                            Path(S74,S89)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F64)
	S92= CU_ID.Op=0                                             Path(S75,S91)
	S93= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F65)
	S94= CU_ID.IRFunc=9                                         Path(S80,S93)
	S95= PC.Out=>ALUOut_EX.In                                   Premise(F66)
	S96= ALUOut_EX.In=addr+4                                    Path(S70,S95)
	S97= IR_ID.Out25_21=>GPR.RReg1                              Premise(F67)
	S98= GPR.RReg1=rS                                           Path(S76,S97)
	S99= GPR.Rdata1=a                                           GPR-Read(S98,S69)
	S100= GPR.Rdata1=>FU.InID1                                  Premise(F68)
	S101= FU.InID1=a                                            Path(S99,S100)
	S102= FU.OutID1=FU(a)                                       FU-Forward(S101)
	S103= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F69)
	S104= FU.InID1_RReg=rS                                      Path(S76,S103)
	S105= FU.OutID1=>PC.In                                      Premise(F70)
	S106= PC.In=FU(a)                                           Path(S102,S105)
	S107= IR_ID.Out=>IR_EX.In                                   Premise(F71)
	S108= IR_EX.In={0,rS,0,rD,hint,9}                           Path(S74,S107)
	S109= FU.Halt_ID=>CU_ID.Halt                                Premise(F72)
	S110= FU.Bub_ID=>CU_ID.Bub                                  Premise(F73)
	S111= FU.InID2_RReg=5'b00000                                Premise(F74)
	S112= IR_EX.Out=>FU.IR_EX                                   Premise(F75)
	S113= IR_EX.Out31_26=>CU_EX.Op                              Premise(F76)
	S114= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F77)
	S115= IR_EX.Out=>IR_MEM.In                                  Premise(F78)
	S116= ALUOut_EX.Out=>ALUOut_MEM.In                          Premise(F79)
	S117= ALUOut_EX.Out=>FU.InEX                                Premise(F80)
	S118= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F81)
	S119= IR_MEM.Out=>FU.IR_MEM                                 Premise(F82)
	S120= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F83)
	S121= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F84)
	S122= IR_MEM.Out=>IR_WB.In                                  Premise(F85)
	S123= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F86)
	S124= ALUOut_MEM.Out=>FU.InMEM                              Premise(F87)
	S125= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F88)
	S126= IR_WB.Out=>FU.IR_WB                                   Premise(F89)
	S127= IR_WB.Out31_26=>CU_WB.Op                              Premise(F90)
	S128= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F91)
	S129= IR_WB.Out15_11=>GPR.WReg                              Premise(F92)
	S130= ALUOut_WB.Out=>GPR.WData                              Premise(F93)
	S131= ALUOut_WB.Out=>FU.InWB                                Premise(F94)
	S132= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F95)
	S133= CtrlPC=1                                              Premise(F96)
	S134= CtrlPCInc=0                                           Premise(F97)
	S135= PC[CIA]=addr                                          PC-Hold(S52,S134)
	S136= PC[Out]=FU(a)                                         PC-Write(S106,S133,S134)
	S137= CtrlIMem=0                                            Premise(F98)
	S138= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S54,S137)
	S139= CtrlASIDIn=0                                          Premise(F99)
	S140= CtrlCP0=0                                             Premise(F100)
	S141= CP0[ASID]=pid                                         CP0-Hold(S57,S140)
	S142= CtrlEPCIn=0                                           Premise(F101)
	S143= CtrlExCodeIn=0                                        Premise(F102)
	S144= CtrlIR_ID=0                                           Premise(F103)
	S145= [IR_ID]={0,rS,0,rD,hint,9}                            IR_ID-Hold(S61,S144)
	S146= CtrlALUOut_EX=1                                       Premise(F104)
	S147= [ALUOut_EX]=addr+4                                    ALUOut_EX-Write(S96,S146)
	S148= CtrlGPR=0                                             Premise(F105)
	S149= GPR[rS]=a                                             GPR-Hold(S69,S148)
	S150= CtrlIR_EX=1                                           Premise(F106)
	S151= [IR_EX]={0,rS,0,rD,hint,9}                            IR_EX-Write(S108,S150)
	S152= CtrlIR_MEM=0                                          Premise(F107)
	S153= CtrlALUOut_MEM=0                                      Premise(F108)
	S154= CtrlIR_WB=0                                           Premise(F109)
	S155= CtrlALUOut_WB=0                                       Premise(F110)

EX	S156= PC.CIA=addr                                           PC-Out(S135)
	S157= PC.CIA31_28=addr[31:28]                               PC-Out(S135)
	S158= PC.Out=FU(a)                                          PC-Out(S136)
	S159= CP0.ASID=pid                                          CP0-Read-ASID(S141)
	S160= IR_ID.Out={0,rS,0,rD,hint,9}                          IR-Out(S145)
	S161= IR_ID.Out31_26=0                                      IR-Out(S145)
	S162= IR_ID.Out25_21=rS                                     IR-Out(S145)
	S163= IR_ID.Out20_16=0                                      IR-Out(S145)
	S164= IR_ID.Out15_11=rD                                     IR-Out(S145)
	S165= IR_ID.Out10_6=hint                                    IR-Out(S145)
	S166= IR_ID.Out5_0=9                                        IR-Out(S145)
	S167= ALUOut_EX.Out=addr+4                                  ALUOut_EX-Out(S147)
	S168= ALUOut_EX.Out1_0={addr+4}[1:0]                        ALUOut_EX-Out(S147)
	S169= ALUOut_EX.Out4_0={addr+4}[4:0]                        ALUOut_EX-Out(S147)
	S170= IR_EX.Out={0,rS,0,rD,hint,9}                          IR_EX-Out(S151)
	S171= IR_EX.Out31_26=0                                      IR_EX-Out(S151)
	S172= IR_EX.Out25_21=rS                                     IR_EX-Out(S151)
	S173= IR_EX.Out20_16=0                                      IR_EX-Out(S151)
	S174= IR_EX.Out15_11=rD                                     IR_EX-Out(S151)
	S175= IR_EX.Out10_6=hint                                    IR_EX-Out(S151)
	S176= IR_EX.Out5_0=9                                        IR_EX-Out(S151)
	S177= PC.Out=>IMem.RAddr                                    Premise(F111)
	S178= IMem.RAddr=FU(a)                                      Path(S158,S177)
	S179= CP0.ASID=>IMem.ASID                                   Premise(F112)
	S180= IMem.ASID=pid                                         Path(S159,S179)
	S181= IMem.Out=>FU.IR_IF                                    Premise(F113)
	S182= IMem.Out=>IR_ID.In                                    Premise(F114)
	S183= FU.Halt_IF=>CU_IF.Halt                                Premise(F115)
	S184= FU.Bub_IF=>CU_IF.Bub                                  Premise(F116)
	S185= IR_ID.Out=>FU.IR_ID                                   Premise(F117)
	S186= FU.IR_ID={0,rS,0,rD,hint,9}                           Path(S160,S185)
	S187= IR_ID.Out31_26=>CU_ID.Op                              Premise(F118)
	S188= CU_ID.Op=0                                            Path(S161,S187)
	S189= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F119)
	S190= CU_ID.IRFunc=9                                        Path(S166,S189)
	S191= PC.Out=>ALUOut_EX.In                                  Premise(F120)
	S192= ALUOut_EX.In=FU(a)                                    Path(S158,S191)
	S193= IR_ID.Out25_21=>GPR.RReg1                             Premise(F121)
	S194= GPR.RReg1=rS                                          Path(S162,S193)
	S195= GPR.Rdata1=a                                          GPR-Read(S194,S149)
	S196= GPR.Rdata1=>FU.InID1                                  Premise(F122)
	S197= FU.InID1=a                                            Path(S195,S196)
	S198= FU.OutID1=FU(a)                                       FU-Forward(S197)
	S199= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F123)
	S200= FU.InID1_RReg=rS                                      Path(S162,S199)
	S201= FU.OutID1=>PC.In                                      Premise(F124)
	S202= PC.In=FU(a)                                           Path(S198,S201)
	S203= IR_ID.Out=>IR_EX.In                                   Premise(F125)
	S204= IR_EX.In={0,rS,0,rD,hint,9}                           Path(S160,S203)
	S205= FU.Halt_ID=>CU_ID.Halt                                Premise(F126)
	S206= FU.Bub_ID=>CU_ID.Bub                                  Premise(F127)
	S207= IR_EX.Out=>FU.IR_EX                                   Premise(F128)
	S208= FU.IR_EX={0,rS,0,rD,hint,9}                           Path(S170,S207)
	S209= IR_EX.Out31_26=>CU_EX.Op                              Premise(F129)
	S210= CU_EX.Op=0                                            Path(S171,S209)
	S211= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F130)
	S212= CU_EX.IRFunc=9                                        Path(S176,S211)
	S213= IR_EX.Out=>IR_MEM.In                                  Premise(F131)
	S214= IR_MEM.In={0,rS,0,rD,hint,9}                          Path(S170,S213)
	S215= ALUOut_EX.Out=>ALUOut_MEM.In                          Premise(F132)
	S216= ALUOut_MEM.In=addr+4                                  Path(S167,S215)
	S217= ALUOut_EX.Out=>FU.InEX                                Premise(F133)
	S218= FU.InEX=addr+4                                        Path(S167,S217)
	S219= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F134)
	S220= FU.InEX_WReg=rD                                       Path(S174,S219)
	S221= IR_MEM.Out=>FU.IR_MEM                                 Premise(F135)
	S222= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F136)
	S223= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F137)
	S224= IR_MEM.Out=>IR_WB.In                                  Premise(F138)
	S225= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F139)
	S226= ALUOut_MEM.Out=>FU.InMEM                              Premise(F140)
	S227= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F141)
	S228= IR_WB.Out=>FU.IR_WB                                   Premise(F142)
	S229= IR_WB.Out31_26=>CU_WB.Op                              Premise(F143)
	S230= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F144)
	S231= IR_WB.Out15_11=>GPR.WReg                              Premise(F145)
	S232= ALUOut_WB.Out=>GPR.WData                              Premise(F146)
	S233= ALUOut_WB.Out=>FU.InWB                                Premise(F147)
	S234= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F148)
	S235= CtrlPC=0                                              Premise(F149)
	S236= CtrlPCInc=0                                           Premise(F150)
	S237= PC[CIA]=addr                                          PC-Hold(S135,S236)
	S238= PC[Out]=FU(a)                                         PC-Hold(S136,S235,S236)
	S239= CtrlIMem=0                                            Premise(F151)
	S240= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S138,S239)
	S241= CtrlASIDIn=0                                          Premise(F152)
	S242= CtrlCP0=0                                             Premise(F153)
	S243= CP0[ASID]=pid                                         CP0-Hold(S141,S242)
	S244= CtrlEPCIn=0                                           Premise(F154)
	S245= CtrlExCodeIn=0                                        Premise(F155)
	S246= CtrlIR_ID=0                                           Premise(F156)
	S247= [IR_ID]={0,rS,0,rD,hint,9}                            IR_ID-Hold(S145,S246)
	S248= CtrlALUOut_EX=0                                       Premise(F157)
	S249= [ALUOut_EX]=addr+4                                    ALUOut_EX-Hold(S147,S248)
	S250= CtrlGPR=0                                             Premise(F158)
	S251= GPR[rS]=a                                             GPR-Hold(S149,S250)
	S252= CtrlIR_EX=0                                           Premise(F159)
	S253= [IR_EX]={0,rS,0,rD,hint,9}                            IR_EX-Hold(S151,S252)
	S254= CtrlIR_MEM=1                                          Premise(F160)
	S255= [IR_MEM]={0,rS,0,rD,hint,9}                           IR_MEM-Write(S214,S254)
	S256= CtrlALUOut_MEM=1                                      Premise(F161)
	S257= [ALUOut_MEM]=addr+4                                   ALUOut_MEM-Write(S216,S256)
	S258= CtrlIR_WB=0                                           Premise(F162)
	S259= CtrlALUOut_WB=0                                       Premise(F163)

MEM	S260= PC.CIA=addr                                           PC-Out(S237)
	S261= PC.CIA31_28=addr[31:28]                               PC-Out(S237)
	S262= PC.Out=FU(a)                                          PC-Out(S238)
	S263= CP0.ASID=pid                                          CP0-Read-ASID(S243)
	S264= IR_ID.Out={0,rS,0,rD,hint,9}                          IR-Out(S247)
	S265= IR_ID.Out31_26=0                                      IR-Out(S247)
	S266= IR_ID.Out25_21=rS                                     IR-Out(S247)
	S267= IR_ID.Out20_16=0                                      IR-Out(S247)
	S268= IR_ID.Out15_11=rD                                     IR-Out(S247)
	S269= IR_ID.Out10_6=hint                                    IR-Out(S247)
	S270= IR_ID.Out5_0=9                                        IR-Out(S247)
	S271= ALUOut_EX.Out=addr+4                                  ALUOut_EX-Out(S249)
	S272= ALUOut_EX.Out1_0={addr+4}[1:0]                        ALUOut_EX-Out(S249)
	S273= ALUOut_EX.Out4_0={addr+4}[4:0]                        ALUOut_EX-Out(S249)
	S274= IR_EX.Out={0,rS,0,rD,hint,9}                          IR_EX-Out(S253)
	S275= IR_EX.Out31_26=0                                      IR_EX-Out(S253)
	S276= IR_EX.Out25_21=rS                                     IR_EX-Out(S253)
	S277= IR_EX.Out20_16=0                                      IR_EX-Out(S253)
	S278= IR_EX.Out15_11=rD                                     IR_EX-Out(S253)
	S279= IR_EX.Out10_6=hint                                    IR_EX-Out(S253)
	S280= IR_EX.Out5_0=9                                        IR_EX-Out(S253)
	S281= IR_MEM.Out={0,rS,0,rD,hint,9}                         IR_MEM-Out(S255)
	S282= IR_MEM.Out31_26=0                                     IR_MEM-Out(S255)
	S283= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S255)
	S284= IR_MEM.Out20_16=0                                     IR_MEM-Out(S255)
	S285= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S255)
	S286= IR_MEM.Out10_6=hint                                   IR_MEM-Out(S255)
	S287= IR_MEM.Out5_0=9                                       IR_MEM-Out(S255)
	S288= ALUOut_MEM.Out=addr+4                                 ALUOut_MEM-Out(S257)
	S289= ALUOut_MEM.Out1_0={addr+4}[1:0]                       ALUOut_MEM-Out(S257)
	S290= ALUOut_MEM.Out4_0={addr+4}[4:0]                       ALUOut_MEM-Out(S257)
	S291= PC.Out=>IMem.RAddr                                    Premise(F164)
	S292= IMem.RAddr=FU(a)                                      Path(S262,S291)
	S293= CP0.ASID=>IMem.ASID                                   Premise(F165)
	S294= IMem.ASID=pid                                         Path(S263,S293)
	S295= IMem.Out=>FU.IR_IF                                    Premise(F166)
	S296= IMem.Out=>IR_ID.In                                    Premise(F167)
	S297= FU.Halt_IF=>CU_IF.Halt                                Premise(F168)
	S298= FU.Bub_IF=>CU_IF.Bub                                  Premise(F169)
	S299= IR_ID.Out=>FU.IR_ID                                   Premise(F170)
	S300= FU.IR_ID={0,rS,0,rD,hint,9}                           Path(S264,S299)
	S301= IR_ID.Out31_26=>CU_ID.Op                              Premise(F171)
	S302= CU_ID.Op=0                                            Path(S265,S301)
	S303= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F172)
	S304= CU_ID.IRFunc=9                                        Path(S270,S303)
	S305= PC.Out=>ALUOut_EX.In                                  Premise(F173)
	S306= ALUOut_EX.In=FU(a)                                    Path(S262,S305)
	S307= IR_ID.Out25_21=>GPR.RReg1                             Premise(F174)
	S308= GPR.RReg1=rS                                          Path(S266,S307)
	S309= GPR.Rdata1=a                                          GPR-Read(S308,S251)
	S310= GPR.Rdata1=>FU.InID1                                  Premise(F175)
	S311= FU.InID1=a                                            Path(S309,S310)
	S312= FU.OutID1=FU(a)                                       FU-Forward(S311)
	S313= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F176)
	S314= FU.InID1_RReg=rS                                      Path(S266,S313)
	S315= FU.OutID1=>PC.In                                      Premise(F177)
	S316= PC.In=FU(a)                                           Path(S312,S315)
	S317= IR_ID.Out=>IR_EX.In                                   Premise(F178)
	S318= IR_EX.In={0,rS,0,rD,hint,9}                           Path(S264,S317)
	S319= FU.Halt_ID=>CU_ID.Halt                                Premise(F179)
	S320= FU.Bub_ID=>CU_ID.Bub                                  Premise(F180)
	S321= IR_EX.Out=>FU.IR_EX                                   Premise(F181)
	S322= FU.IR_EX={0,rS,0,rD,hint,9}                           Path(S274,S321)
	S323= IR_EX.Out31_26=>CU_EX.Op                              Premise(F182)
	S324= CU_EX.Op=0                                            Path(S275,S323)
	S325= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F183)
	S326= CU_EX.IRFunc=9                                        Path(S280,S325)
	S327= IR_EX.Out=>IR_MEM.In                                  Premise(F184)
	S328= IR_MEM.In={0,rS,0,rD,hint,9}                          Path(S274,S327)
	S329= ALUOut_EX.Out=>ALUOut_MEM.In                          Premise(F185)
	S330= ALUOut_MEM.In=addr+4                                  Path(S271,S329)
	S331= ALUOut_EX.Out=>FU.InEX                                Premise(F186)
	S332= FU.InEX=addr+4                                        Path(S271,S331)
	S333= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F187)
	S334= FU.InEX_WReg=rD                                       Path(S278,S333)
	S335= IR_MEM.Out=>FU.IR_MEM                                 Premise(F188)
	S336= FU.IR_MEM={0,rS,0,rD,hint,9}                          Path(S281,S335)
	S337= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F189)
	S338= CU_MEM.Op=0                                           Path(S282,S337)
	S339= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F190)
	S340= CU_MEM.IRFunc=9                                       Path(S287,S339)
	S341= IR_MEM.Out=>IR_WB.In                                  Premise(F191)
	S342= IR_WB.In={0,rS,0,rD,hint,9}                           Path(S281,S341)
	S343= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F192)
	S344= ALUOut_WB.In=addr+4                                   Path(S288,S343)
	S345= ALUOut_MEM.Out=>FU.InMEM                              Premise(F193)
	S346= FU.InMEM=addr+4                                       Path(S288,S345)
	S347= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F194)
	S348= FU.InMEM_WReg=rD                                      Path(S285,S347)
	S349= IR_WB.Out=>FU.IR_WB                                   Premise(F195)
	S350= IR_WB.Out31_26=>CU_WB.Op                              Premise(F196)
	S351= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F197)
	S352= IR_WB.Out15_11=>GPR.WReg                              Premise(F198)
	S353= ALUOut_WB.Out=>GPR.WData                              Premise(F199)
	S354= ALUOut_WB.Out=>FU.InWB                                Premise(F200)
	S355= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F201)
	S356= CtrlPC=0                                              Premise(F202)
	S357= CtrlPCInc=0                                           Premise(F203)
	S358= PC[CIA]=addr                                          PC-Hold(S237,S357)
	S359= PC[Out]=FU(a)                                         PC-Hold(S238,S356,S357)
	S360= CtrlIMem=0                                            Premise(F204)
	S361= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S240,S360)
	S362= CtrlASIDIn=0                                          Premise(F205)
	S363= CtrlCP0=0                                             Premise(F206)
	S364= CP0[ASID]=pid                                         CP0-Hold(S243,S363)
	S365= CtrlEPCIn=0                                           Premise(F207)
	S366= CtrlExCodeIn=0                                        Premise(F208)
	S367= CtrlIR_ID=0                                           Premise(F209)
	S368= [IR_ID]={0,rS,0,rD,hint,9}                            IR_ID-Hold(S247,S367)
	S369= CtrlALUOut_EX=0                                       Premise(F210)
	S370= [ALUOut_EX]=addr+4                                    ALUOut_EX-Hold(S249,S369)
	S371= CtrlGPR=0                                             Premise(F211)
	S372= GPR[rS]=a                                             GPR-Hold(S251,S371)
	S373= CtrlIR_EX=0                                           Premise(F212)
	S374= [IR_EX]={0,rS,0,rD,hint,9}                            IR_EX-Hold(S253,S373)
	S375= CtrlIR_MEM=0                                          Premise(F213)
	S376= [IR_MEM]={0,rS,0,rD,hint,9}                           IR_MEM-Hold(S255,S375)
	S377= CtrlALUOut_MEM=0                                      Premise(F214)
	S378= [ALUOut_MEM]=addr+4                                   ALUOut_MEM-Hold(S257,S377)
	S379= CtrlIR_WB=1                                           Premise(F215)
	S380= [IR_WB]={0,rS,0,rD,hint,9}                            IR_WB-Write(S342,S379)
	S381= CtrlALUOut_WB=1                                       Premise(F216)
	S382= [ALUOut_WB]=addr+4                                    ALUOut_WB-Write(S344,S381)

WB	S383= PC.CIA=addr                                           PC-Out(S358)
	S384= PC.CIA31_28=addr[31:28]                               PC-Out(S358)
	S385= PC.Out=FU(a)                                          PC-Out(S359)
	S386= CP0.ASID=pid                                          CP0-Read-ASID(S364)
	S387= IR_ID.Out={0,rS,0,rD,hint,9}                          IR-Out(S368)
	S388= IR_ID.Out31_26=0                                      IR-Out(S368)
	S389= IR_ID.Out25_21=rS                                     IR-Out(S368)
	S390= IR_ID.Out20_16=0                                      IR-Out(S368)
	S391= IR_ID.Out15_11=rD                                     IR-Out(S368)
	S392= IR_ID.Out10_6=hint                                    IR-Out(S368)
	S393= IR_ID.Out5_0=9                                        IR-Out(S368)
	S394= ALUOut_EX.Out=addr+4                                  ALUOut_EX-Out(S370)
	S395= ALUOut_EX.Out1_0={addr+4}[1:0]                        ALUOut_EX-Out(S370)
	S396= ALUOut_EX.Out4_0={addr+4}[4:0]                        ALUOut_EX-Out(S370)
	S397= IR_EX.Out={0,rS,0,rD,hint,9}                          IR_EX-Out(S374)
	S398= IR_EX.Out31_26=0                                      IR_EX-Out(S374)
	S399= IR_EX.Out25_21=rS                                     IR_EX-Out(S374)
	S400= IR_EX.Out20_16=0                                      IR_EX-Out(S374)
	S401= IR_EX.Out15_11=rD                                     IR_EX-Out(S374)
	S402= IR_EX.Out10_6=hint                                    IR_EX-Out(S374)
	S403= IR_EX.Out5_0=9                                        IR_EX-Out(S374)
	S404= IR_MEM.Out={0,rS,0,rD,hint,9}                         IR_MEM-Out(S376)
	S405= IR_MEM.Out31_26=0                                     IR_MEM-Out(S376)
	S406= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S376)
	S407= IR_MEM.Out20_16=0                                     IR_MEM-Out(S376)
	S408= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S376)
	S409= IR_MEM.Out10_6=hint                                   IR_MEM-Out(S376)
	S410= IR_MEM.Out5_0=9                                       IR_MEM-Out(S376)
	S411= ALUOut_MEM.Out=addr+4                                 ALUOut_MEM-Out(S378)
	S412= ALUOut_MEM.Out1_0={addr+4}[1:0]                       ALUOut_MEM-Out(S378)
	S413= ALUOut_MEM.Out4_0={addr+4}[4:0]                       ALUOut_MEM-Out(S378)
	S414= IR_WB.Out={0,rS,0,rD,hint,9}                          IR-Out(S380)
	S415= IR_WB.Out31_26=0                                      IR-Out(S380)
	S416= IR_WB.Out25_21=rS                                     IR-Out(S380)
	S417= IR_WB.Out20_16=0                                      IR-Out(S380)
	S418= IR_WB.Out15_11=rD                                     IR-Out(S380)
	S419= IR_WB.Out10_6=hint                                    IR-Out(S380)
	S420= IR_WB.Out5_0=9                                        IR-Out(S380)
	S421= ALUOut_WB.Out=addr+4                                  ALUOut_WB-Out(S382)
	S422= ALUOut_WB.Out1_0={addr+4}[1:0]                        ALUOut_WB-Out(S382)
	S423= ALUOut_WB.Out4_0={addr+4}[4:0]                        ALUOut_WB-Out(S382)
	S424= PC.Out=>IMem.RAddr                                    Premise(F217)
	S425= IMem.RAddr=FU(a)                                      Path(S385,S424)
	S426= CP0.ASID=>IMem.ASID                                   Premise(F218)
	S427= IMem.ASID=pid                                         Path(S386,S426)
	S428= IMem.Out=>FU.IR_IF                                    Premise(F219)
	S429= IMem.Out=>IR_ID.In                                    Premise(F220)
	S430= FU.Halt_IF=>CU_IF.Halt                                Premise(F221)
	S431= FU.Bub_IF=>CU_IF.Bub                                  Premise(F222)
	S432= IR_ID.Out=>FU.IR_ID                                   Premise(F223)
	S433= FU.IR_ID={0,rS,0,rD,hint,9}                           Path(S387,S432)
	S434= IR_ID.Out31_26=>CU_ID.Op                              Premise(F224)
	S435= CU_ID.Op=0                                            Path(S388,S434)
	S436= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F225)
	S437= CU_ID.IRFunc=9                                        Path(S393,S436)
	S438= PC.Out=>ALUOut_EX.In                                  Premise(F226)
	S439= ALUOut_EX.In=FU(a)                                    Path(S385,S438)
	S440= IR_ID.Out25_21=>GPR.RReg1                             Premise(F227)
	S441= GPR.RReg1=rS                                          Path(S389,S440)
	S442= GPR.Rdata1=a                                          GPR-Read(S441,S372)
	S443= GPR.Rdata1=>FU.InID1                                  Premise(F228)
	S444= FU.InID1=a                                            Path(S442,S443)
	S445= FU.OutID1=FU(a)                                       FU-Forward(S444)
	S446= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F229)
	S447= FU.InID1_RReg=rS                                      Path(S389,S446)
	S448= FU.OutID1=>PC.In                                      Premise(F230)
	S449= PC.In=FU(a)                                           Path(S445,S448)
	S450= IR_ID.Out=>IR_EX.In                                   Premise(F231)
	S451= IR_EX.In={0,rS,0,rD,hint,9}                           Path(S387,S450)
	S452= FU.Halt_ID=>CU_ID.Halt                                Premise(F232)
	S453= FU.Bub_ID=>CU_ID.Bub                                  Premise(F233)
	S454= IR_EX.Out=>FU.IR_EX                                   Premise(F234)
	S455= FU.IR_EX={0,rS,0,rD,hint,9}                           Path(S397,S454)
	S456= IR_EX.Out31_26=>CU_EX.Op                              Premise(F235)
	S457= CU_EX.Op=0                                            Path(S398,S456)
	S458= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F236)
	S459= CU_EX.IRFunc=9                                        Path(S403,S458)
	S460= IR_EX.Out=>IR_MEM.In                                  Premise(F237)
	S461= IR_MEM.In={0,rS,0,rD,hint,9}                          Path(S397,S460)
	S462= ALUOut_EX.Out=>ALUOut_MEM.In                          Premise(F238)
	S463= ALUOut_MEM.In=addr+4                                  Path(S394,S462)
	S464= ALUOut_EX.Out=>FU.InEX                                Premise(F239)
	S465= FU.InEX=addr+4                                        Path(S394,S464)
	S466= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F240)
	S467= FU.InEX_WReg=rD                                       Path(S401,S466)
	S468= IR_MEM.Out=>FU.IR_MEM                                 Premise(F241)
	S469= FU.IR_MEM={0,rS,0,rD,hint,9}                          Path(S404,S468)
	S470= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F242)
	S471= CU_MEM.Op=0                                           Path(S405,S470)
	S472= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F243)
	S473= CU_MEM.IRFunc=9                                       Path(S410,S472)
	S474= IR_MEM.Out=>IR_WB.In                                  Premise(F244)
	S475= IR_WB.In={0,rS,0,rD,hint,9}                           Path(S404,S474)
	S476= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F245)
	S477= ALUOut_WB.In=addr+4                                   Path(S411,S476)
	S478= ALUOut_MEM.Out=>FU.InMEM                              Premise(F246)
	S479= FU.InMEM=addr+4                                       Path(S411,S478)
	S480= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F247)
	S481= FU.InMEM_WReg=rD                                      Path(S408,S480)
	S482= IR_WB.Out=>FU.IR_WB                                   Premise(F248)
	S483= FU.IR_WB={0,rS,0,rD,hint,9}                           Path(S414,S482)
	S484= IR_WB.Out31_26=>CU_WB.Op                              Premise(F249)
	S485= CU_WB.Op=0                                            Path(S415,S484)
	S486= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F250)
	S487= CU_WB.IRFunc=9                                        Path(S420,S486)
	S488= IR_WB.Out15_11=>GPR.WReg                              Premise(F251)
	S489= GPR.WReg=rD                                           Path(S418,S488)
	S490= ALUOut_WB.Out=>GPR.WData                              Premise(F252)
	S491= GPR.WData=addr+4                                      Path(S421,S490)
	S492= ALUOut_WB.Out=>FU.InWB                                Premise(F253)
	S493= FU.InWB=addr+4                                        Path(S421,S492)
	S494= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F254)
	S495= FU.InWB_WReg=rD                                       Path(S418,S494)
	S496= CtrlPC=0                                              Premise(F255)
	S497= CtrlPCInc=0                                           Premise(F256)
	S498= PC[CIA]=addr                                          PC-Hold(S358,S497)
	S499= PC[Out]=FU(a)                                         PC-Hold(S359,S496,S497)
	S500= CtrlIMem=0                                            Premise(F257)
	S501= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S361,S500)
	S502= CtrlASIDIn=0                                          Premise(F258)
	S503= CtrlCP0=0                                             Premise(F259)
	S504= CP0[ASID]=pid                                         CP0-Hold(S364,S503)
	S505= CtrlEPCIn=0                                           Premise(F260)
	S506= CtrlExCodeIn=0                                        Premise(F261)
	S507= CtrlIR_ID=0                                           Premise(F262)
	S508= [IR_ID]={0,rS,0,rD,hint,9}                            IR_ID-Hold(S368,S507)
	S509= CtrlALUOut_EX=0                                       Premise(F263)
	S510= [ALUOut_EX]=addr+4                                    ALUOut_EX-Hold(S370,S509)
	S511= CtrlGPR=1                                             Premise(F264)
	S512= GPR[rD]=addr+4                                        GPR-Write(S489,S491,S511)
	S513= CtrlIR_EX=0                                           Premise(F265)
	S514= [IR_EX]={0,rS,0,rD,hint,9}                            IR_EX-Hold(S374,S513)
	S515= CtrlIR_MEM=0                                          Premise(F266)
	S516= [IR_MEM]={0,rS,0,rD,hint,9}                           IR_MEM-Hold(S376,S515)
	S517= CtrlALUOut_MEM=0                                      Premise(F267)
	S518= [ALUOut_MEM]=addr+4                                   ALUOut_MEM-Hold(S378,S517)
	S519= CtrlIR_WB=0                                           Premise(F268)
	S520= [IR_WB]={0,rS,0,rD,hint,9}                            IR_WB-Hold(S380,S519)
	S521= CtrlALUOut_WB=0                                       Premise(F269)
	S522= [ALUOut_WB]=addr+4                                    ALUOut_WB-Hold(S382,S521)

POST	S498= PC[CIA]=addr                                          PC-Hold(S358,S497)
	S499= PC[Out]=FU(a)                                         PC-Hold(S359,S496,S497)
	S501= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S361,S500)
	S504= CP0[ASID]=pid                                         CP0-Hold(S364,S503)
	S508= [IR_ID]={0,rS,0,rD,hint,9}                            IR_ID-Hold(S368,S507)
	S510= [ALUOut_EX]=addr+4                                    ALUOut_EX-Hold(S370,S509)
	S512= GPR[rD]=addr+4                                        GPR-Write(S489,S491,S511)
	S514= [IR_EX]={0,rS,0,rD,hint,9}                            IR_EX-Hold(S374,S513)
	S516= [IR_MEM]={0,rS,0,rD,hint,9}                           IR_MEM-Hold(S376,S515)
	S518= [ALUOut_MEM]=addr+4                                   ALUOut_MEM-Hold(S378,S517)
	S520= [IR_WB]={0,rS,0,rD,hint,9}                            IR_WB-Hold(S380,S519)
	S522= [ALUOut_WB]=addr+4                                    ALUOut_WB-Hold(S382,S521)

