#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 16 23:13:53 2021
# Process ID: 6492
# Current directory: D:/Projects/fast_inverse_square_root/fast_inverse_square_root
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6988 D:\Projects\fast_inverse_square_root\fast_inverse_square_root\fast_inverse_square_root.xpr
# Log file: D:/Projects/fast_inverse_square_root/fast_inverse_square_root/vivado.log
# Journal file: D:/Projects/fast_inverse_square_root/fast_inverse_square_root\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/fast_inverse_square_root' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/fast_inverse_square_root/ip_repo/fisr_fixed_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/fast_inverse_square_root/ip_repo/fixed_fisr_rtl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_fisr.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_fisr_fixed_fisr_rtl_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'fisr_fixed_acc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
fisr_fixed_acc_fisr_fixed_ip_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 756.898 ; gain = 163.820
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv] -no_script -reset -force -quiet
remove_files  D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv
file delete -force D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_beh.sv] -no_script -reset -force -quiet
remove_files  D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_beh.sv
file delete -force D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr_beh.sv
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/fisr_fixed_acc.bd] -no_script -reset -force -quiet
remove_files  D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/fisr_fixed_acc.bd
file delete -force D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Projects/fast_inverse_square_root/ip_repo/fixed_fisr_rtl_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/fast_inverse_square_root/ip_repo/fisr_fixed_ip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Projects/fast_inverse_square_root/ip_repo/fixed_fisr_rtl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
set_property top fisr2_rtl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'fisr2_rtl_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'fisr2_rtl_tb'...
Generating merged BMM file for the design top 'fisr2_rtl_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/fisr2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fisr2_rtl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/fisr2_rtl_tb.sv:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed2
Compiling module xil_defaultlib.fisr2_rtl
Compiling module xil_defaultlib.fisr2_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fisr2_rtl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -protoinst "protoinst_files/mb_fisr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_fisr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_fisr.protoinst for the following reason(s):
There are no instances of module "mb_fisr" in the design.

Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1599.766 ; gain = 0.961
run 1000 ns
run 1000 ns
run 1000 ns
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv] -no_script -reset -force -quiet
remove_files  D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv
file delete -force D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv
export_ip_user_files -of_objects  [get_files D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv
file delete -force D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float_to_fixed_TB.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'fisr2_rtl_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'fisr2_rtl_tb'...
Generating merged BMM file for the design top 'fisr2_rtl_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'fisr2_rtl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fisr2_rtl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fisr2_rtl_tb_behav xil_defaultlib.fisr2_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/fast_inverse_square_root/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fisr2_rtl_tb_behav -key {Behavioral:sim_1:Functional:fisr2_rtl_tb} -tclbatch {fisr2_rtl_tb.tcl} -protoinst "protoinst_files/mb_fisr.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_fisr.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_fisr.protoinst for the following reason(s):
There are no instances of module "mb_fisr" in the design.

Time resolution is 1 ps
source fisr2_rtl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fisr2_rtl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.766 ; gain = 0.000
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 17 00:20:59 2021...
