INFO-FLOW: Workspace E:/DeiTCPP/Deit_cpp/solution1 opened at Wed Jul 31 16:46:54 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 5.057 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.259 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.435 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.236 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Deit_cpp/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Deit_cpp/solution1/directives.tcl
Execute     set_directive_top -name ViT_act ViT_act 
INFO: [HLS 200-1510] Running: set_directive_top -name ViT_act ViT_act 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 679.105 MB.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/linear.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/linear.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/linear.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.cpp.clang.err.log 
Command       ap_eval done; 0.609 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 5.679 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.247 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.289 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.135 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 9.886 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 10.964 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 4.714 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.pp.0.cpp.clang.err.log 
Command       ap_eval done; 4.919 sec.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/layernorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/layernorm.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/layernorm.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.cpp.clang.err.log 
Command       ap_eval done; 0.551 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 6.142 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.187 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.397 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.946 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 13.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 11.335 sec.
Command       clang_tidy done; 12.172 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 6.318 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.pp.0.cpp.clang.err.log 
Command       ap_eval done; 6.726 sec.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/gelu.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/gelu.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/gelu.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.cpp.clang.err.log 
Command       ap_eval done; 0.611 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 4.94 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.9 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.38 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.398 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 8.878 sec.
Command       clang_tidy done; 9.906 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 5.557 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 5.656 sec.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/conv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/conv.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/conv.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.cpp.clang.err.log 
Command       ap_eval done; 0.624 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 5.033 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.887 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.66 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.526 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 9.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 9.142 sec.
Command       clang_tidy done; 10.221 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 4.593 sec.
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (Deit_cpp/src/conv.cpp:171:273)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 Deit_cpp/src/conv.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Deit_cpp/src/conv.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 4.961 sec.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/attention.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/attention.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/attention.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.cpp.clang.err.log 
Command       ap_eval done; 0.771 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 6.939 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.476 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.51 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.954 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 13.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 11.542 sec.
Command       clang_tidy done; 12.446 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 6.453 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.pp.0.cpp.clang.err.log 
Command       ap_eval done; 8.275 sec.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/add.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/add.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/add.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.cpp.clang.err.log 
Command       ap_eval done; 0.791 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 5.173 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.327 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.119 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.269 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 8.688 sec.
Command       clang_tidy done; 9.928 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 4.818 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.pp.0.cpp.clang.err.log 
Command       ap_eval done; 4.493 sec.
INFO: [HLS 200-10] Analyzing design file 'Deit_cpp/src/ViT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Deit_cpp/src/ViT.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang Deit_cpp/src/ViT.cpp -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.cpp.clang.err.log 
Command       ap_eval done; 0.657 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top ViT_act -name=ViT_act 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 4.898 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (Deit_cpp/src/../include/gmp.h:2304:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (Deit_cpp/src/../include/gmp.h:2304:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (Deit_cpp/src/../include/gmp.h:2304:345)
WARNING: [HLS 207-5572] unknown HLS pragma ignored (Deit_cpp/src/ViT.cpp:41:9)
WARNING: [HLS 207-5555] unexpected pragma argument '<', expects identifier (Deit_cpp/src/ViT.cpp:116:62)
WARNING: [HLS 207-5555] unexpected pragma argument '<', expects identifier (Deit_cpp/src/ViT.cpp:117:62)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/.systemc_flag -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.202 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/all.directive.json -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.005 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.602 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 13.486 sec.
Command       clang_tidy done; 15.617 sec.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 6.017 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.pp.0.cpp.clang.err.log 
Command       ap_eval done; 4.551 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (Deit_cpp/src/../include/gmp.h:2304:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (Deit_cpp/src/../include/gmp.h:2304:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (Deit_cpp/src/../include/gmp.h:2304:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 315.568 seconds; current allocated memory: 710.562 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.g.bc" "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.g.bc" "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.g.bc" "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.g.bc" "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.g.bc" "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.g.bc" "E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/linear.g.bc E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm.g.bc E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.g.bc E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/conv.g.bc E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/attention.g.bc E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/add.g.bc E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT.g.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 1.391 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.393 sec.
Execute       run_link_or_opt -opt -out E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 1.543 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.545 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.791 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.792 sec.
Execute       run_link_or_opt -opt -out E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ViT_act -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ViT_act -reflow-float-conversion -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 2.299 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.302 sec.
Execute       run_link_or_opt -out E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 1.218 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.22 sec.
Execute       run_link_or_opt -opt -out E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ViT_act 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.941 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.944 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ViT_act -mllvm -hls-db-dir -mllvm E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 60.363 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:545:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:19)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:545:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, false>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, false>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(unsigned int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, false>::mult operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2377:2043)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, false>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, false>::mult operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2377:2032)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 42, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, false>::mult operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, unsigned int)' into '__cxx_global_var_init.2.12' (Deit_cpp/src/gelu.cpp:191:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::pragma() const' into 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (Deit_cpp/src/linear.cpp:84:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (Deit_cpp/src/linear.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (Deit_cpp/src/linear.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (Deit_cpp/src/linear.cpp:199:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (Deit_cpp/src/linear.cpp:199:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::pragma() const' into 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 2, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 2, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:10)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:13)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'bool signbit_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_round_copysign_apfixed.h:333:8)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'bool signbit_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_round_copysign_apfixed.h:333:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb1EEC2EDq54_i' into 'ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::div ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1299:97)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>& ap_int_base<33, true>::operator=<34, true>(ap_int_base<34, true> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1006:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1006:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_int_base<8, false>::ap_int_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:353:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_uint<8>::ap_uint<55, 33, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed<55, 33, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::plus operator+<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<32, true>::plus operator+<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::plus operator+<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::plus operator+<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:419:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:423:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:420:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi56ELb1EEC2EDq56_i' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi56ELb1EEC2EDq56_i' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus operator-<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_int_base<8, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2459:823)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus operator-<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_int_base<8, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2459:812)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi22ELb0EEC2EDq22_j' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<22, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<56, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb1EEC2EDq23_i' into 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 1, true>::mult ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 1, true>::mult ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<45, 1, true>::plus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<45, 1, true>::plus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<45, 1, true>::plus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi22ELb0EEC2EDq22_j' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<22, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:199:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:211:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<45, 1, true>::plus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:210:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 1, true>::mult ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:210:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, 0, false>::minus ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:210:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, false>::minus operator-<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_int_base<8, false> const&)' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:208:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:207:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::plus operator+<8, false>(ap_int_base<8, false> const&, int)' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:207:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:206:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::div ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:203:30)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:201:15)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> gelu<16ul>(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (Deit_cpp/src/gelu.cpp:222:14)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> gelu<16ul>(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (Deit_cpp/src/gelu.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:312:45)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:323:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:312:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:321:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:321:68)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:321:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 2, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:321:66)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (Deit_cpp/src/linear.cpp:321:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (Deit_cpp/src/linear.cpp:249:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (Deit_cpp/src/linear.cpp:249:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16])' (Deit_cpp/src/ViT.cpp:19:45)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16])' (Deit_cpp/src/ViT.cpp:48:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::pragma() const' into 'hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 0, true>::mult ap_fixed_base<8, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 0, true>::mult ap_fixed_base<8, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 0, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 0, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 0, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 0, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<35, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:10)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:108:53)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:85:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:104:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 0, true>::mult ap_fixed_base<8, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:104:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:106:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:104:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:264:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:264:138)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:264:117)
INFO: [HLS 214-131] Inlining function 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:155:65)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (Deit_cpp/src/layernorm.cpp:22:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (Deit_cpp/src/layernorm.cpp:34:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (Deit_cpp/src/layernorm.cpp:46:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (Deit_cpp/src/layernorm.cpp:58:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 20, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 20, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 20, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<64, 20, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:79:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:80:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:86:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:85:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:82:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:82:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:81:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi31ELb0EEC2EDq31_j' into 'ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<31, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<13, 13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<23, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<23, -23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<51, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<5, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<23, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<11, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<5, false>::ap_int_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<13, false>::ap_int_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:418:31)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<13, false>::operator<<11, false>(ap_int_base<11, false> const&) const' into 'bool af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:420:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:419:32)
INFO: [HLS 214-131] Inlining function 'bool af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:443:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::to_uint64() const' into 'af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:521:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::to_uint64() const' into 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:521:16)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_int_base<13, false>::ap_int_base(unsigned long long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base(unsigned long long)' into 'af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277:113)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<57, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<11, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<23, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<23, -23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, false>(ap_int_base<13, false> const&)' into 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi24ELb0EEC2EDq24_j' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<24, -22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb1EEC2EDq25_i' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb1EEC2EDq25_i' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, -23, false>::minus ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, -23, false>::minus ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, -23, false>::minus ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, -23, false>::minus ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, -21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi24ELb0EEC2EDq24_j' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<1, -22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb1EEC2EDq25_i' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb1EEC2EDq25_i' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -22, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -22, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -22, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, -22, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb1EEC2EDq25_i' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::minus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb1EEC2EDq14_i' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb1EEC2EDq14_i' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--()' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1384:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--()' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1384:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--()' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1398:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb1EEC2EDq14_i' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 11, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 11, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 11, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 11, false>::minus ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<23, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<23, -23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(int) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1524:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(int) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1526:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb0EEC2EDq25_j' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb0EEC2EDq25_j' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::plus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::plus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::plus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<23, 0, false>::plus ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 1, false>::plus ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++()' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1378:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++()' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1378:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++()' into 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1391:5)
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi27ELb0EEC2EDq27_j' into 'ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<27, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:366:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:366:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:365:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:365:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:365:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator++(int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:363:31)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:363:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:363:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:361:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(int) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:361:55)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:360:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:360:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:360:47)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:352:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:352:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:348:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:348:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:348:43)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:347:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:347:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:347:46)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:346:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:346:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:346:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:340:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator--(int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:339:77)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:339:65)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:339:47)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:339:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:335:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:334:87)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:333:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:333:40)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:333:29)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331:94)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331:77)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331:65)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331:47)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:325:60)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:324:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, -22, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:324:40)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:324:29)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318:114)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318:96)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318:79)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318:59)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318:42)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318:24)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:314:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:314:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:314:39)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:313:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:313:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:313:42)
INFO: [HLS 214-131] Inlining function 'af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:312:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<59, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:312:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:312:45)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:306:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:306:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:302:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:302:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:302:51)
INFO: [HLS 214-131] Inlining function 'af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:301:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:301:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:301:55)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:291:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:291:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:286:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:286:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:286:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:286:79)
INFO: [HLS 214-131] Inlining function 'af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:286:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:286:48)
INFO: [HLS 214-131] Inlining function 'bool af_range_ref<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:281:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:281:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:281:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:276:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:276:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:272:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:272:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:272:44)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:223:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> sqrt_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:223:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1368:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1365:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1365:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1365:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 15, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1365:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 5, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:102:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:117:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:115:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:114:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:113:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:112:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:103:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::div ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:104:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::plus ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (Deit_cpp/src/layernorm.cpp:103:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:149:34)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:149:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::pragma() const' into 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:130:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:130:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:118:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:117:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:115:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:115:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:115:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:115:40)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'bool signbit_fixed<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_round_copysign_apfixed.h:333:8)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'bool signbit_fixed<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_round_copysign_apfixed.h:333:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb1EEC2EDq3_i' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<3, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb1EEC2EDq5_i' into 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<5, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<4, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<5, false>::ap_int_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12423)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator==<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12411)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<2, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<4, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb1EEC2EDq11_i' into 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<11, 6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<10, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, false>(ap_int_base<11, false> const&)' into 'af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, false>(ap_int_base<11, false> const&)' into 'af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12423)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator==<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12411)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_fixed<5, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<10, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::ap_bit_ref(ap_int_base<4, false>*, int)' into 'ap_int_base<4, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::operator=(unsigned long long)' into 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4, false>::ap_range_ref(ap_int_base<4, false>*, int, int)' into 'ap_int_base<4, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::range(int, int)' into 'ap_int_base<4, false>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<11, false>(ap_int_base<11, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<4, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<12, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 0, false>::mult ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 0, false>::mult ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb0EEC2EDq12_j' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 5, false>::plus ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 5, false>::plus ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 5, false>::plus ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb0EEC2EDq12_j' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<10, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb1EEC2EDq23_i' into 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<22, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12423)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator==<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12411)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<11, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<5, false>::ap_bit_ref(ap_int_base<5, false>*, int)' into 'ap_int_base<5, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_bit_ref<5, false>& ap_bit_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<5, false>::operator=(unsigned long long)' into 'ap_bit_ref<5, false>& ap_bit_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>::ap_range_ref(ap_int_base<5, false>*, int, int)' into 'ap_int_base<5, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::range(int, int)' into 'ap_int_base<5, false>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_int_base<5, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, false>(ap_int_base<23, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<5, -1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<11, -13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<18, -6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>::get() const' into 'ap_int_base<5, false>::ap_int_base<5, false>(ap_range_ref<5, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, false>(ap_range_ref<5, false> const&)' into 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_range_ref<5, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_range_ref<5, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, false>(ap_int_base<11, false> const&)' into 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<25, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::mult ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::mult ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<19, -6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<43, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::plus ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::plus ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::plus ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi26ELb0EEC2EDq26_j' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi26ELb0EEC2EDq26_j' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::plus ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::plus ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::plus ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb0EEC2EDq25_j' into 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<25, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<25, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::mult ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::mult ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb0EEC2EDq25_j' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<25, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi26ELb0EEC2EDq26_j' into 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 11, false>::plus ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 11, false>::plus ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 11, false>::plus ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi25ELb0EEC2EDq25_j' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<25, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<26, 12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi22ELb0EEC2EDq22_j' into 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<22, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<47, 24, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<46, 23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, false>(ap_int_base<47, false> const&)' into 'af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, false>(ap_int_base<47, false> const&)' into 'af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12423)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator==<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12411)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<23, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>::ap_bit_ref(ap_int_base<8, false>*, int)' into 'ap_int_base<8, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_bit_ref<8, false>& ap_bit_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>::operator=(unsigned long long)' into 'ap_bit_ref<8, false>& ap_bit_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_int_base<5, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<3, false>::ap_range_ref(ap_int_base<3, false>*, int, int)' into 'ap_int_base<3, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::range(int, int)' into 'ap_int_base<3, false>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<3, false>& ap_range_ref<3, false>::operator=<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<3, false>& ap_range_ref<3, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<3, false>& ap_range_ref<3, false>::operator=<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<3, false>& ap_range_ref<3, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<47, false>(ap_int_base<47, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<47, false>(ap_int_base<47, false> const&)' into 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, -3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<5, -11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<3, -16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<4, -19, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<6, -33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<7, -51, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<8, -39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<4, -19, false>::mult ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<4, -19, false>::mult ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<10, -32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<6, false>::ap_int_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, false>(ap_int_base<6, false> const&)' into 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, false>(ap_int_base<8, false> const&)' into 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<7, -35, false>::plus ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<7, -35, false>::plus ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<7, -35, false>::plus ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<10, -32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, -31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<42, -16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, false>::ap_int_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, false>(ap_int_base<47, false> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<10, false>::ap_int_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, false>(ap_int_base<10, false> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, false>(ap_int_base<8, false> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<7, false>::ap_int_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<7, false>(ap_int_base<7, false> const&)' into 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<32, -23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<44, -11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<5, false>::ap_int_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_int_base<5, false> const&)' into 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_int_base<32, false> const&)' into 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::mult ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::mult ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi31ELb0EEC2EDq31_j' into 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<31, -27, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb0EEC2EDq48_j' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb0EEC2EDq48_j' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, -11, false>::plus ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, -11, false>::plus ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, -11, false>::plus ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb0EEC2EDq49_j' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb0EEC2EDq49_j' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::plus ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::plus ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::plus ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb0EEC2EDq48_j' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<48, -10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<49, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<46, -6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<46, false>::ap_int_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, false>::ap_int_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, false>(ap_int_base<46, false> const&)' into 'af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -3, false>::plus ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -3, false>::plus ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -3, false>::plus ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<9, false>::ap_int_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, false>(ap_int_base<9, false> const&)' into 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, false>::ap_int_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, false>(ap_int_base<46, false> const&)' into 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::mult ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::mult ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb0EEC2EDq46_j' into 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<46, -12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<98, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi57ELb0EEC2EDq57_j' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi57ELb0EEC2EDq57_j' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::plus ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::plus ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::plus ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi58ELb0EEC2EDq58_j' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi58ELb0EEC2EDq58_j' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::plus ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::plus ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::plus ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb0EEC2EDq50_j' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<50, -2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<50, 23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::mult ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::mult ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb0EEC2EDq48_j' into 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<48, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi51ELb0EEC2EDq51_j' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi51ELb0EEC2EDq51_j' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, 23, false>::plus ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, 23, false>::plus ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, 23, false>::plus ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb0EEC2EDq50_j' into 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<50, 23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<51, 24, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb0EEC2EDq46_j' into 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<46, 23, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<65, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:72:27)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:72:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<65, false>::ap_int_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, false>(ap_int_base<65, false> const&)' into 'af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, false>(ap_int_base<65, false> const&)' into 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'bool af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:176:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:9938)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12423)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator==<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12411)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<32, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_bit_ref<8, false>& ap_bit_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>::operator=(unsigned long long)' into 'ap_bit_ref<8, false>& ap_bit_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:859:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<65, false>(ap_int_base<65, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<65, false>(ap_int_base<65, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, false>(ap_int_base<65, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, false>(ap_int_base<65, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<6, false>::ap_range_ref(ap_int_base<6, false>*, int, int)' into 'ap_int_base<6, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::range(int, int)' into 'ap_int_base<6, false>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base<65, false>(ap_int_base<65, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<65, false>(ap_int_base<65, false> const&)' into 'ap_range_ref<6, false>& ap_range_ref<6, false>::operator=<65, false>(ap_int_base<65, false> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_range_ref<6, false>& ap_range_ref<6, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<6, false>& ap_range_ref<6, false>::operator=<65, false>(ap_int_base<65, false> const&)' into 'ap_range_ref<6, false>& ap_range_ref<6, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, -2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, -10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, -18, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<6, -26, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<31, -37, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<12, -53, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<6, -26, false>::mult ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<6, -26, false>::mult ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<15, -43, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<12, false>::ap_int_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, false>(ap_int_base<12, false> const&)' into 'af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<14, -44, false>::plus ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<14, -44, false>::plus ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<14, -44, false>::plus ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<15, -43, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, -42, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi22ELb0EEC2EDq22_j' into 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<22, -43, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, false>(ap_int_base<12, false> const&)' into 'af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<29, -36, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<31, false>::ap_int_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<31, false>::ap_int_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, false>(ap_int_base<31, false> const&)' into 'af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi30ELb0EEC2EDq30_j' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi30ELb0EEC2EDq30_j' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, -43, false>::plus ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, -43, false>::plus ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, -43, false>::plus ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi29ELb0EEC2EDq29_j' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<29, -36, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<30, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, -36, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<31, false>::ap_int_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, false>(ap_int_base<31, false> const&)' into 'af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<50, -18, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, false>(ap_int_base<65, false> const&)' into 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_int_base<32, false> const&)' into 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<51, -21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<62, -10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, false>(ap_int_base<8, false> const&)' into 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<51, false>::ap_int_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<51, false>::ap_int_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, false>(ap_int_base<51, false> const&)' into 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb0EEC2EDq50_j' into 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<50, -10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::mult ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::mult ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi44ELb0EEC2EDq44_j' into 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<44, -28, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<100, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi63ELb0EEC2EDq63_j' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi63ELb0EEC2EDq63_j' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<62, -10, false>::plus ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<62, -10, false>::plus ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<62, -10, false>::plus ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::plus ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::plus ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::plus ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi63ELb0EEC2EDq63_j' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<63, -9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, -8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<64, -4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, false>(ap_int_base<64, false> const&)' into 'af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -2, false>::plus ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -2, false>::plus ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -2, false>::plus ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::get() const' into 'ap_int_base<9, false>::ap_int_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, false>(ap_int_base<9, false> const&)' into 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, false>(ap_int_base<64, false> const&)' into 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::mult ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::mult ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi62ELb0EEC2EDq62_j' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<62, -10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<130, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi72ELb0EEC2EDq72_j' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi72ELb0EEC2EDq72_j' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<67, -1, false>::plus ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<67, -1, false>::plus ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<67, -1, false>::plus ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi73ELb0EEC2EDq73_j' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi73ELb0EEC2EDq73_j' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::plus ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::plus ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::plus ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi72ELb0EEC2EDq72_j' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<72, 0, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<73, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(char const*)' into 'ap_ufixed<68, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(char const*)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<72, 0, false>::mult ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<72, 0, false>::mult ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi68ELb0EEC2EDq68_j' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<68, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<140, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi69ELb0EEC2EDq69_j' into 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<68, 32, false>::plus ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<68, 32, false>::plus ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<68, 32, false>::plus ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi68ELb0EEC2EDq68_j' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<68, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<69, 33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'af_bit_ref<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:946:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:946:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:942:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:942:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:936:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:936:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<68, 32, false>::plus ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:929:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<72, 0, false>::mult ap_fixed_base<68, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:927:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:926:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:63:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:63:21)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:63:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:64:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:64:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:66:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:66:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:66:26)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:66:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:67:17)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:67:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:67:24)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<3, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:67:32)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<2, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:67:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:80:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:80:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:80:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:82:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:82:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:82:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:84:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:84:22)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:84:20)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:84:40)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:84:56)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:85:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:85:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:27)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:34)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:42)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:51)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:87:56)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:28)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:36)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:46)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:53)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:63)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:88:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:19)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:26)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:34)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:44)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:51)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:60)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:67)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:76)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:83)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:92)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:89:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:19)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:27)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:34)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:44)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:51)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:59)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:68)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:76)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:84)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:93)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:100)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:107)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:107)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:116)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:116)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:124)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<5, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:124)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:133)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<4, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:90:138)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:115:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:115:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:115:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:117:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:117:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:117:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:23)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:42)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:61)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:59)
INFO: [HLS 214-131] Inlining function 'bool operator==<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:79)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<5, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><5, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 0, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:119:95)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:120:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:120:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:128:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:128:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:128:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:129:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:129:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:129:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:131:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:131:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:131:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:157:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:163:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 0, false>::mult ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:164:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 5, false>::plus ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:166:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:192:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:192:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:192:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:194:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:194:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:194:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:198:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:198:15)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:198:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202:29)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:203:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:203:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:206:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:206:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:211:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator[](int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:211:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<5, false>& ap_bit_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:211:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:212:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:212:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:212:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:214:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:214:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:214:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:217:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:217:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<23, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:217:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:232:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:232:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, false>(ap_range_ref<5, false> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:232:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:233:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:233:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<11, -13, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:233:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245:70)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::mult ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:247:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<18, -6, false>::plus ap_fixed_base<19, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:249:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::plus ap_fixed_base<20, -5, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:249:84)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 0, false>::mult ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:262:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<25, 11, false>::plus ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:264:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271:6)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:277:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:277:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:281:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<22, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:281:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:290:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:290:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:290:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:292:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:292:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:292:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:296:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:296:15)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:296:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<5, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300:29)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<23, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:301:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:301:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:304:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:304:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:309:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator[](int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:309:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>& ap_bit_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:309:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:310:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:310:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:310:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:312:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:312:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:312:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:314:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:314:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<5, false>& ap_range_ref<5, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:314:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:316:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:316:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<3, false>& ap_range_ref<3, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:316:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:318:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:318:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4, false>& ap_range_ref<4, false>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:318:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<4, -19, false>::mult ap_fixed_base<3, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, -19, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:344:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:347:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:347:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<6, -33, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:347:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:348:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:348:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:348:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<7, -35, false>::plus ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<7, -35, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:349:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:352:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:352:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::plus ap_fixed_base<72, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:858:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<67, -1, false>::plus ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:858:75)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<63, -9, false>::mult ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:856:68)
INFO: [HLS 214-131] Inlining function 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:854:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:854:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:854:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:853:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<67, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:853:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:853:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -2, false>::plus ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:851:62)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:850:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:850:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, -4, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:850:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:848:58)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<47, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:352:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:353:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:353:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<10, -32, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:353:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:354:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:354:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -39, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:354:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:355:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:355:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<7, -51, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:355:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:371:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:371:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<5, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:371:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:372:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:372:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:372:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::mult ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:374:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, -11, false>::plus ap_fixed_base<31, -27, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, -11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:376:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<42, -16, false>::plus ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<42, -16, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:376:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:447:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:447:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:447:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, -3, false>::plus ap_fixed_base<5, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, -3, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:448:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:450:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:450:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<9, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:450:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:451:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:451:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<46, -6, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:451:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::mult ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:453:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::plus ap_fixed_base<46, -12, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:455:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<48, -10, false>::plus ap_fixed_base<57, -1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<48, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:455:94)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -2, false>::mult ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -2, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:524:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, 23, false>::plus ap_fixed_base<48, 21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:526:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533:6)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:539:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:539:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:543:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<46, 23, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:543:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:553:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:553:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:553:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:557:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:557:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:557:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:561:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:561:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:561:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:563:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:563:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:563:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:567:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:567:15)
INFO: [HLS 214-131] Inlining function 'bool af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:567:13)
INFO: [HLS 214-131] Inlining function 'bool operator><6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:571:28)
INFO: [HLS 214-131] Inlining function 'bool operator==<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:571:43)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:571:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:572:18)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator bool() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:572:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:575:2)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:575:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:580:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator[](int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:580:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, false>& ap_bit_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_bit_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:580:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:581:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:581:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:581:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:583:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:583:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:583:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:585:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:585:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:585:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:587:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:587:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:587:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:589:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:589:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<6, false>& ap_range_ref<6, false>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:589:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:662:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:682:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<6, -26, false>::mult ap_fixed_base<8, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<6, -26, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:684:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:687:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:687:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:687:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<14, -44, false>::plus ap_fixed_base<15, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, -44, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:688:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:691:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:691:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<12, -53, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:691:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:694:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:694:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:694:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<22, -43, false>::plus ap_fixed_base<29, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<22, -43, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:695:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:698:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:698:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<31, -37, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:698:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:701:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:701:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:701:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:702:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:702:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<32, -36, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:702:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:771:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:773:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:773:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<8, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:773:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:774:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:774:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0>(af_range_ref<51, -21, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:774:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::mult ap_fixed_base<50, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:777:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<62, -10, false>::plus ap_fixed_base<44, -28, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<62, -10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:779:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<50, -18, false>::plus ap_fixed_base<63, -9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<50, -18, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:779:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:6813)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb1EEC2EDq54_i' into 'ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12423)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator==<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:12411)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> recip_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:441:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::div ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> recip_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:443:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:217:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:182:51)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:189:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:198:61)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:216:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:200:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:210:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& operator+=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:205:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*=<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:204:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&)' (Deit_cpp/src/attention.cpp:371:25)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:482:35)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:457:54)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:458:49)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:460:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:460:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::minus ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:460:84)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:477:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:477:69)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:477:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 10, true>::mult ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:461:33)
INFO: [HLS 214-131] Inlining function 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' (Deit_cpp/src/add.cpp:18:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:149:34)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:149:21)
INFO: [HLS 214-131] Inlining function 'compute_norm1(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' into 'ViT_act' (Deit_cpp/src/ViT.cpp:134:17)
INFO: [HLS 214-131] Inlining function 'compute_norm2(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' into 'ViT_act' (Deit_cpp/src/ViT.cpp:167:17)
INFO: [HLS 214-291] Loop '_ln145_for_block_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:145:242)
INFO: [HLS 214-291] Loop '_ln147_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:147:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_1' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:124)
INFO: [HLS 214-291] Loop '_ln453_for_offset_attn_patch' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:453:51)
INFO: [HLS 214-291] Loop '_ln455_for_each_head' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:455:47)
INFO: [HLS 214-291] Loop '_ln472_for_offset_attn_patch' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:472:47)
INFO: [HLS 214-291] Loop '_ln475_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:475:44)
INFO: [HLS 214-291] Loop '_ln369_for_each_pack_idx' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:369:47)
INFO: [HLS 214-291] Loop '_ln180_for_each_unpack_idx' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:180:49)
INFO: [HLS 214-291] Loop '_ln187_for_each_head' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:187:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_16' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:541:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_15' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:537:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_14' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:531:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_13' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:302:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_12' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:294:28)
INFO: [HLS 214-291] Loop '_ln97_for_offset_q_patch' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:97:28)
INFO: [HLS 214-291] Loop '_ln99_for_each_head' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:99:46)
INFO: [HLS 214-291] Loop '_ln108_for_offset_q_patch' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:108:44)
INFO: [HLS 214-291] Loop '_ln113_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:113:44)
INFO: [HLS 214-291] Loop '_ln126_for_offset_q_patch' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:126:48)
INFO: [HLS 214-291] Loop '_ln128_for_each_head' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/attention.cpp:128:47)
INFO: [HLS 214-291] Loop '_ln244_for_block_j' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:244:243)
INFO: [HLS 214-291] Loop '_ln247_for_offset_j' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:247:132)
INFO: [HLS 214-291] Loop '_ln310_for_each_out_dim_offset' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:310:45)
INFO: [HLS 214-291] Loop '_ln316_for_each_in_dim_offset' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:316:40)
INFO: [HLS 214-291] Loop '_ln319_for_each_out_dim_offset' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:319:45)
INFO: [HLS 214-291] Loop 'gelu_loop' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/gelu.cpp:219:16)
INFO: [HLS 214-291] Loop '_ln195_for_block_j' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:195:241)
INFO: [HLS 214-291] Loop '_ln197_for_offset_j' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:197:132)
INFO: [HLS 214-291] Loop '_ln76_for_each_row' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:76:33)
INFO: [HLS 214-291] Loop '_ln79_for_block_col' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:79:249)
INFO: [HLS 214-291] Loop '_ln82_for_offset_col' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/linear.cpp:82:43)
INFO: [HLS 214-291] Loop '_ln110_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/layernorm.cpp:110:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_2' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_1' is marked as complete unroll implied by the pipeline pragma (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-291] Loop '_ln77_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/layernorm.cpp:77:31)
INFO: [HLS 214-291] Loop '_ln56_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/layernorm.cpp:56:39)
INFO: [HLS 214-291] Loop '_ln44_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/layernorm.cpp:44:39)
INFO: [HLS 214-291] Loop '_ln32_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/layernorm.cpp:32:39)
INFO: [HLS 214-291] Loop '_ln20_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/layernorm.cpp:20:39)
INFO: [HLS 214-291] Loop '_ln83_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/conv.cpp:83:47)
INFO: [HLS 214-291] Loop '_ln88_for_block_x' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/conv.cpp:88:235)
INFO: [HLS 214-291] Loop '_ln95_for_block_x' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/conv.cpp:95:231)
INFO: [HLS 214-291] Loop '_ln99_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/conv.cpp:99:47)
INFO: [HLS 214-291] Loop '_ln102_for_offset_x' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/conv.cpp:102:50)
INFO: [HLS 214-291] Loop '_ln43_for_each_dim_out_write_offset' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/ViT.cpp:43:39)
INFO: [HLS 214-291] Loop '_ln46_for_each_x' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/ViT.cpp:46:51)
INFO: [HLS 214-291] Loop '_ln17_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (Deit_cpp/src/ViT.cpp:17:39)
INFO: [HLS 214-186] Unrolling loop '_ln145_for_block_dim' (Deit_cpp/src/linear.cpp:145:242) in function 'load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 1 (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop '_ln147_for_offset_dim' (Deit_cpp/src/linear.cpp:147:40) in function 'load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:124) in function 'compute_add' completely with a factor of 8 (Deit_cpp/src/add.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop '_ln453_for_offset_attn_patch' (Deit_cpp/src/attention.cpp:453:51) in function 'compute_attn_matmul_v' completely with a factor of 4 (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-186] Unrolling loop '_ln455_for_each_head' (Deit_cpp/src/attention.cpp:455:47) in function 'compute_attn_matmul_v' completely with a factor of 3 (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-186] Unrolling loop '_ln472_for_offset_attn_patch' (Deit_cpp/src/attention.cpp:472:47) in function 'compute_attn_matmul_v' completely with a factor of 4 (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:124) in function 'compute_attn_matmul_v' completely with a factor of 8 (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-186] Unrolling loop '_ln475_for_offset_dim' (Deit_cpp/src/attention.cpp:475:44) in function 'compute_attn_matmul_v' completely with a factor of 8 (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-186] Unrolling loop '_ln369_for_each_pack_idx' (Deit_cpp/src/attention.cpp:369:47) in function 'prepare_attn' completely with a factor of 4 (Deit_cpp/src/attention.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop '_ln180_for_each_unpack_idx' (Deit_cpp/src/attention.cpp:180:49) in function 'finalize_attn' completely with a factor of 4 (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-186] Unrolling loop '_ln187_for_each_head' (Deit_cpp/src/attention.cpp:187:39) in function 'finalize_attn' completely with a factor of 3 (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_541_16' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:541:36) in function 'exp_reduce::exp<32, 10>' completely with a factor of 32 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_15' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:537:36) in function 'exp_reduce::exp<32, 10>' completely with a factor of 14 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_14' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:531:32) in function 'exp_reduce::exp<32, 10>' completely with a factor of 14 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_13' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:302:36) in function 'exp_reduce::exp<32, 10>' completely with a factor of 46 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_12' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:294:28) in function 'exp_reduce::exp<32, 10>' completely with a factor of 19 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop '_ln97_for_offset_q_patch' (Deit_cpp/src/attention.cpp:97:28) in function 'compute_q_matmul_k' completely with a factor of 4 (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop '_ln99_for_each_head' (Deit_cpp/src/attention.cpp:99:46) in function 'compute_q_matmul_k' completely with a factor of 3 (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop '_ln108_for_offset_q_patch' (Deit_cpp/src/attention.cpp:108:44) in function 'compute_q_matmul_k' completely with a factor of 4 (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop '_ln113_for_offset_dim' (Deit_cpp/src/attention.cpp:113:44) in function 'compute_q_matmul_k' completely with a factor of 8 (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop '_ln126_for_offset_q_patch' (Deit_cpp/src/attention.cpp:126:48) in function 'compute_q_matmul_k' completely with a factor of 4 (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop '_ln128_for_each_head' (Deit_cpp/src/attention.cpp:128:47) in function 'compute_q_matmul_k' completely with a factor of 3 (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop '_ln244_for_block_j' (Deit_cpp/src/linear.cpp:244:243) in function 'write_out_stream_direct' completely with a factor of 2 (Deit_cpp/src/linear.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop '_ln247_for_offset_j' (Deit_cpp/src/linear.cpp:247:132) in function 'write_out_stream_direct' completely with a factor of 8 (Deit_cpp/src/linear.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop '_ln310_for_each_out_dim_offset' (Deit_cpp/src/linear.cpp:310:45) in function 'compute_linear_on_stream' completely with a factor of 16 (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-186] Unrolling loop '_ln316_for_each_in_dim_offset' (Deit_cpp/src/linear.cpp:316:40) in function 'compute_linear_on_stream' completely with a factor of 16 (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:124) in function 'compute_linear_on_stream' completely with a factor of 16 (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-186] Unrolling loop '_ln319_for_each_out_dim_offset' (Deit_cpp/src/linear.cpp:319:45) in function 'compute_linear_on_stream' completely with a factor of 16 (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-186] Unrolling loop 'gelu_loop' (Deit_cpp/src/gelu.cpp:219:16) in function 'gelu<16ul>' completely with a factor of 16 (Deit_cpp/src/gelu.cpp:217:0)
INFO: [HLS 214-186] Unrolling loop '_ln195_for_block_j' (Deit_cpp/src/linear.cpp:195:241) in function 'read_in_stream_direct' completely with a factor of 2 (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-186] Unrolling loop '_ln197_for_offset_j' (Deit_cpp/src/linear.cpp:197:132) in function 'read_in_stream_direct' completely with a factor of 8 (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-186] Unrolling loop '_ln145_for_block_dim' (Deit_cpp/src/linear.cpp:145:242) in function 'load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 1 (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop '_ln147_for_offset_dim' (Deit_cpp/src/linear.cpp:147:40) in function 'load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop '_ln76_for_each_row' (Deit_cpp/src/linear.cpp:76:33) in function 'load_linear_weights' completely with a factor of 16 (Deit_cpp/src/linear.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop '_ln79_for_block_col' (Deit_cpp/src/linear.cpp:79:249) in function 'load_linear_weights' completely with a factor of 1 (Deit_cpp/src/linear.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop '_ln82_for_offset_col' (Deit_cpp/src/linear.cpp:82:43) in function 'load_linear_weights' completely with a factor of 16 (Deit_cpp/src/linear.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop '_ln110_for_offset_dim' (Deit_cpp/src/layernorm.cpp:110:32) in function 'layernorm_output' completely with a factor of 8 (Deit_cpp/src/layernorm.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<32, 10>' completely with a factor of 23 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<32, 10>' completely with a factor of 5 (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop '_ln77_for_offset_dim' (Deit_cpp/src/layernorm.cpp:77:31) in function 'layernorm_accumulate' completely with a factor of 8 (Deit_cpp/src/layernorm.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop '_ln56_for_offset_dim_out' (Deit_cpp/src/layernorm.cpp:56:39) in function 'load_norms' completely with a factor of 8 (Deit_cpp/src/layernorm.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop '_ln44_for_offset_dim_out' (Deit_cpp/src/layernorm.cpp:44:39) in function 'load_norms' completely with a factor of 8 (Deit_cpp/src/layernorm.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop '_ln32_for_offset_dim_out' (Deit_cpp/src/layernorm.cpp:32:39) in function 'load_norms' completely with a factor of 8 (Deit_cpp/src/layernorm.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop '_ln20_for_offset_dim_out' (Deit_cpp/src/layernorm.cpp:20:39) in function 'load_norms' completely with a factor of 8 (Deit_cpp/src/layernorm.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:124) in function 'patch_embed_output' completely with a factor of 8 (Deit_cpp/src/conv.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop '_ln83_for_offset_dim' (Deit_cpp/src/conv.cpp:83:47) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 8 (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop '_ln88_for_block_x' (Deit_cpp/src/conv.cpp:88:235) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 2 (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop '_ln95_for_block_x' (Deit_cpp/src/conv.cpp:95:231) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 2 (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:124) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 8 (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop '_ln99_for_offset_dim' (Deit_cpp/src/conv.cpp:99:47) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 8 (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop '_ln102_for_offset_x' (Deit_cpp/src/conv.cpp:102:50) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 16 (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop '_ln43_for_each_dim_out_write_offset' (Deit_cpp/src/ViT.cpp:43:39) in function 'load_one_time_weights' completely with a factor of 8 (Deit_cpp/src/ViT.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop '_ln46_for_each_x' (Deit_cpp/src/ViT.cpp:46:51) in function 'load_one_time_weights' completely with a factor of 16 (Deit_cpp/src/ViT.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop '_ln17_for_offset_dim_out' (Deit_cpp/src/ViT.cpp:17:39) in function 'load_one_time_weights' completely with a factor of 8 (Deit_cpp/src/ViT.cpp:9:0)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:143:12)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::_S_ref(hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const (&) [16], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:147:12)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:189:2)
WARNING: [HLS 214-366] Duplicating function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_vector.h:143:12)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16])' (Deit_cpp/src/ViT.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'load_one_time_weights(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16])' (Deit_cpp/src/ViT.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16])' (Deit_cpp/src/ViT.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.300)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::_S_ref(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [32], unsigned long)' into 'std::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.300)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.299)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.296)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.296)' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (Deit_cpp/src/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (Deit_cpp/src/layernorm.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (Deit_cpp/src/layernorm.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sqrt<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.171.178.185.192.199.206)' (Deit_cpp/src/layernorm.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.171.178.185.192.199.206)' (Deit_cpp/src/layernorm.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::_S_ref(hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const (&) [16], unsigned long) (.295)' into 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (Deit_cpp/src/linear.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (Deit_cpp/src/linear.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (Deit_cpp/src/linear.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::_S_ref(hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const (&) [16], unsigned long)' into 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'bool signbit_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'bool hls::signbit<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:2746:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_relu<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/../include/util.hpp:99:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_relu<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (Deit_cpp/src/gelu.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> gelu<16ul>(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (Deit_cpp/src/gelu.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.240.253)' (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.240.253)' (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.240.253)' (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.240.253)' (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.240.253)' (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.240.253)' (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (Deit_cpp/src/linear.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (Deit_cpp/src/linear.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (Deit_cpp/src/linear.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::_S_ref(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [4], unsigned long)' into 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long) (.294)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.293)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'bool signbit_fixed<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'bool hls::signbit<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:2746:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.293)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_min<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >()' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::recip<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&)' (Deit_cpp/src/attention.cpp:348:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.297)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.297)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (Deit_cpp/src/attention.cpp:421:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' (Deit_cpp/src/add.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.296)' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' (Deit_cpp/src/add.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (E:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (Deit_cpp/src/linear.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Deit_cpp/src/add.cpp:18:18)
WARNING: [HLS 214-167] The program may have out of bound array access (Deit_cpp/src/add.cpp:18:16)
INFO: [HLS 214-248] Applying array_partition to 'weights_cache': Complete partitioning on dimension 1. (Deit_cpp/src/ViT.cpp:26:51)
INFO: [HLS 214-248] Applying array_partition to 'weights_cache': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Deit_cpp/src/linear.cpp:35:49)
INFO: [HLS 214-248] Applying array_partition to 'blocks': Complete partitioning on dimension 1. (Deit_cpp/src/linear.cpp:173:16)
INFO: [HLS 214-248] Applying array_partition to 'blocks': Complete partitioning on dimension 1. (Deit_cpp/src/linear.cpp:223:16)
INFO: [HLS 214-248] Applying array_partition to 'q_blocks': Complete partitioning on dimension 1. (Deit_cpp/src/attention.cpp:66:14)
INFO: [HLS 214-248] Applying array_partition to 'attn_blocks': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Deit_cpp/src/attention.cpp:69:7)
INFO: [HLS 214-248] Applying array_partition to 'softmax_sums': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Deit_cpp/src/attention.cpp:153:7)
INFO: [HLS 214-248] Applying array_partition to 'softmax_biases': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Deit_cpp/src/attention.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'attn_blocks': Complete partitioning on dimension 1. (Deit_cpp/src/attention.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'attn_blocks': Complete partitioning on dimension 1. (Deit_cpp/src/attention.cpp:351:10)
INFO: [HLS 214-248] Applying array_partition to 'acc_blocks': Complete partitioning on dimension 1. (Deit_cpp/src/attention.cpp:424:14)
INFO: [HLS 214-248] Applying array_partition to 'attn': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Deit_cpp/src/attention.cpp:426:7)
INFO: [HLS 214-248] Applying array_partition to 'attn_softmax_info': Complete partitioning on dimension 1. (Deit_cpp/src/attention.cpp:429:21)
WARNING: [HLS 214-242] Cannot apply aggregate pragma on an individual member field of struct unless the whole struct is being disaggregated. (Deit_cpp/src/linear.cpp:269:0)
WARNING: [HLS 214-242] Cannot apply aggregate pragma on an individual member field of struct unless the whole struct is being disaggregated.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_stream' with compact=bit mode in 512-bits (Deit_cpp/src/linear.cpp:346:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream' with compact=bit mode in 512-bits (Deit_cpp/src/linear.cpp:348:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_matmul_v_stream' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:510:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_stream' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:514:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_softmax_info_stream' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:513:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_softmax_info_stream' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:299:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_stream' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:296:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_stream' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:295:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'qxk_out_stream' with compact=bit mode in 512-bits (Deit_cpp/src/attention.cpp:512:34)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'qxk_stream' with compact=bit mode in 512-bits (Deit_cpp/src/attention.cpp:297:34)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_stream' with compact=bit mode in 128-bits (Deit_cpp/src/attention.cpp:511:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_stream' with compact=bit mode in 128-bits (Deit_cpp/src/attention.cpp:298:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'image_stream' with compact=bit mode in 256-bits (Deit_cpp/src/conv.cpp:128:32)
INFO: [HLS 214-241] Aggregating maxi variable 'attn' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp2' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp1' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'x' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'images' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp_hidden' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'attn_softmax_info' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'pos_embed' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp3' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'patches' with compact=bit mode in 256-bits (Deit_cpp/src/conv.cpp:175:14)
INFO: [HLS 214-241] Aggregating bram variable 'linear_bias_pong' with compact=bit mode in 288-bits (Deit_cpp/src/linear.cpp:7:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ref.tmp70' with compact=bit mode in 512-bits
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp' with compact=bit mode in 512-bits
INFO: [HLS 214-241] Aggregating bram variable 'linear_weights_pong' with compact=bit mode in 4096-bits (Deit_cpp/src/linear.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'linear_bias_ping' with compact=bit mode in 288-bits (Deit_cpp/src/linear.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'linear_weights_ping' with compact=bit mode in 4096-bits (Deit_cpp/src/linear.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_packed' with compact=bit mode in 512-bits (Deit_cpp/src/attention.cpp:451:37)
INFO: [HLS 214-241] Aggregating scalar variable 'acc_block' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating scalar variable 'softmax_info_row' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:186:36)
INFO: [HLS 214-241] Aggregating scalar variable 'k_block' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:90:28)
INFO: [HLS 214-241] Aggregating scalar variable 'finalized' with compact=bit mode in 512-bits (Deit_cpp/src/attention.cpp:125:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_block' with compact=bit mode in 512-bits (Deit_cpp/src/linear.cpp:276:18)
INFO: [HLS 214-241] Aggregating scalar variable 'block_for_dst' with compact=bit mode in 4096-bits (Deit_cpp/src/linear.cpp:75:31)
INFO: [HLS 214-241] Aggregating scalar variable 'image_block' with compact=bit mode in 256-bits (Deit_cpp/src/conv.cpp:61:16)
INFO: [HLS 214-241] Aggregating scalar variable 'addend' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_7' with compact=bit mode in 256-bits (Deit_cpp/src/ViT.cpp:26:51)
INFO: [HLS 214-241] Aggregating scalar variable 'blocks_0' with compact=bit mode in 256-bits (Deit_cpp/src/linear.cpp:173:16)
INFO: [HLS 214-241] Aggregating scalar variable 'blocks_1' with compact=bit mode in 256-bits (Deit_cpp/src/linear.cpp:173:16)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_0' with compact=bit mode in 128-bits (Deit_cpp/src/attention.cpp:160:10)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_1' with compact=bit mode in 128-bits (Deit_cpp/src/attention.cpp:160:10)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_2' with compact=bit mode in 128-bits (Deit_cpp/src/attention.cpp:160:10)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_3' with compact=bit mode in 128-bits (Deit_cpp/src/attention.cpp:160:10)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_0' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:424:14)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_1' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:424:14)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_2' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:424:14)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_3' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:424:14)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_0' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:429:21)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_1' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:429:21)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_2' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:429:21)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_3' with compact=bit mode in 256-bits (Deit_cpp/src/attention.cpp:429:21)
INFO: [HLS 214-248] Applying array_reshape to 'patch_embed_bias': Cyclic reshaping with factor 8 on dimension 1. (Deit_cpp/src/conv.cpp:14:0)
INFO: [HLS 214-248] Applying array_reshape to 'patch_embed_weights': Cyclic reshaping with factor 8 on dimension 1. Complete reshaping on dimension 4. (Deit_cpp/src/conv.cpp:11:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm2_bias': Cyclic reshaping with factor 8 on dimension 1. (Deit_cpp/src/layernorm.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm2_weights': Cyclic reshaping with factor 8 on dimension 1. (Deit_cpp/src/layernorm.cpp:7:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm1_bias': Cyclic reshaping with factor 8 on dimension 1. (Deit_cpp/src/layernorm.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm1_weights': Cyclic reshaping with factor 8 on dimension 1. (Deit_cpp/src/layernorm.cpp:5:0)
INFO: [HLS 214-248] Applying array_reshape to 'patches': Cyclic reshaping with factor 2 on dimension 1.
WARNING: [HLS 214-167] The program may have out of bound array access (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_patch' due to pipeline pragma (Deit_cpp/src/layernorm.cpp:108:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_0' due to pipeline pragma (Deit_cpp/src/linear.cpp:183:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_1' due to pipeline pragma (Deit_cpp/src/linear.cpp:183:9)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'blocks_1' in struct. Please apply disaggregate or aggregate pragma. (Deit_cpp/src/linear.cpp:173:16)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'blocks_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (Deit_cpp/src/linear.cpp:0:3)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'blocks_0' in struct. Please apply disaggregate or aggregate pragma. (Deit_cpp/src/linear.cpp:173:16)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'blocks_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (Deit_cpp/src/linear.cpp:0:2)
INFO: [HLS 214-248] Applying array_partition to 'x_patch': Complete partitioning on dimension 2. (Deit_cpp/src/layernorm.cpp:134:14)
INFO: [HLS 214-282] Aggregating variable 'blocks_0' with 'compact=none' mode (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-282] Aggregating variable 'blocks_1' with 'compact=none' mode (Deit_cpp/src/linear.cpp:167:0)
INFO: [HLS 214-282] Aggregating variable 'out_block' with 'compact=none' mode (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-282] Aggregating variable 'ref.tmp70' with 'compact=none' mode (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-282] Aggregating variable 'agg.tmp' with 'compact=none' mode (Deit_cpp/src/linear.cpp:269:0)
INFO: [HLS 214-115] Multiple burst writes of length 384 and bit width 256 in loop '_ln147_for_each_patch_x'(Deit_cpp/src/conv.cpp:147:30) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/conv.cpp:147:30)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 256 in loop '_ln184_for_block_dim'(Deit_cpp/src/conv.cpp:184:235) has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/conv.cpp:184:235)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 256 in loop '_ln184_for_block_dim'(Deit_cpp/src/conv.cpp:184:235) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/conv.cpp:184:235)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 256 in loop '_ln70_for_block_dim'(Deit_cpp/src/layernorm.cpp:70:234) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/layernorm.cpp:70:234)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 256 in loop '_ln106_for_block_dim'(Deit_cpp/src/layernorm.cpp:106:235) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/layernorm.cpp:106:235)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop '_ln181_for_each_i'(Deit_cpp/src/linear.cpp:181:24) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/linear.cpp:181:24)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop '_ln231_for_each_i'(Deit_cpp/src/linear.cpp:231:24) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/linear.cpp:231:24)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln18_for_each_patch'(Deit_cpp/src/attention.cpp:18:24) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/attention.cpp:18:24)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln39_for_each_k_patch'(Deit_cpp/src/attention.cpp:39:33) has been inferred on bundle 'inout3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/attention.cpp:39:33)
INFO: [HLS 214-115] Multiple burst writes of length 129 and bit width 256 in loop '_ln277_for_each_q_patch'(Deit_cpp/src/attention.cpp:277:27) has been inferred on bundle 'inout4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/attention.cpp:277:27)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln39_for_each_k_patch'(Deit_cpp/src/attention.cpp:39:33) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/attention.cpp:39:33)
INFO: [HLS 214-115] Multiple burst reads of length 129 and bit width 256 in loop '_ln388_for_each_q_patch'(Deit_cpp/src/attention.cpp:388:27) has been inferred on bundle 'inout4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/attention.cpp:388:27)
INFO: [HLS 214-115] Multiple burst writes of length 3096 and bit width 256 in loop '_ln403_for_each_patch'(Deit_cpp/src/attention.cpp:403:25) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Deit_cpp/src/attention.cpp:403:25)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 72 seconds. CPU system time: 8 seconds. Elapsed time: 228.143 seconds; current allocated memory: 759.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 760.449 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ViT_act -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.0.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.577 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.062 seconds; current allocated memory: 851.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.1.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 5.454 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] Deit_cpp/src/conv.cpp:149: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.83 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.376 seconds; current allocated memory: 944.090 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.g.1.bc to E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.1.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'blocks.data._M_elems.V' (Deit_cpp/src/linear.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'blocks.data._M_elems.V.2' (Deit_cpp/src/linear.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'in_blocks.data._M_elems.V' (Deit_cpp/src/linear.cpp:275) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_block.data._M_elems.V' (Deit_cpp/src/linear.cpp:276) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp70.0.0.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.0.0.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.1' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.2' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.3' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.4' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.5' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.6' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.7' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.8' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.9' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.10' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.11' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.12' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.13' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.14' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.15' (Deit_cpp/src/linear.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V' (Deit_cpp/src/attention.cpp:66) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V.1' (Deit_cpp/src/attention.cpp:66) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V.2' (Deit_cpp/src/attention.cpp:66) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V.3' (Deit_cpp/src/attention.cpp:66) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'gelu<16ul>' into 'compute_linear_on_stream' (Deit_cpp/src/linear.cpp:328) automatically.
WARNING: [HLS 200-805] An internal stream 'q_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'k_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'qxk_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_softmax_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_matmul_v_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'qxk_out_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_softmax_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'v_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'image_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop _ln131_for_each_patch (Deit_cpp/src/layernorm.cpp:134)  of function 'compute_norm'.
INFO: [XFORM 203-721] Extract dataflow region from loop _ln171_for_block_y (Deit_cpp/src/conv.cpp:178)  of function 'compute_patch_embed'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_linear' (Deit_cpp/src/linear.cpp:343:1), detected/extracted 4 process function(s): 
	 'entry_proc24'
	 'read_in_stream_direct'
	 'compute_linear_on_stream'
	 'write_out_stream_direct'.
INFO: [XFORM 203-712] Applying dataflow to function 'patch_embed_accumulate<16u, 128u, 8u>' (Deit_cpp/src/conv.cpp:130:1), detected/extracted 3 process function(s): 
	 'patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc'
	 'patch_embed_accumulate_read<16u, 128u, 8u>'
	 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop__ln171_for_block_y' (Deit_cpp/src/conv.cpp:173:9), detected/extracted 2 process function(s): 
	 'patch_embed_accumulate<16u, 128u, 8u>'
	 'patch_embed_output'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop__ln131_for_each_patch' (Deit_cpp/src/layernorm.cpp:133:9), detected/extracted 2 process function(s): 
	 'layernorm_accumulate'
	 'layernorm_output'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_q_matmul_k' (Deit_cpp/src/attention.cpp:292:1), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'read_x'
	 'read_k_v'
	 'compute_q_matmul_k.5'
	 'finalize_attn'
	 'write_attn'
	 'write_attn_softmax_info'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_attn_matmul_v' (Deit_cpp/src/attention.cpp:507:1), detected/extracted 7 process function(s): 
	 'entry_proc25'
	 'read_k_v.6'
	 'read_attn'
	 'read_attn_softmax_info'
	 'prepare_attn'
	 'compute_attn_matmul_v.7'
	 'write_attn_matmul_v'.
Command         transform done; 15.049 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:44:9) to (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 10>'... converting 75 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/attention.cpp:360:9) to (Deit_cpp/src/attention.cpp:365:21) in function 'prepare_attn'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Deit_cpp/src/conv.cpp:69:246) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/ViT.cpp:37:9) to (Deit_cpp/src/ViT.cpp:39:29) in function 'load_one_time_weights'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/gelu.cpp:195:9) to (Deit_cpp/src/gelu.cpp:212:1) in function 'gelu'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Deit_cpp/src/attention.cpp:214:67) in function 'finalize_attn'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/attention.cpp:189:38) to (Deit_cpp/src/attention.cpp:214:67) in function 'finalize_attn'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/attention.cpp:189:38) to (Deit_cpp/src/attention.cpp:214:67) in function 'finalize_attn'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41:9) to (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<32, 10>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/attention.cpp:91:26) to (Deit_cpp/src/attention.cpp:121:21) in function 'compute_q_matmul_k.5'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/linear.cpp:305:32) to (Deit_cpp/src/linear.cpp:326:13) in function 'compute_linear_on_stream'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Deit_cpp/src/attention.cpp:426:7) to (Deit_cpp/src/attention.cpp:487:21) in function 'compute_attn_matmul_v.7'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'load_one_time_weights' (Deit_cpp/src/ViT.cpp:13:153)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'layernorm_accumulate' (Deit_cpp/src/layernorm.cpp:64)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<32, 10>' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_linear_on_stream' (Deit_cpp/src/linear.cpp:70:9)...496 expression(s) balanced.
Command         transform done; 5.485 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 20.738 seconds; current allocated memory: 1.081 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.2.bc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest '_ln403_for_each_patch' (Deit_cpp/src/attention.cpp:405:32) in function 'write_attn_matmul_v'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln247_for_each_k_patch' (Deit_cpp/src/attention.cpp:247:52) in function 'write_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln245_for_each_q_patch_block' (Deit_cpp/src/attention.cpp:245:54) in function 'write_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln18_for_each_patch' (Deit_cpp/src/attention.cpp:20:32) in function 'read_x'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln39_for_each_k_patch' (Deit_cpp/src/attention.cpp:41:36) in function 'read_k_v.6'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln37_for_block_q_patch' (Deit_cpp/src/attention.cpp:37) in function 'read_k_v.6'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln39_for_each_k_patch' (Deit_cpp/src/attention.cpp:41:36) in function 'read_k_v'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln37_for_block_q_patch' (Deit_cpp/src/attention.cpp:37) in function 'read_k_v'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln324_for_each_k_patch' (Deit_cpp/src/attention.cpp:324:52) in function 'read_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln322_for_each_q_patch_block' (Deit_cpp/src/attention.cpp:322:54) in function 'read_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln356_for_each_k_patch' (Deit_cpp/src/attention.cpp:356:52) in function 'prepare_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln354_for_block_q_patch' (Deit_cpp/src/attention.cpp:354) in function 'prepare_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln147_for_each_patch_x' (Deit_cpp/src/conv.cpp:149:32) in function 'patch_embed_output'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln67_for_block_patch_x' (Deit_cpp/src/conv.cpp:69:40) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln65_for_offset_y' (Deit_cpp/src/conv.cpp:67:36) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln63_for_each_channel' (Deit_cpp/src/conv.cpp:63:47) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln33_for_block_dim_out' (Deit_cpp/src/ViT.cpp:33) in function 'load_one_time_weights'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln31_for_each_y' (Deit_cpp/src/ViT.cpp:33:40) in function 'load_one_time_weights'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln29_for_each_channel' (Deit_cpp/src/ViT.cpp:29:44) in function 'load_one_time_weights'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln165_for_each_k_patch' (Deit_cpp/src/attention.cpp:165:52) in function 'finalize_attn'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln165_for_each_k_patch'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln163_for_block_q_patch_unadjusted' (Deit_cpp/src/attention.cpp:163) in function 'finalize_attn'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:170:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (Deit_cpp/src/attention.cpp:171:9) in loop '_ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln163_for_block_q_patch_unadjusted'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln77_for_each_k_patch' (Deit_cpp/src/attention.cpp:69:7) in function 'compute_q_matmul_k.5'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln75_for_block_q_patch' (Deit_cpp/src/attention.cpp:69:7) in function 'compute_q_matmul_k.5'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln434_for_each_v_patch' (Deit_cpp/src/attention.cpp:426:7) in function 'compute_attn_matmul_v.7'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln432_for_block_attn_patch' (Deit_cpp/src/attention.cpp:426:7) in function 'compute_attn_matmul_v.7'.
INFO: [HLS 200-472] Inferring partial write operation for 'patches' (Deit_cpp/src/conv.cpp:91:57)
INFO: [HLS 200-472] Inferring partial write operation for 'patches' 
INFO: [HLS 200-472] Inferring partial write operation for 'patches' 
INFO: [HLS 200-472] Inferring partial write operation for 'patch_embed_bias' (Deit_cpp/src/ViT.cpp:19:43)
INFO: [HLS 200-472] Inferring partial write operation for 'patch_embed_weights' (Deit_cpp/src/ViT.cpp:48:87)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_bias' (Deit_cpp/src/layernorm.cpp:22:37)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_weights' (Deit_cpp/src/layernorm.cpp:34:40)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_bias' (Deit_cpp/src/layernorm.cpp:46:37)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_weights' (Deit_cpp/src/layernorm.cpp:58:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_cache.data._M_elems.V[0]' (Deit_cpp/src/linear.cpp:65:78)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_dst' (Deit_cpp/src/linear.cpp:89:36)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_dst' (Deit_cpp/src/linear.cpp:152:33)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_dst' (Deit_cpp/src/linear.cpp:152:33)
INFO: [HLS 200-472] Inferring partial write operation for 'x_patch.data._M_elems.V1' (Deit_cpp/src/layernorm.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'q_blocks.data._M_elems.V[0]' (Deit_cpp/src/attention.cpp:87:30)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_blocks_0' (Deit_cpp/src/attention.cpp:484:62)
INFO: [HLS 200-472] Inferring partial write operation for 'in_blocks.data._M_elems.V[0].i' (Deit_cpp/src/linear.cpp:303:23)
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.11' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.10' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.9' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.8' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.7' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.6' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.5' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.4' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.3' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.2' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.1' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.11' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.10' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.9' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.8' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.7' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.6' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.5' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.4' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.3' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.2' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.1' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V' (Deit_cpp/src/attention.cpp:156) (distance = 4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.11' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.10' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.9' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.8' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.7' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.6' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.5' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.4' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.3' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.2' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.1' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V' (Deit_cpp/src/attention.cpp:153) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.11' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.10' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.9' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.8' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.7' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.6' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.5' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.4' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.3' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.2' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.1' (Deit_cpp/src/attention.cpp:156) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V' (Deit_cpp/src/attention.cpp:156) (distance = 4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
INFO: [XFORM 203-531] Rewinding loop '_ln106_for_block_dim' (Deit_cpp/src/layernorm.cpp:106) in function 'layernorm_output'.
INFO: [XFORM 203-531] Rewinding loop '_ln70_for_block_dim' (Deit_cpp/src/layernorm.cpp:70) in function 'layernorm_accumulate'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function patch_embed_accumulate_compute<16u, 128u, 8u>.
INFO: [HLS 200-625] Found 'occurrence' pragma in function read_in_stream_direct_Pipeline__ln181_for_each_i.
INFO: [HLS 200-625] Found 'occurrence' pragma in function write_out_stream_direct_Pipeline__ln231_for_each_i.
INFO: [HLS 200-625] Found 'occurrence' pragma in function compute_q_matmul_k.5.
INFO: [HLS 200-625] Found 'occurrence' pragma in function compute_q_matmul_k.5.
INFO: [HLS 200-625] Found 'occurrence' pragma in function finalize_attn.
INFO: [HLS 200-625] Found 'occurrence' pragma in function finalize_attn.
INFO: [HLS 200-625] Found 'occurrence' pragma in function prepare_attn.
INFO: [HLS 200-625] Found 'occurrence' pragma in function compute_attn_matmul_v.7.
WARNING: [HLS 200-1449] Process patch_embed_accumulate_read<16u, 128u, 8u> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process patch_embed_accumulate_compute<16u, 128u, 8u> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process patch_embed_output has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop__ln171_for_block_y has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process layernorm_output has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop__ln131_for_each_patch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_linear_on_stream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_q_matmul_k.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 32.988 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 33.046 seconds; current allocated memory: 1.678 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 65.651 sec.
Command     elaborate done; 609.507 sec.
Execute     ap_eval exec zip -j E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 1.358 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ViT_act' ...
Execute       ap_set_top_model ViT_act 
WARNING: [SYN 201-103] Legalizing function name 'load_one_time_weights_Pipeline__ln13_for_block_dim_out' to 'load_one_time_weights_Pipeline_ln13_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l' to 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8' to 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate_read<16u, 128u, 8u>' to 'patch_embed_accumulate_read_16u_128u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate_compute<16u, 128u, 8u>' to 'patch_embed_accumulate_compute_16u_128u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate<16u, 128u, 8u>' to 'patch_embed_accumulate_16u_128u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim' to 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop__ln171_for_block_y' to 'dataflow_in_loop_ln171_for_block_y'.
WARNING: [SYN 201-103] Legalizing function name 'compute_patch_embed_Pipeline__ln184_for_block_dim' to 'compute_patch_embed_Pipeline_ln184_for_block_dim'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln16_for_block_dim_out' to 'load_norms_Pipeline_ln16_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln28_for_block_dim_out' to 'load_norms_Pipeline_ln28_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln40_for_block_dim_out' to 'load_norms_Pipeline_ln40_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln52_for_block_dim_out' to 'load_norms_Pipeline_ln52_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 10>' to 'sqrt_fixed_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop__ln131_for_each_patch' to 'dataflow_in_loop_ln131_for_each_patch'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_weights_Pipeline__ln46_for_each_src_block' to 'load_linear_weights_Pipeline_ln46_for_each_src_block'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block' to 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >' to 'load_linear_bias_ap_fixed_16_7_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_in_stream_direct_Pipeline__ln181_for_each_i' to 'read_in_stream_direct_Pipeline_ln181_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'compute_linear_on_stream_Pipeline__ln290_for_each_i' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'write_out_stream_direct_Pipeline__ln231_for_each_i' to 'write_out_stream_direct_Pipeline_ln231_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim' to 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim'.
WARNING: [SYN 201-103] Legalizing function name 'compute_q_matmul_k.5' to 'compute_q_matmul_k_5'.
WARNING: [SYN 201-103] Legalizing function name 'exp<32, 10>' to 'exp_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'recip_fixed<32, 10>' to 'recip_fixed_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249' to 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249'.
WARNING: [SYN 201-103] Legalizing function name 'write_attn_softmax_info_Pipeline__ln277_for_each_q_patch' to 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch'.
WARNING: [SYN 201-103] Legalizing function name 'read_k_v.6' to 'read_k_v_6'.
WARNING: [SYN 201-103] Legalizing function name 'read_attn_softmax_info_Pipeline__ln388_for_each_q_patch' to 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch'.
WARNING: [SYN 201-103] Legalizing function name 'compute_attn_matmul_v.7' to 'compute_attn_matmul_v_7'.
WARNING: [SYN 201-103] Legalizing function name 'write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim' to 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block' to 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >' to 'load_linear_bias_ap_fixed_16_5_5_3_0_s'.
Command       ap_set_top_model done; 5.61 sec.
Execute       get_model_list ViT_act -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ViT_act 
Execute       preproc_iomode -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       preproc_iomode -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       preproc_iomode -model compute_add 
Execute       preproc_iomode -model compute_attn_matmul_v 
Execute       preproc_iomode -model write_attn_matmul_v 
Execute       preproc_iomode -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       preproc_iomode -model compute_attn_matmul_v.7 
Execute       preproc_iomode -model prepare_attn 
Execute       preproc_iomode -model read_attn_softmax_info 
Execute       preproc_iomode -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       preproc_iomode -model read_attn 
Execute       preproc_iomode -model read_k_v.6 
Execute       preproc_iomode -model entry_proc25 
Execute       preproc_iomode -model compute_q_matmul_k 
Execute       preproc_iomode -model write_attn_softmax_info 
Execute       preproc_iomode -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       preproc_iomode -model write_attn 
Execute       preproc_iomode -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       preproc_iomode -model finalize_attn 
Execute       preproc_iomode -model recip_fixed<32, 10> 
Execute       preproc_iomode -model exp<32, 10> 
Execute       preproc_iomode -model compute_q_matmul_k.5 
Execute       preproc_iomode -model read_k_v 
Execute       preproc_iomode -model read_x 
Execute       preproc_iomode -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model compute_linear 
Execute       preproc_iomode -model write_out_stream_direct 
Execute       preproc_iomode -model write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       preproc_iomode -model compute_linear_on_stream 
Execute       preproc_iomode -model compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       preproc_iomode -model gelu 
Execute       preproc_iomode -model read_in_stream_direct 
Execute       preproc_iomode -model read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       preproc_iomode -model entry_proc24 
Execute       preproc_iomode -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       preproc_iomode -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       preproc_iomode -model load_linear_weights 
Execute       preproc_iomode -model load_linear_weights_Pipeline__ln46_for_each_src_block 
Execute       preproc_iomode -model compute_norm 
Execute       preproc_iomode -model dataflow_in_loop__ln131_for_each_patch 
Execute       preproc_iomode -model layernorm_output 
Execute       preproc_iomode -model sqrt_fixed<32, 10> 
Execute       preproc_iomode -model layernorm_accumulate 
Execute       preproc_iomode -model load_norms 
Execute       preproc_iomode -model load_norms_Pipeline__ln52_for_block_dim_out 
Execute       preproc_iomode -model load_norms_Pipeline__ln40_for_block_dim_out 
Execute       preproc_iomode -model load_norms_Pipeline__ln28_for_block_dim_out 
Execute       preproc_iomode -model load_norms_Pipeline__ln16_for_block_dim_out 
Execute       preproc_iomode -model compute_patch_embed 
Execute       preproc_iomode -model compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop__ln171_for_block_y 
Execute       preproc_iomode -model patch_embed_output 
Execute       preproc_iomode -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       preproc_iomode -model patch_embed_accumulate<16u, 128u, 8u> 
Execute       preproc_iomode -model patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       preproc_iomode -model patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       preproc_iomode -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       preproc_iomode -model load_one_time_weights 
Execute       preproc_iomode -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       preproc_iomode -model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Execute       get_model_list ViT_act -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_one_time_weights_Pipeline__ln13_for_block_dim_out load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l load_one_time_weights {patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8} {patch_embed_accumulate_read<16u, 128u, 8u>} {patch_embed_accumulate_compute<16u, 128u, 8u>} {patch_embed_accumulate<16u, 128u, 8u>} patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim patch_embed_output dataflow_in_loop__ln171_for_block_y dataflow_parent_loop_proc compute_patch_embed_Pipeline__ln184_for_block_dim compute_patch_embed load_norms_Pipeline__ln16_for_block_dim_out load_norms_Pipeline__ln28_for_block_dim_out load_norms_Pipeline__ln40_for_block_dim_out load_norms_Pipeline__ln52_for_block_dim_out load_norms layernorm_accumulate {sqrt_fixed<32, 10>} layernorm_output dataflow_in_loop__ln131_for_each_patch compute_norm load_linear_weights_Pipeline__ln46_for_each_src_block load_linear_weights {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >} entry_proc24 read_in_stream_direct_Pipeline__ln181_for_each_i read_in_stream_direct gelu compute_linear_on_stream_Pipeline__ln290_for_each_i compute_linear_on_stream write_out_stream_direct_Pipeline__ln231_for_each_i write_out_stream_direct compute_linear entry_proc read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim read_x read_k_v compute_q_matmul_k.5 {exp<32, 10>} {recip_fixed<32, 10>} finalize_attn write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 write_attn write_attn_softmax_info_Pipeline__ln277_for_each_q_patch write_attn_softmax_info compute_q_matmul_k entry_proc25 read_k_v.6 read_attn read_attn_softmax_info_Pipeline__ln388_for_each_q_patch read_attn_softmax_info prepare_attn compute_attn_matmul_v.7 write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim write_attn_matmul_v compute_attn_matmul_v compute_add {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >} ViT_act
INFO-FLOW: Configuring Module : load_one_time_weights_Pipeline__ln13_for_block_dim_out ...
Execute       set_default_model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Execute       apply_spec_resource_limit load_one_time_weights_Pipeline__ln13_for_block_dim_out 
INFO-FLOW: Configuring Module : load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l ...
Execute       set_default_model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       apply_spec_resource_limit load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
INFO-FLOW: Configuring Module : load_one_time_weights ...
Execute       set_default_model load_one_time_weights 
Execute       apply_spec_resource_limit load_one_time_weights 
INFO-FLOW: Configuring Module : patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 ...
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       apply_spec_resource_limit patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
INFO-FLOW: Configuring Module : patch_embed_accumulate_read<16u, 128u, 8u> ...
Execute       set_default_model patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       apply_spec_resource_limit patch_embed_accumulate_read<16u, 128u, 8u> 
INFO-FLOW: Configuring Module : patch_embed_accumulate_compute<16u, 128u, 8u> ...
Execute       set_default_model patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       apply_spec_resource_limit patch_embed_accumulate_compute<16u, 128u, 8u> 
INFO-FLOW: Configuring Module : patch_embed_accumulate<16u, 128u, 8u> ...
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u> 
Execute       apply_spec_resource_limit patch_embed_accumulate<16u, 128u, 8u> 
INFO-FLOW: Configuring Module : patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim ...
Execute       set_default_model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       apply_spec_resource_limit patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
INFO-FLOW: Configuring Module : patch_embed_output ...
Execute       set_default_model patch_embed_output 
Execute       apply_spec_resource_limit patch_embed_output 
INFO-FLOW: Configuring Module : dataflow_in_loop__ln171_for_block_y ...
Execute       set_default_model dataflow_in_loop__ln171_for_block_y 
Execute       apply_spec_resource_limit dataflow_in_loop__ln171_for_block_y 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : compute_patch_embed_Pipeline__ln184_for_block_dim ...
Execute       set_default_model compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       apply_spec_resource_limit compute_patch_embed_Pipeline__ln184_for_block_dim 
INFO-FLOW: Configuring Module : compute_patch_embed ...
Execute       set_default_model compute_patch_embed 
Execute       apply_spec_resource_limit compute_patch_embed 
INFO-FLOW: Configuring Module : load_norms_Pipeline__ln16_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln16_for_block_dim_out 
Execute       apply_spec_resource_limit load_norms_Pipeline__ln16_for_block_dim_out 
INFO-FLOW: Configuring Module : load_norms_Pipeline__ln28_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln28_for_block_dim_out 
Execute       apply_spec_resource_limit load_norms_Pipeline__ln28_for_block_dim_out 
INFO-FLOW: Configuring Module : load_norms_Pipeline__ln40_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln40_for_block_dim_out 
Execute       apply_spec_resource_limit load_norms_Pipeline__ln40_for_block_dim_out 
INFO-FLOW: Configuring Module : load_norms_Pipeline__ln52_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln52_for_block_dim_out 
Execute       apply_spec_resource_limit load_norms_Pipeline__ln52_for_block_dim_out 
INFO-FLOW: Configuring Module : load_norms ...
Execute       set_default_model load_norms 
Execute       apply_spec_resource_limit load_norms 
INFO-FLOW: Configuring Module : layernorm_accumulate ...
Execute       set_default_model layernorm_accumulate 
Execute       apply_spec_resource_limit layernorm_accumulate 
INFO-FLOW: Configuring Module : sqrt_fixed<32, 10> ...
Execute       set_default_model sqrt_fixed<32, 10> 
Execute       apply_spec_resource_limit sqrt_fixed<32, 10> 
INFO-FLOW: Configuring Module : layernorm_output ...
Execute       set_default_model layernorm_output 
Execute       apply_spec_resource_limit layernorm_output 
INFO-FLOW: Configuring Module : dataflow_in_loop__ln131_for_each_patch ...
Execute       set_default_model dataflow_in_loop__ln131_for_each_patch 
Execute       apply_spec_resource_limit dataflow_in_loop__ln131_for_each_patch 
INFO-FLOW: Configuring Module : compute_norm ...
Execute       set_default_model compute_norm 
Execute       apply_spec_resource_limit compute_norm 
INFO-FLOW: Configuring Module : load_linear_weights_Pipeline__ln46_for_each_src_block ...
Execute       set_default_model load_linear_weights_Pipeline__ln46_for_each_src_block 
Execute       apply_spec_resource_limit load_linear_weights_Pipeline__ln46_for_each_src_block 
INFO-FLOW: Configuring Module : load_linear_weights ...
Execute       set_default_model load_linear_weights 
Execute       apply_spec_resource_limit load_linear_weights 
INFO-FLOW: Configuring Module : load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       apply_spec_resource_limit load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO-FLOW: Configuring Module : load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       apply_spec_resource_limit load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
INFO-FLOW: Configuring Module : entry_proc24 ...
Execute       set_default_model entry_proc24 
Execute       apply_spec_resource_limit entry_proc24 
INFO-FLOW: Configuring Module : read_in_stream_direct_Pipeline__ln181_for_each_i ...
Execute       set_default_model read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       apply_spec_resource_limit read_in_stream_direct_Pipeline__ln181_for_each_i 
INFO-FLOW: Configuring Module : read_in_stream_direct ...
Execute       set_default_model read_in_stream_direct 
Execute       apply_spec_resource_limit read_in_stream_direct 
INFO-FLOW: Configuring Module : gelu ...
Execute       set_default_model gelu 
Execute       apply_spec_resource_limit gelu 
INFO-FLOW: Configuring Module : compute_linear_on_stream_Pipeline__ln290_for_each_i ...
Execute       set_default_model compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       apply_spec_resource_limit compute_linear_on_stream_Pipeline__ln290_for_each_i 
INFO-FLOW: Configuring Module : compute_linear_on_stream ...
Execute       set_default_model compute_linear_on_stream 
Execute       apply_spec_resource_limit compute_linear_on_stream 
INFO-FLOW: Configuring Module : write_out_stream_direct_Pipeline__ln231_for_each_i ...
Execute       set_default_model write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       apply_spec_resource_limit write_out_stream_direct_Pipeline__ln231_for_each_i 
INFO-FLOW: Configuring Module : write_out_stream_direct ...
Execute       set_default_model write_out_stream_direct 
Execute       apply_spec_resource_limit write_out_stream_direct 
INFO-FLOW: Configuring Module : compute_linear ...
Execute       set_default_model compute_linear 
Execute       apply_spec_resource_limit compute_linear 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim ...
Execute       set_default_model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       apply_spec_resource_limit read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
INFO-FLOW: Configuring Module : read_x ...
Execute       set_default_model read_x 
Execute       apply_spec_resource_limit read_x 
INFO-FLOW: Configuring Module : read_k_v ...
Execute       set_default_model read_k_v 
Execute       apply_spec_resource_limit read_k_v 
INFO-FLOW: Configuring Module : compute_q_matmul_k.5 ...
Execute       set_default_model compute_q_matmul_k.5 
Execute       apply_spec_resource_limit compute_q_matmul_k.5 
INFO-FLOW: Configuring Module : exp<32, 10> ...
Execute       set_default_model exp<32, 10> 
Execute       apply_spec_resource_limit exp<32, 10> 
INFO-FLOW: Configuring Module : recip_fixed<32, 10> ...
Execute       set_default_model recip_fixed<32, 10> 
Execute       apply_spec_resource_limit recip_fixed<32, 10> 
INFO-FLOW: Configuring Module : finalize_attn ...
Execute       set_default_model finalize_attn 
Execute       apply_spec_resource_limit finalize_attn 
INFO-FLOW: Configuring Module : write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 ...
Execute       set_default_model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       apply_spec_resource_limit write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
INFO-FLOW: Configuring Module : write_attn ...
Execute       set_default_model write_attn 
Execute       apply_spec_resource_limit write_attn 
INFO-FLOW: Configuring Module : write_attn_softmax_info_Pipeline__ln277_for_each_q_patch ...
Execute       set_default_model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       apply_spec_resource_limit write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
INFO-FLOW: Configuring Module : write_attn_softmax_info ...
Execute       set_default_model write_attn_softmax_info 
Execute       apply_spec_resource_limit write_attn_softmax_info 
INFO-FLOW: Configuring Module : compute_q_matmul_k ...
Execute       set_default_model compute_q_matmul_k 
Execute       apply_spec_resource_limit compute_q_matmul_k 
INFO-FLOW: Configuring Module : entry_proc25 ...
Execute       set_default_model entry_proc25 
Execute       apply_spec_resource_limit entry_proc25 
INFO-FLOW: Configuring Module : read_k_v.6 ...
Execute       set_default_model read_k_v.6 
Execute       apply_spec_resource_limit read_k_v.6 
INFO-FLOW: Configuring Module : read_attn ...
Execute       set_default_model read_attn 
Execute       apply_spec_resource_limit read_attn 
INFO-FLOW: Configuring Module : read_attn_softmax_info_Pipeline__ln388_for_each_q_patch ...
Execute       set_default_model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       apply_spec_resource_limit read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
INFO-FLOW: Configuring Module : read_attn_softmax_info ...
Execute       set_default_model read_attn_softmax_info 
Execute       apply_spec_resource_limit read_attn_softmax_info 
INFO-FLOW: Configuring Module : prepare_attn ...
Execute       set_default_model prepare_attn 
Execute       apply_spec_resource_limit prepare_attn 
INFO-FLOW: Configuring Module : compute_attn_matmul_v.7 ...
Execute       set_default_model compute_attn_matmul_v.7 
Execute       apply_spec_resource_limit compute_attn_matmul_v.7 
INFO-FLOW: Configuring Module : write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim ...
Execute       set_default_model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       apply_spec_resource_limit write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
INFO-FLOW: Configuring Module : write_attn_matmul_v ...
Execute       set_default_model write_attn_matmul_v 
Execute       apply_spec_resource_limit write_attn_matmul_v 
INFO-FLOW: Configuring Module : compute_attn_matmul_v ...
Execute       set_default_model compute_attn_matmul_v 
Execute       apply_spec_resource_limit compute_attn_matmul_v 
INFO-FLOW: Configuring Module : compute_add ...
Execute       set_default_model compute_add 
Execute       apply_spec_resource_limit compute_add 
INFO-FLOW: Configuring Module : load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       apply_spec_resource_limit load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO-FLOW: Configuring Module : load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       apply_spec_resource_limit load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
INFO-FLOW: Configuring Module : ViT_act ...
Execute       set_default_model ViT_act 
Execute       apply_spec_resource_limit ViT_act 
INFO-FLOW: Model list for preprocess: load_one_time_weights_Pipeline__ln13_for_block_dim_out load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l load_one_time_weights {patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8} {patch_embed_accumulate_read<16u, 128u, 8u>} {patch_embed_accumulate_compute<16u, 128u, 8u>} {patch_embed_accumulate<16u, 128u, 8u>} patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim patch_embed_output dataflow_in_loop__ln171_for_block_y dataflow_parent_loop_proc compute_patch_embed_Pipeline__ln184_for_block_dim compute_patch_embed load_norms_Pipeline__ln16_for_block_dim_out load_norms_Pipeline__ln28_for_block_dim_out load_norms_Pipeline__ln40_for_block_dim_out load_norms_Pipeline__ln52_for_block_dim_out load_norms layernorm_accumulate {sqrt_fixed<32, 10>} layernorm_output dataflow_in_loop__ln131_for_each_patch compute_norm load_linear_weights_Pipeline__ln46_for_each_src_block load_linear_weights {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >} entry_proc24 read_in_stream_direct_Pipeline__ln181_for_each_i read_in_stream_direct gelu compute_linear_on_stream_Pipeline__ln290_for_each_i compute_linear_on_stream write_out_stream_direct_Pipeline__ln231_for_each_i write_out_stream_direct compute_linear entry_proc read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim read_x read_k_v compute_q_matmul_k.5 {exp<32, 10>} {recip_fixed<32, 10>} finalize_attn write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 write_attn write_attn_softmax_info_Pipeline__ln277_for_each_q_patch write_attn_softmax_info compute_q_matmul_k entry_proc25 read_k_v.6 read_attn read_attn_softmax_info_Pipeline__ln388_for_each_q_patch read_attn_softmax_info prepare_attn compute_attn_matmul_v.7 write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim write_attn_matmul_v compute_attn_matmul_v compute_add {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >} ViT_act
INFO-FLOW: Preprocessing Module: load_one_time_weights_Pipeline__ln13_for_block_dim_out ...
Execute       set_default_model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Execute       cdfg_preprocess -model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Command       cdfg_preprocess done; 0.197 sec.
Execute       rtl_gen_preprocess load_one_time_weights_Pipeline__ln13_for_block_dim_out 
INFO-FLOW: Preprocessing Module: load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l ...
Execute       set_default_model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       cdfg_preprocess -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       rtl_gen_preprocess load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
INFO-FLOW: Preprocessing Module: load_one_time_weights ...
Execute       set_default_model load_one_time_weights 
Execute       cdfg_preprocess -model load_one_time_weights 
Execute       rtl_gen_preprocess load_one_time_weights 
INFO-FLOW: Preprocessing Module: patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 ...
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       cdfg_preprocess -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       rtl_gen_preprocess patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
INFO-FLOW: Preprocessing Module: patch_embed_accumulate_read<16u, 128u, 8u> ...
Execute       set_default_model patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       cdfg_preprocess -model patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       rtl_gen_preprocess patch_embed_accumulate_read<16u, 128u, 8u> 
INFO-FLOW: Preprocessing Module: patch_embed_accumulate_compute<16u, 128u, 8u> ...
Execute       set_default_model patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       cdfg_preprocess -model patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       rtl_gen_preprocess patch_embed_accumulate_compute<16u, 128u, 8u> 
INFO-FLOW: Preprocessing Module: patch_embed_accumulate<16u, 128u, 8u> ...
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u> 
Execute       cdfg_preprocess -model patch_embed_accumulate<16u, 128u, 8u> 
Command       cdfg_preprocess done; 0.119 sec.
Execute       rtl_gen_preprocess patch_embed_accumulate<16u, 128u, 8u> 
INFO-FLOW: Preprocessing Module: patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim ...
Execute       set_default_model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       cdfg_preprocess -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       rtl_gen_preprocess patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
INFO-FLOW: Preprocessing Module: patch_embed_output ...
Execute       set_default_model patch_embed_output 
Execute       cdfg_preprocess -model patch_embed_output 
Execute       rtl_gen_preprocess patch_embed_output 
INFO-FLOW: Preprocessing Module: dataflow_in_loop__ln171_for_block_y ...
Execute       set_default_model dataflow_in_loop__ln171_for_block_y 
Execute       cdfg_preprocess -model dataflow_in_loop__ln171_for_block_y 
Execute       rtl_gen_preprocess dataflow_in_loop__ln171_for_block_y 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: compute_patch_embed_Pipeline__ln184_for_block_dim ...
Execute       set_default_model compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       cdfg_preprocess -model compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       rtl_gen_preprocess compute_patch_embed_Pipeline__ln184_for_block_dim 
INFO-FLOW: Preprocessing Module: compute_patch_embed ...
Execute       set_default_model compute_patch_embed 
Execute       cdfg_preprocess -model compute_patch_embed 
Execute       rtl_gen_preprocess compute_patch_embed 
INFO-FLOW: Preprocessing Module: load_norms_Pipeline__ln16_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln16_for_block_dim_out 
Execute       cdfg_preprocess -model load_norms_Pipeline__ln16_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln16_for_block_dim_out 
INFO-FLOW: Preprocessing Module: load_norms_Pipeline__ln28_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln28_for_block_dim_out 
Execute       cdfg_preprocess -model load_norms_Pipeline__ln28_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln28_for_block_dim_out 
INFO-FLOW: Preprocessing Module: load_norms_Pipeline__ln40_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln40_for_block_dim_out 
Execute       cdfg_preprocess -model load_norms_Pipeline__ln40_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln40_for_block_dim_out 
INFO-FLOW: Preprocessing Module: load_norms_Pipeline__ln52_for_block_dim_out ...
Execute       set_default_model load_norms_Pipeline__ln52_for_block_dim_out 
Execute       cdfg_preprocess -model load_norms_Pipeline__ln52_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln52_for_block_dim_out 
INFO-FLOW: Preprocessing Module: load_norms ...
Execute       set_default_model load_norms 
Execute       cdfg_preprocess -model load_norms 
Execute       rtl_gen_preprocess load_norms 
INFO-FLOW: Preprocessing Module: layernorm_accumulate ...
Execute       set_default_model layernorm_accumulate 
Execute       cdfg_preprocess -model layernorm_accumulate 
Execute       rtl_gen_preprocess layernorm_accumulate 
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 10> ...
Execute       set_default_model sqrt_fixed<32, 10> 
Execute       cdfg_preprocess -model sqrt_fixed<32, 10> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 10> 
INFO-FLOW: Preprocessing Module: layernorm_output ...
Execute       set_default_model layernorm_output 
Execute       cdfg_preprocess -model layernorm_output 
Execute       rtl_gen_preprocess layernorm_output 
INFO-FLOW: Preprocessing Module: dataflow_in_loop__ln131_for_each_patch ...
Execute       set_default_model dataflow_in_loop__ln131_for_each_patch 
Execute       cdfg_preprocess -model dataflow_in_loop__ln131_for_each_patch 
Execute       rtl_gen_preprocess dataflow_in_loop__ln131_for_each_patch 
INFO-FLOW: Preprocessing Module: compute_norm ...
Execute       set_default_model compute_norm 
Execute       cdfg_preprocess -model compute_norm 
Execute       rtl_gen_preprocess compute_norm 
INFO-FLOW: Preprocessing Module: load_linear_weights_Pipeline__ln46_for_each_src_block ...
Execute       set_default_model load_linear_weights_Pipeline__ln46_for_each_src_block 
Execute       cdfg_preprocess -model load_linear_weights_Pipeline__ln46_for_each_src_block 
Command       cdfg_preprocess done; 0.21 sec.
Execute       rtl_gen_preprocess load_linear_weights_Pipeline__ln46_for_each_src_block 
INFO-FLOW: Preprocessing Module: load_linear_weights ...
Execute       set_default_model load_linear_weights 
Execute       cdfg_preprocess -model load_linear_weights 
Execute       rtl_gen_preprocess load_linear_weights 
INFO-FLOW: Preprocessing Module: load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       cdfg_preprocess -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO-FLOW: Preprocessing Module: load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       cdfg_preprocess -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
INFO-FLOW: Preprocessing Module: entry_proc24 ...
Execute       set_default_model entry_proc24 
Execute       cdfg_preprocess -model entry_proc24 
Execute       rtl_gen_preprocess entry_proc24 
INFO-FLOW: Preprocessing Module: read_in_stream_direct_Pipeline__ln181_for_each_i ...
Execute       set_default_model read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       cdfg_preprocess -model read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       rtl_gen_preprocess read_in_stream_direct_Pipeline__ln181_for_each_i 
INFO-FLOW: Preprocessing Module: read_in_stream_direct ...
Execute       set_default_model read_in_stream_direct 
Execute       cdfg_preprocess -model read_in_stream_direct 
Execute       rtl_gen_preprocess read_in_stream_direct 
INFO-FLOW: Preprocessing Module: gelu ...
Execute       set_default_model gelu 
Execute       cdfg_preprocess -model gelu 
Execute       rtl_gen_preprocess gelu 
INFO-FLOW: Preprocessing Module: compute_linear_on_stream_Pipeline__ln290_for_each_i ...
Execute       set_default_model compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       cdfg_preprocess -model compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       rtl_gen_preprocess compute_linear_on_stream_Pipeline__ln290_for_each_i 
INFO-FLOW: Preprocessing Module: compute_linear_on_stream ...
Execute       set_default_model compute_linear_on_stream 
Execute       cdfg_preprocess -model compute_linear_on_stream 
Execute       rtl_gen_preprocess compute_linear_on_stream 
INFO-FLOW: Preprocessing Module: write_out_stream_direct_Pipeline__ln231_for_each_i ...
Execute       set_default_model write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       cdfg_preprocess -model write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       rtl_gen_preprocess write_out_stream_direct_Pipeline__ln231_for_each_i 
INFO-FLOW: Preprocessing Module: write_out_stream_direct ...
Execute       set_default_model write_out_stream_direct 
Execute       cdfg_preprocess -model write_out_stream_direct 
Execute       rtl_gen_preprocess write_out_stream_direct 
INFO-FLOW: Preprocessing Module: compute_linear ...
Execute       set_default_model compute_linear 
Execute       cdfg_preprocess -model compute_linear 
Execute       rtl_gen_preprocess compute_linear 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim ...
Execute       set_default_model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       cdfg_preprocess -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       rtl_gen_preprocess read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
INFO-FLOW: Preprocessing Module: read_x ...
Execute       set_default_model read_x 
Execute       cdfg_preprocess -model read_x 
Execute       rtl_gen_preprocess read_x 
INFO-FLOW: Preprocessing Module: read_k_v ...
Execute       set_default_model read_k_v 
Execute       cdfg_preprocess -model read_k_v 
Execute       rtl_gen_preprocess read_k_v 
INFO-FLOW: Preprocessing Module: compute_q_matmul_k.5 ...
Execute       set_default_model compute_q_matmul_k.5 
Execute       cdfg_preprocess -model compute_q_matmul_k.5 
Execute       rtl_gen_preprocess compute_q_matmul_k.5 
INFO-FLOW: Preprocessing Module: exp<32, 10> ...
Execute       set_default_model exp<32, 10> 
Execute       cdfg_preprocess -model exp<32, 10> 
Execute       rtl_gen_preprocess exp<32, 10> 
INFO-FLOW: Preprocessing Module: recip_fixed<32, 10> ...
Execute       set_default_model recip_fixed<32, 10> 
Execute       cdfg_preprocess -model recip_fixed<32, 10> 
Execute       rtl_gen_preprocess recip_fixed<32, 10> 
INFO-FLOW: Preprocessing Module: finalize_attn ...
Execute       set_default_model finalize_attn 
Execute       cdfg_preprocess -model finalize_attn 
Execute       rtl_gen_preprocess finalize_attn 
INFO-FLOW: Preprocessing Module: write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 ...
Execute       set_default_model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       cdfg_preprocess -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       rtl_gen_preprocess write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
INFO-FLOW: Preprocessing Module: write_attn ...
Execute       set_default_model write_attn 
Execute       cdfg_preprocess -model write_attn 
Execute       rtl_gen_preprocess write_attn 
INFO-FLOW: Preprocessing Module: write_attn_softmax_info_Pipeline__ln277_for_each_q_patch ...
Execute       set_default_model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       cdfg_preprocess -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       rtl_gen_preprocess write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
INFO-FLOW: Preprocessing Module: write_attn_softmax_info ...
Execute       set_default_model write_attn_softmax_info 
Execute       cdfg_preprocess -model write_attn_softmax_info 
Execute       rtl_gen_preprocess write_attn_softmax_info 
INFO-FLOW: Preprocessing Module: compute_q_matmul_k ...
Execute       set_default_model compute_q_matmul_k 
Execute       cdfg_preprocess -model compute_q_matmul_k 
Execute       rtl_gen_preprocess compute_q_matmul_k 
INFO-FLOW: Preprocessing Module: entry_proc25 ...
Execute       set_default_model entry_proc25 
Execute       cdfg_preprocess -model entry_proc25 
Execute       rtl_gen_preprocess entry_proc25 
INFO-FLOW: Preprocessing Module: read_k_v.6 ...
Execute       set_default_model read_k_v.6 
Execute       cdfg_preprocess -model read_k_v.6 
Execute       rtl_gen_preprocess read_k_v.6 
INFO-FLOW: Preprocessing Module: read_attn ...
Execute       set_default_model read_attn 
Execute       cdfg_preprocess -model read_attn 
Execute       rtl_gen_preprocess read_attn 
INFO-FLOW: Preprocessing Module: read_attn_softmax_info_Pipeline__ln388_for_each_q_patch ...
Execute       set_default_model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       cdfg_preprocess -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       rtl_gen_preprocess read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
INFO-FLOW: Preprocessing Module: read_attn_softmax_info ...
Execute       set_default_model read_attn_softmax_info 
Execute       cdfg_preprocess -model read_attn_softmax_info 
Execute       rtl_gen_preprocess read_attn_softmax_info 
INFO-FLOW: Preprocessing Module: prepare_attn ...
Execute       set_default_model prepare_attn 
Execute       cdfg_preprocess -model prepare_attn 
Execute       rtl_gen_preprocess prepare_attn 
INFO-FLOW: Preprocessing Module: compute_attn_matmul_v.7 ...
Execute       set_default_model compute_attn_matmul_v.7 
Execute       cdfg_preprocess -model compute_attn_matmul_v.7 
Execute       rtl_gen_preprocess compute_attn_matmul_v.7 
INFO-FLOW: Preprocessing Module: write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim ...
Execute       set_default_model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       cdfg_preprocess -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       rtl_gen_preprocess write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
INFO-FLOW: Preprocessing Module: write_attn_matmul_v ...
Execute       set_default_model write_attn_matmul_v 
Execute       cdfg_preprocess -model write_attn_matmul_v 
Execute       rtl_gen_preprocess write_attn_matmul_v 
INFO-FLOW: Preprocessing Module: compute_attn_matmul_v ...
Execute       set_default_model compute_attn_matmul_v 
Execute       cdfg_preprocess -model compute_attn_matmul_v 
Execute       rtl_gen_preprocess compute_attn_matmul_v 
INFO-FLOW: Preprocessing Module: compute_add ...
Execute       set_default_model compute_add 
Execute       cdfg_preprocess -model compute_add 
Execute       rtl_gen_preprocess compute_add 
INFO-FLOW: Preprocessing Module: load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       cdfg_preprocess -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO-FLOW: Preprocessing Module: load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > ...
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       cdfg_preprocess -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
INFO-FLOW: Preprocessing Module: ViT_act ...
Execute       set_default_model ViT_act 
Execute       cdfg_preprocess -model ViT_act 
Execute       rtl_gen_preprocess ViT_act 
WARNING: [SYN 201-107] Renaming port name 'ViT_act/patch_embed_bias' to 'ViT_act/patch_embed_bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'ViT_act/patch_embed_weights' to 'ViT_act/patch_embed_weights_r' to avoid the conflict with HDL keywords or other object names.
Command       rtl_gen_preprocess done; 0.245 sec.
INFO-FLOW: Model list for synthesis: load_one_time_weights_Pipeline__ln13_for_block_dim_out load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l load_one_time_weights {patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8} {patch_embed_accumulate_read<16u, 128u, 8u>} {patch_embed_accumulate_compute<16u, 128u, 8u>} {patch_embed_accumulate<16u, 128u, 8u>} patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim patch_embed_output dataflow_in_loop__ln171_for_block_y dataflow_parent_loop_proc compute_patch_embed_Pipeline__ln184_for_block_dim compute_patch_embed load_norms_Pipeline__ln16_for_block_dim_out load_norms_Pipeline__ln28_for_block_dim_out load_norms_Pipeline__ln40_for_block_dim_out load_norms_Pipeline__ln52_for_block_dim_out load_norms layernorm_accumulate {sqrt_fixed<32, 10>} layernorm_output dataflow_in_loop__ln131_for_each_patch compute_norm load_linear_weights_Pipeline__ln46_for_each_src_block load_linear_weights {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >} entry_proc24 read_in_stream_direct_Pipeline__ln181_for_each_i read_in_stream_direct gelu compute_linear_on_stream_Pipeline__ln290_for_each_i compute_linear_on_stream write_out_stream_direct_Pipeline__ln231_for_each_i write_out_stream_direct compute_linear entry_proc read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim read_x read_k_v compute_q_matmul_k.5 {exp<32, 10>} {recip_fixed<32, 10>} finalize_attn write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 write_attn write_attn_softmax_info_Pipeline__ln277_for_each_q_patch write_attn_softmax_info compute_q_matmul_k entry_proc25 read_k_v.6 read_attn read_attn_softmax_info_Pipeline__ln388_for_each_q_patch read_attn_softmax_info prepare_attn compute_attn_matmul_v.7 write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim write_attn_matmul_v compute_attn_matmul_v compute_add {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >} ViT_act
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Execute       schedule -model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln13_for_block_dim_out'.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' (loop '_ln13_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_1_req', Deit_cpp/src/ViT.cpp:16) on port 'weights' (Deit_cpp/src/ViT.cpp:16) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' (loop '_ln13_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_2_req', Deit_cpp/src/ViT.cpp:16) on port 'weights' (Deit_cpp/src/ViT.cpp:16) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' (loop '_ln13_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_3_req', Deit_cpp/src/ViT.cpp:16) on port 'weights' (Deit_cpp/src/ViT.cpp:16) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' (loop '_ln13_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_4_req', Deit_cpp/src/ViT.cpp:16) on port 'weights' (Deit_cpp/src/ViT.cpp:16) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' (loop '_ln13_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_7_req', Deit_cpp/src/ViT.cpp:16) on port 'weights' (Deit_cpp/src/ViT.cpp:16) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 17, loop '_ln13_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.396 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.399 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.538 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.sched.adb -f 
Command       db_write done; 0.457 sec.
INFO-FLOW: Finish scheduling load_one_time_weights_Pipeline__ln13_for_block_dim_out.
Execute       set_default_model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Execute       bind -model load_one_time_weights_Pipeline__ln13_for_block_dim_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.167 seconds; current allocated memory: 1.691 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.304 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.bind.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish binding load_one_time_weights_Pipeline__ln13_for_block_dim_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       schedule -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' (loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'): Unable to schedule bus request operation ('weights_load_9_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' (loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'): Unable to schedule bus request operation ('weights_load_10_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' (loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'): Unable to schedule bus request operation ('weights_load_11_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' (loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'): Unable to schedule bus request operation ('weights_load_12_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' (loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'): Unable to schedule bus request operation ('weights_load_19_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' (loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'): Unable to schedule bus request operation ('weights_load_23_req', Deit_cpp/src/ViT.cpp:38) on port 'weights' (Deit_cpp/src/ViT.cpp:38) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 26, loop '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.666 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.475 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.308 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.sched.adb -f 
Command       db_write done; 0.163 sec.
INFO-FLOW: Finish scheduling load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l.
Execute       set_default_model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       bind -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.966 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.404 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.bind.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish binding load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_one_time_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_one_time_weights 
Execute       schedule -model load_one_time_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.292 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.158 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.sched.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish scheduling load_one_time_weights.
Execute       set_default_model load_one_time_weights 
Execute       bind -model load_one_time_weights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.759 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.482 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.bind.adb -f 
INFO-FLOW: Finish binding load_one_time_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       schedule -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.267 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.sched.adb -f 
INFO-FLOW: Finish scheduling patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8.
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       bind -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.575 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.bind.adb -f 
INFO-FLOW: Finish binding patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_read_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       schedule -model patch_embed_accumulate_read<16u, 128u, 8u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.749 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.281 seconds; current allocated memory: 1.695 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.325 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.sched.adb -f 
Command       db_write done; 0.159 sec.
INFO-FLOW: Finish scheduling patch_embed_accumulate_read<16u, 128u, 8u>.
Execute       set_default_model patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       bind -model patch_embed_accumulate_read<16u, 128u, 8u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.729 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 1.696 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.581 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.bind.adb -f 
Command       db_write done; 0.229 sec.
INFO-FLOW: Finish binding patch_embed_accumulate_read<16u, 128u, 8u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_compute_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       schedule -model patch_embed_accumulate_compute<16u, 128u, 8u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop '_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim'.
WARNING: [HLS 200-885] The II Violation in module 'patch_embed_accumulate_compute_16u_128u_8u_s' (loop '_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim'): Unable to schedule 'load' operation ('patches_load') on array 'patches' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'patches'.
WARNING: [HLS 200-885] The II Violation in module 'patch_embed_accumulate_compute_16u_128u_8u_s' (loop '_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim'): Unable to schedule 'load' operation ('patches_load_1') on array 'patches' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'patches'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 26, loop '_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 39.353 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 40.479 seconds; current allocated memory: 1.712 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.6 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.sched.adb -f 
Command       db_write done; 0.871 sec.
INFO-FLOW: Finish scheduling patch_embed_accumulate_compute<16u, 128u, 8u>.
Execute       set_default_model patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       bind -model patch_embed_accumulate_compute<16u, 128u, 8u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.431 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.903 seconds; current allocated memory: 1.712 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.069 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.bind.adb -f 
Command       db_write done; 1.128 sec.
INFO-FLOW: Finish binding patch_embed_accumulate_compute<16u, 128u, 8u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u> 
Execute       schedule -model patch_embed_accumulate<16u, 128u, 8u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.547 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 1.713 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.148 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.sched.adb -f 
INFO-FLOW: Finish scheduling patch_embed_accumulate<16u, 128u, 8u>.
Execute       set_default_model patch_embed_accumulate<16u, 128u, 8u> 
Execute       bind -model patch_embed_accumulate<16u, 128u, 8u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.282 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.529 seconds; current allocated memory: 1.714 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.484 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.bind.adb -f 
INFO-FLOW: Finish binding patch_embed_accumulate<16u, 128u, 8u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       schedule -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln147_for_each_patch_x__ln149_for_block_dim'.
WARNING: [HLS 200-880] The II Violation in module 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim' (loop '_ln147_for_each_patch_x__ln149_for_block_dim'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('weights_addr_read_1') on port 'weights' and bus read operation ('weights_addr_read') on port 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop '_ln147_for_each_patch_x__ln149_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.915 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.842 seconds; current allocated memory: 1.714 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.sched.adb -f 
INFO-FLOW: Finish scheduling patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim.
Execute       set_default_model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       bind -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.652 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.714 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.256 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.bind.adb -f 
INFO-FLOW: Finish binding patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_embed_output 
Execute       schedule -model patch_embed_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.273 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.715 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.sched.adb -f 
INFO-FLOW: Finish scheduling patch_embed_output.
Execute       set_default_model patch_embed_output 
Execute       bind -model patch_embed_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.735 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.715 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.bind.adb -f 
INFO-FLOW: Finish binding patch_embed_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ln171_for_block_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop__ln171_for_block_y 
Execute       schedule -model dataflow_in_loop__ln171_for_block_y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.715 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop__ln171_for_block_y.
Execute       set_default_model dataflow_in_loop__ln171_for_block_y 
Execute       bind -model dataflow_in_loop__ln171_for_block_y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.083 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.127 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop__ln171_for_block_y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.883 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.091 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_patch_embed_Pipeline_ln184_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       schedule -model compute_patch_embed_Pipeline__ln184_for_block_dim 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln184_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln184_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.425 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.sched.adb -f 
INFO-FLOW: Finish scheduling compute_patch_embed_Pipeline__ln184_for_block_dim.
Execute       set_default_model compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       bind -model compute_patch_embed_Pipeline__ln184_for_block_dim 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.496 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.bind.adb -f 
INFO-FLOW: Finish binding compute_patch_embed_Pipeline__ln184_for_block_dim.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_patch_embed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_patch_embed 
Execute       schedule -model compute_patch_embed 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.sched.adb -f 
INFO-FLOW: Finish scheduling compute_patch_embed.
Execute       set_default_model compute_patch_embed 
Execute       bind -model compute_patch_embed 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.294 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.39 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.bind.adb -f 
INFO-FLOW: Finish binding compute_patch_embed.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln16_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_norms_Pipeline__ln16_for_block_dim_out 
Execute       schedule -model load_norms_Pipeline__ln16_for_block_dim_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln16_for_block_dim_out'.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln16_for_block_dim_out' (loop '_ln16_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_24_req', Deit_cpp/src/layernorm.cpp:19) on port 'weights' (Deit_cpp/src/layernorm.cpp:19) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln16_for_block_dim_out' (loop '_ln16_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_25_req', Deit_cpp/src/layernorm.cpp:19) on port 'weights' (Deit_cpp/src/layernorm.cpp:19) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln16_for_block_dim_out' (loop '_ln16_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_26_req', Deit_cpp/src/layernorm.cpp:19) on port 'weights' (Deit_cpp/src/layernorm.cpp:19) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln16_for_block_dim_out' (loop '_ln16_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_27_req', Deit_cpp/src/layernorm.cpp:19) on port 'weights' (Deit_cpp/src/layernorm.cpp:19) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln16_for_block_dim_out' (loop '_ln16_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_30_req', Deit_cpp/src/layernorm.cpp:19) on port 'weights' (Deit_cpp/src/layernorm.cpp:19) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 17, loop '_ln16_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.798 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.582 seconds; current allocated memory: 1.716 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.133 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.sched.adb -f 
INFO-FLOW: Finish scheduling load_norms_Pipeline__ln16_for_block_dim_out.
Execute       set_default_model load_norms_Pipeline__ln16_for_block_dim_out 
Execute       bind -model load_norms_Pipeline__ln16_for_block_dim_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.651 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 1.717 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.134 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.bind.adb -f 
INFO-FLOW: Finish binding load_norms_Pipeline__ln16_for_block_dim_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln28_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_norms_Pipeline__ln28_for_block_dim_out 
Execute       schedule -model load_norms_Pipeline__ln28_for_block_dim_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln28_for_block_dim_out'.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln28_for_block_dim_out' (loop '_ln28_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_32_req', Deit_cpp/src/layernorm.cpp:31) on port 'weights' (Deit_cpp/src/layernorm.cpp:31) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln28_for_block_dim_out' (loop '_ln28_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_33_req', Deit_cpp/src/layernorm.cpp:31) on port 'weights' (Deit_cpp/src/layernorm.cpp:31) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln28_for_block_dim_out' (loop '_ln28_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_34_req', Deit_cpp/src/layernorm.cpp:31) on port 'weights' (Deit_cpp/src/layernorm.cpp:31) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln28_for_block_dim_out' (loop '_ln28_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_35_req', Deit_cpp/src/layernorm.cpp:31) on port 'weights' (Deit_cpp/src/layernorm.cpp:31) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln28_for_block_dim_out' (loop '_ln28_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_38_req', Deit_cpp/src/layernorm.cpp:31) on port 'weights' (Deit_cpp/src/layernorm.cpp:31) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 17, loop '_ln28_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.326 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.772 seconds; current allocated memory: 1.718 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.139 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.sched.adb -f 
INFO-FLOW: Finish scheduling load_norms_Pipeline__ln28_for_block_dim_out.
Execute       set_default_model load_norms_Pipeline__ln28_for_block_dim_out 
Execute       bind -model load_norms_Pipeline__ln28_for_block_dim_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.749 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.946 seconds; current allocated memory: 1.718 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.195 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.bind.adb -f 
INFO-FLOW: Finish binding load_norms_Pipeline__ln28_for_block_dim_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln40_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_norms_Pipeline__ln40_for_block_dim_out 
Execute       schedule -model load_norms_Pipeline__ln40_for_block_dim_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln40_for_block_dim_out'.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln40_for_block_dim_out' (loop '_ln40_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_40_req', Deit_cpp/src/layernorm.cpp:43) on port 'weights' (Deit_cpp/src/layernorm.cpp:43) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln40_for_block_dim_out' (loop '_ln40_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_41_req', Deit_cpp/src/layernorm.cpp:43) on port 'weights' (Deit_cpp/src/layernorm.cpp:43) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln40_for_block_dim_out' (loop '_ln40_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_42_req', Deit_cpp/src/layernorm.cpp:43) on port 'weights' (Deit_cpp/src/layernorm.cpp:43) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln40_for_block_dim_out' (loop '_ln40_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_43_req', Deit_cpp/src/layernorm.cpp:43) on port 'weights' (Deit_cpp/src/layernorm.cpp:43) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln40_for_block_dim_out' (loop '_ln40_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_46_req', Deit_cpp/src/layernorm.cpp:43) on port 'weights' (Deit_cpp/src/layernorm.cpp:43) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 17, loop '_ln40_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.727 seconds; current allocated memory: 1.719 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.sched.adb -f 
INFO-FLOW: Finish scheduling load_norms_Pipeline__ln40_for_block_dim_out.
Execute       set_default_model load_norms_Pipeline__ln40_for_block_dim_out 
Execute       bind -model load_norms_Pipeline__ln40_for_block_dim_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.719 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.176 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.bind.adb -f 
INFO-FLOW: Finish binding load_norms_Pipeline__ln40_for_block_dim_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln52_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_norms_Pipeline__ln52_for_block_dim_out 
Execute       schedule -model load_norms_Pipeline__ln52_for_block_dim_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln52_for_block_dim_out'.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln52_for_block_dim_out' (loop '_ln52_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_48_req', Deit_cpp/src/layernorm.cpp:55) on port 'weights' (Deit_cpp/src/layernorm.cpp:55) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln52_for_block_dim_out' (loop '_ln52_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_49_req', Deit_cpp/src/layernorm.cpp:55) on port 'weights' (Deit_cpp/src/layernorm.cpp:55) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln52_for_block_dim_out' (loop '_ln52_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_50_req', Deit_cpp/src/layernorm.cpp:55) on port 'weights' (Deit_cpp/src/layernorm.cpp:55) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln52_for_block_dim_out' (loop '_ln52_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_51_req', Deit_cpp/src/layernorm.cpp:55) on port 'weights' (Deit_cpp/src/layernorm.cpp:55) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_norms_Pipeline_ln52_for_block_dim_out' (loop '_ln52_for_block_dim_out'): Unable to schedule bus request operation ('weights_load_54_req', Deit_cpp/src/layernorm.cpp:55) on port 'weights' (Deit_cpp/src/layernorm.cpp:55) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 17, loop '_ln52_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.192 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.773 seconds; current allocated memory: 1.721 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.101 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.sched.adb -f 
INFO-FLOW: Finish scheduling load_norms_Pipeline__ln52_for_block_dim_out.
Execute       set_default_model load_norms_Pipeline__ln52_for_block_dim_out 
Execute       bind -model load_norms_Pipeline__ln52_for_block_dim_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.586 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.721 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.bind.adb -f 
INFO-FLOW: Finish binding load_norms_Pipeline__ln52_for_block_dim_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_norms 
Execute       schedule -model load_norms 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.413 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.721 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.sched.adb -f 
INFO-FLOW: Finish scheduling load_norms.
Execute       set_default_model load_norms 
Execute       bind -model load_norms 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.974 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.721 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.75 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.bind.adb -f 
INFO-FLOW: Finish binding load_norms.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_accumulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layernorm_accumulate 
Execute       schedule -model layernorm_accumulate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln70_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop '_ln70_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.154 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.303 seconds; current allocated memory: 1.722 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.157 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.sched.adb -f 
INFO-FLOW: Finish scheduling layernorm_accumulate.
Execute       set_default_model layernorm_accumulate 
Execute       bind -model layernorm_accumulate 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.562 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.722 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.219 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.bind.adb -f 
INFO-FLOW: Finish binding layernorm_accumulate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<32, 10> 
Execute       schedule -model sqrt_fixed<32, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'sqrt_fixed<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.609 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.737 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.455 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.sched.adb -f 
Command       db_write done; 0.125 sec.
INFO-FLOW: Finish scheduling sqrt_fixed<32, 10>.
Execute       set_default_model sqrt_fixed<32, 10> 
Execute       bind -model sqrt_fixed<32, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.196 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.094 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.bind.adb -f 
Command       db_write done; 0.156 sec.
INFO-FLOW: Finish binding sqrt_fixed<32, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layernorm_output 
Execute       schedule -model layernorm_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln106_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop '_ln106_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.745 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.301 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.511 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling layernorm_output.
Execute       set_default_model layernorm_output 
Execute       bind -model layernorm_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.631 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.bind.adb -f 
INFO-FLOW: Finish binding layernorm_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ln131_for_each_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop__ln131_for_each_patch 
Execute       schedule -model dataflow_in_loop__ln131_for_each_patch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.379 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.315 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop__ln131_for_each_patch.
Execute       set_default_model dataflow_in_loop__ln131_for_each_patch 
Execute       bind -model dataflow_in_loop__ln131_for_each_patch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.783 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop__ln131_for_each_patch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_norm 
Execute       schedule -model compute_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.232 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.322 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.sched.adb -f 
INFO-FLOW: Finish scheduling compute_norm.
Execute       set_default_model compute_norm 
Execute       bind -model compute_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.156 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 1.738 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.251 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.bind.adb -f 
INFO-FLOW: Finish binding compute_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_weights_Pipeline_ln46_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_linear_weights_Pipeline__ln46_for_each_src_block 
Execute       schedule -model load_linear_weights_Pipeline__ln46_for_each_src_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln46_for_each_src_block'.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_weights_Pipeline_ln46_for_each_src_block' (loop '_ln46_for_each_src_block'): Unable to schedule bus request operation ('weights_load_55_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_weights_Pipeline_ln46_for_each_src_block' (loop '_ln46_for_each_src_block'): Unable to schedule bus request operation ('weights_load_56_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_weights_Pipeline_ln46_for_each_src_block' (loop '_ln46_for_each_src_block'): Unable to schedule bus request operation ('weights_load_57_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_weights_Pipeline_ln46_for_each_src_block' (loop '_ln46_for_each_src_block'): Unable to schedule bus request operation ('weights_load_58_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_weights_Pipeline_ln46_for_each_src_block' (loop '_ln46_for_each_src_block'): Unable to schedule bus request operation ('weights_load_65_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_weights_Pipeline_ln46_for_each_src_block' (loop '_ln46_for_each_src_block'): Unable to schedule bus request operation ('weights_load_69_req', Deit_cpp/src/linear.cpp:65) on port 'weights' (Deit_cpp/src/linear.cpp:65) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 28, loop '_ln46_for_each_src_block'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.034 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.681 seconds; current allocated memory: 1.739 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.76 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.sched.adb -f 
Command       db_write done; 0.482 sec.
INFO-FLOW: Finish scheduling load_linear_weights_Pipeline__ln46_for_each_src_block.
Execute       set_default_model load_linear_weights_Pipeline__ln46_for_each_src_block 
Execute       bind -model load_linear_weights_Pipeline__ln46_for_each_src_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.156 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.398 seconds; current allocated memory: 1.739 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.067 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.bind.adb -f 
Command       db_write done; 0.504 sec.
INFO-FLOW: Finish binding load_linear_weights_Pipeline__ln46_for_each_src_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_linear_weights 
Execute       schedule -model load_linear_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=num_src_blocks) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.468 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.442 seconds; current allocated memory: 1.740 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.sched.adb -f 
INFO-FLOW: Finish scheduling load_linear_weights.
Execute       set_default_model load_linear_weights 
Execute       bind -model load_linear_weights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.986 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.740 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.692 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.bind.adb -f 
INFO-FLOW: Finish binding load_linear_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       schedule -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln130_for_each_src_block'.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_70_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_71_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_72_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_73_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_80_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_84_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop '_ln130_for_each_src_block'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.518 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.661 seconds; current allocated memory: 1.740 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.502 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.sched.adb -f 
Command       db_write done; 0.199 sec.
INFO-FLOW: Finish scheduling load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block.
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       bind -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.579 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.282 seconds; current allocated memory: 1.741 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.505 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.bind.adb -f 
Command       db_write done; 0.196 sec.
INFO-FLOW: Finish binding load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_7_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       schedule -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.497 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 1.741 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >.
Execute       set_default_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       bind -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.887 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 1.741 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.351 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.bind.adb -f 
INFO-FLOW: Finish binding load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc24 
Execute       schedule -model entry_proc24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.306 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.741 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc24.
Execute       set_default_model entry_proc24 
Execute       bind -model entry_proc24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 1.742 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.bind.adb -f 
INFO-FLOW: Finish binding entry_proc24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream_direct_Pipeline_ln181_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       schedule -model read_in_stream_direct_Pipeline__ln181_for_each_i 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln181_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln181_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 1.743 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.sched.adb -f 
INFO-FLOW: Finish scheduling read_in_stream_direct_Pipeline__ln181_for_each_i.
Execute       set_default_model read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       bind -model read_in_stream_direct_Pipeline__ln181_for_each_i 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.743 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.bind.adb -f 
INFO-FLOW: Finish binding read_in_stream_direct_Pipeline__ln181_for_each_i.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_in_stream_direct 
Execute       schedule -model read_in_stream_direct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.232 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.743 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.sched.adb -f 
INFO-FLOW: Finish scheduling read_in_stream_direct.
Execute       set_default_model read_in_stream_direct 
Execute       bind -model read_in_stream_direct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.743 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.109 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.bind.adb -f 
INFO-FLOW: Finish binding read_in_stream_direct.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gelu 
Execute       schedule -model gelu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'gelu'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'gelu'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.525 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.743 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.sched.adb -f 
INFO-FLOW: Finish scheduling gelu.
Execute       set_default_model gelu 
Execute       bind -model gelu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.842 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 1.743 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.bind.adb -f 
INFO-FLOW: Finish binding gelu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear_on_stream_Pipeline_ln290_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       schedule -model compute_linear_on_stream_Pipeline__ln290_for_each_i 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln290_for_each_i'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop '_ln290_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.745 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.127 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.sched.adb -f 
Command       db_write done; 0.647 sec.
INFO-FLOW: Finish scheduling compute_linear_on_stream_Pipeline__ln290_for_each_i.
Execute       set_default_model compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       bind -model compute_linear_on_stream_Pipeline__ln290_for_each_i 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.888 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.664 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 4.371 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.bind.adb -f 
Command       db_write done; 0.606 sec.
INFO-FLOW: Finish binding compute_linear_on_stream_Pipeline__ln290_for_each_i.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear_on_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_linear_on_stream 
Execute       schedule -model compute_linear_on_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.559 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.sched.adb -f 
INFO-FLOW: Finish scheduling compute_linear_on_stream.
Execute       set_default_model compute_linear_on_stream 
Execute       bind -model compute_linear_on_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.486 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.522 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.848 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.bind.adb -f 
INFO-FLOW: Finish binding compute_linear_on_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream_direct_Pipeline_ln231_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       schedule -model write_out_stream_direct_Pipeline__ln231_for_each_i 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln231_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop '_ln231_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.438 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.584 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.sched.adb -f 
INFO-FLOW: Finish scheduling write_out_stream_direct_Pipeline__ln231_for_each_i.
Execute       set_default_model write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       bind -model write_out_stream_direct_Pipeline__ln231_for_each_i 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.468 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.bind.adb -f 
INFO-FLOW: Finish binding write_out_stream_direct_Pipeline__ln231_for_each_i.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_out_stream_direct 
Execute       schedule -model write_out_stream_direct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.236 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.sched.adb -f 
INFO-FLOW: Finish scheduling write_out_stream_direct.
Execute       set_default_model write_out_stream_direct 
Execute       bind -model write_out_stream_direct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.448 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.bind.adb -f 
INFO-FLOW: Finish binding write_out_stream_direct.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_linear 
Execute       schedule -model compute_linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.258 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.sched.adb -f 
INFO-FLOW: Finish scheduling compute_linear.
Execute       set_default_model compute_linear 
Execute       bind -model compute_linear 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.767 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.804 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.794 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.bind.adb -f 
INFO-FLOW: Finish binding compute_linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.264 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.501 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       schedule -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln18_for_each_patch__ln20_for_block_in_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln18_for_each_patch__ln20_for_block_in_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.446 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.736 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.sched.adb -f 
INFO-FLOW: Finish scheduling read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim.
Execute       set_default_model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       bind -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.bind.adb -f 
INFO-FLOW: Finish binding read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_x 
Execute       schedule -model read_x 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.221 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.sched.adb -f 
INFO-FLOW: Finish scheduling read_x.
Execute       set_default_model read_x 
Execute       bind -model read_x 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.517 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.bind.adb -f 
INFO-FLOW: Finish binding read_x.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_k_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_k_v 
Execute       schedule -model read_k_v 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop '_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.482 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.sched.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling read_k_v.
Execute       set_default_model read_k_v 
Execute       bind -model read_k_v 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.602 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.135 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.bind.adb -f 
INFO-FLOW: Finish binding read_k_v.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_q_matmul_k_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_q_matmul_k.5 
Execute       schedule -model compute_q_matmul_k.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop '_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.416 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.927 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.208 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.sched.adb -f 
Command       db_write done; 0.243 sec.
INFO-FLOW: Finish scheduling compute_q_matmul_k.5.
Execute       set_default_model compute_q_matmul_k.5 
Execute       bind -model compute_q_matmul_k.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.645 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.696 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.bind.adb -f 
Command       db_write done; 0.145 sec.
INFO-FLOW: Finish binding compute_q_matmul_k.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<32, 10> 
Execute       schedule -model exp<32, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_552) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'exp<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.563 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<32, 10>.
Execute       set_default_model exp<32, 10> 
Execute       bind -model exp<32, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.559 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.312 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.bind.adb -f 
INFO-FLOW: Finish binding exp<32, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recip_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model recip_fixed<32, 10> 
Execute       schedule -model recip_fixed<32, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'recip_fixed<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, function 'recip_fixed<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.509 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.257 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling recip_fixed<32, 10>.
Execute       set_default_model recip_fixed<32, 10> 
Execute       bind -model recip_fixed<32, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.761 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.bind.adb -f 
INFO-FLOW: Finish binding recip_fixed<32, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finalize_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model finalize_attn 
Execute       schedule -model finalize_attn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 59, loop '_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.805 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.313 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.sched.adb -f 
Command       db_write done; 0.166 sec.
INFO-FLOW: Finish scheduling finalize_attn.
Execute       set_default_model finalize_attn 
Execute       bind -model finalize_attn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.899 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.952 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.bind.adb -f 
INFO-FLOW: Finish binding finalize_attn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       schedule -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop '_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.458 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.823 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.sched.adb -f 
INFO-FLOW: Finish scheduling write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249.
Execute       set_default_model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       bind -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.591 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.bind.adb -f 
INFO-FLOW: Finish binding write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_attn 
Execute       schedule -model write_attn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.248 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.sched.adb -f 
INFO-FLOW: Finish scheduling write_attn.
Execute       set_default_model write_attn 
Execute       bind -model write_attn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.623 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.bind.adb -f 
INFO-FLOW: Finish binding write_attn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       schedule -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln277_for_each_q_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln277_for_each_q_patch'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.sched.adb -f 
INFO-FLOW: Finish scheduling write_attn_softmax_info_Pipeline__ln277_for_each_q_patch.
Execute       set_default_model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       bind -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.538 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.bind.adb -f 
INFO-FLOW: Finish binding write_attn_softmax_info_Pipeline__ln277_for_each_q_patch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_attn_softmax_info 
Execute       schedule -model write_attn_softmax_info 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.sched.adb -f 
INFO-FLOW: Finish scheduling write_attn_softmax_info.
Execute       set_default_model write_attn_softmax_info 
Execute       bind -model write_attn_softmax_info 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.527 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.bind.adb -f 
INFO-FLOW: Finish binding write_attn_softmax_info.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_q_matmul_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_q_matmul_k 
Execute       schedule -model compute_q_matmul_k 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.244 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.sched.adb -f 
INFO-FLOW: Finish scheduling compute_q_matmul_k.
Execute       set_default_model compute_q_matmul_k 
Execute       bind -model compute_q_matmul_k 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.993 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.608 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.bind.adb -f 
INFO-FLOW: Finish binding compute_q_matmul_k.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc25 
Execute       schedule -model entry_proc25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.184 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc25.
Execute       set_default_model entry_proc25 
Execute       bind -model entry_proc25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.bind.adb -f 
INFO-FLOW: Finish binding entry_proc25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_k_v_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_k_v.6 
Execute       schedule -model read_k_v.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop '_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.519 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.sched.adb -f 
INFO-FLOW: Finish scheduling read_k_v.6.
Execute       set_default_model read_k_v.6 
Execute       bind -model read_k_v.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.495 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.139 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.bind.adb -f 
INFO-FLOW: Finish binding read_k_v.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_attn 
Execute       schedule -model read_attn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop '_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.528 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.sched.adb -f 
INFO-FLOW: Finish scheduling read_attn.
Execute       set_default_model read_attn 
Execute       bind -model read_attn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.745 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.148 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.bind.adb -f 
INFO-FLOW: Finish binding read_attn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       schedule -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln388_for_each_q_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln388_for_each_q_patch'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.576 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.sched.adb -f 
INFO-FLOW: Finish scheduling read_attn_softmax_info_Pipeline__ln388_for_each_q_patch.
Execute       set_default_model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       bind -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.476 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.bind.adb -f 
INFO-FLOW: Finish binding read_attn_softmax_info_Pipeline__ln388_for_each_q_patch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_attn_softmax_info 
Execute       schedule -model read_attn_softmax_info 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.sched.adb -f 
INFO-FLOW: Finish scheduling read_attn_softmax_info.
Execute       set_default_model read_attn_softmax_info 
Execute       bind -model read_attn_softmax_info 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.bind.adb -f 
INFO-FLOW: Finish binding read_attn_softmax_info.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_attn 
Execute       schedule -model prepare_attn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop '_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.561 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_attn.
Execute       set_default_model prepare_attn 
Execute       bind -model prepare_attn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.536 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.756 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.177 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.bind.adb -f 
INFO-FLOW: Finish binding prepare_attn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attn_matmul_v_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_attn_matmul_v.7 
Execute       schedule -model compute_attn_matmul_v.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop '_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.553 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.249 seconds; current allocated memory: 1.759 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.216 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling compute_attn_matmul_v.7.
Execute       set_default_model compute_attn_matmul_v.7 
Execute       bind -model compute_attn_matmul_v.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.529 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.37 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.bind.adb -f 
Command       db_write done; 0.209 sec.
INFO-FLOW: Finish binding compute_attn_matmul_v.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       schedule -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln403_for_each_patch__ln405_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln403_for_each_patch__ln405_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.472 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.387 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.sched.adb -f 
INFO-FLOW: Finish scheduling write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim.
Execute       set_default_model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       bind -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.557 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.bind.adb -f 
INFO-FLOW: Finish binding write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_attn_matmul_v 
Execute       schedule -model write_attn_matmul_v 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.287 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.sched.adb -f 
INFO-FLOW: Finish scheduling write_attn_matmul_v.
Execute       set_default_model write_attn_matmul_v 
Execute       bind -model write_attn_matmul_v 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.639 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.bind.adb -f 
INFO-FLOW: Finish binding write_attn_matmul_v.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_attn_matmul_v 
Execute       schedule -model compute_attn_matmul_v 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO v_stream (from read_k_v_6_U0 to compute_attn_matmul_v_7_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO attn_softmax_info_stream (from read_attn_softmax_info_U0 to compute_attn_matmul_v_7_U0) to 3 to improve performance and/or avoid deadlocks.
Command       schedule done; 0.519 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.sched.adb -f 
INFO-FLOW: Finish scheduling compute_attn_matmul_v.
Execute       set_default_model compute_attn_matmul_v 
Execute       bind -model compute_attn_matmul_v 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.538 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.623 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.795 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.bind.adb -f 
INFO-FLOW: Finish binding compute_attn_matmul_v.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_add 
Execute       schedule -model compute_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln11_for_each_i'.
WARNING: [HLS 200-880] The II Violation in module 'compute_add' (loop '_ln11_for_each_i'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('inout3_addr_read_1') on port 'inout3' and bus read operation ('inout3_addr_read') on port 'inout3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 17, loop '_ln11_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.574 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.724 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.sched.adb -f 
INFO-FLOW: Finish scheduling compute_add.
Execute       set_default_model compute_add 
Execute       bind -model compute_add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.578 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.760 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.bind.adb -f 
INFO-FLOW: Finish binding compute_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       schedule -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln130_for_each_src_block'.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_85_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_86_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_87_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_88_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_95_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' (loop '_ln130_for_each_src_block'): Unable to schedule bus request operation ('weights_load_99_req', Deit_cpp/src/linear.cpp:137) on port 'weights' (Deit_cpp/src/linear.cpp:137) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop '_ln130_for_each_src_block'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.896 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.352 seconds; current allocated memory: 1.761 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.177 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block.
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       bind -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.645 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 1.762 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.204 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.bind.adb -f 
INFO-FLOW: Finish binding load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_5_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       schedule -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.904 seconds; current allocated memory: 1.762 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >.
Execute       set_default_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       bind -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.563 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.762 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.309 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.bind.adb -f 
INFO-FLOW: Finish binding load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ViT_act' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ViT_act 
Execute       schedule -model ViT_act 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.676 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 1.762 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.169 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.sched.adb -f 
INFO-FLOW: Finish scheduling ViT_act.
Execute       set_default_model ViT_act 
Execute       bind -model ViT_act 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 6.208 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.442 seconds; current allocated memory: 1.764 GB.
Execute       syn_report -verbosereport -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 11.593 sec.
Execute       db_write -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.bind.adb -f 
INFO-FLOW: Finish binding ViT_act.
Execute       get_model_list ViT_act -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_one_time_weights_Pipeline__ln13_for_block_dim_out 
Execute       rtl_gen_preprocess load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l 
Execute       rtl_gen_preprocess load_one_time_weights 
Execute       rtl_gen_preprocess patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 
Execute       rtl_gen_preprocess patch_embed_accumulate_read<16u, 128u, 8u> 
Execute       rtl_gen_preprocess patch_embed_accumulate_compute<16u, 128u, 8u> 
Execute       rtl_gen_preprocess patch_embed_accumulate<16u, 128u, 8u> 
Execute       rtl_gen_preprocess patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim 
Execute       rtl_gen_preprocess patch_embed_output 
Execute       rtl_gen_preprocess dataflow_in_loop__ln171_for_block_y 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess compute_patch_embed_Pipeline__ln184_for_block_dim 
Execute       rtl_gen_preprocess compute_patch_embed 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln16_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln28_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln40_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms_Pipeline__ln52_for_block_dim_out 
Execute       rtl_gen_preprocess load_norms 
Execute       rtl_gen_preprocess layernorm_accumulate 
Execute       rtl_gen_preprocess sqrt_fixed<32, 10> 
Execute       rtl_gen_preprocess layernorm_output 
Execute       rtl_gen_preprocess dataflow_in_loop__ln131_for_each_patch 
Execute       rtl_gen_preprocess compute_norm 
Execute       rtl_gen_preprocess load_linear_weights_Pipeline__ln46_for_each_src_block 
Execute       rtl_gen_preprocess load_linear_weights 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > 
Execute       rtl_gen_preprocess entry_proc24 
Execute       rtl_gen_preprocess read_in_stream_direct_Pipeline__ln181_for_each_i 
Execute       rtl_gen_preprocess read_in_stream_direct 
Execute       rtl_gen_preprocess gelu 
Execute       rtl_gen_preprocess compute_linear_on_stream_Pipeline__ln290_for_each_i 
Execute       rtl_gen_preprocess compute_linear_on_stream 
Execute       rtl_gen_preprocess write_out_stream_direct_Pipeline__ln231_for_each_i 
Execute       rtl_gen_preprocess write_out_stream_direct 
Execute       rtl_gen_preprocess compute_linear 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim 
Execute       rtl_gen_preprocess read_x 
Execute       rtl_gen_preprocess read_k_v 
Execute       rtl_gen_preprocess compute_q_matmul_k.5 
Execute       rtl_gen_preprocess exp<32, 10> 
Execute       rtl_gen_preprocess recip_fixed<32, 10> 
Execute       rtl_gen_preprocess finalize_attn 
Execute       rtl_gen_preprocess write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 
Execute       rtl_gen_preprocess write_attn 
Execute       rtl_gen_preprocess write_attn_softmax_info_Pipeline__ln277_for_each_q_patch 
Execute       rtl_gen_preprocess write_attn_softmax_info 
Execute       rtl_gen_preprocess compute_q_matmul_k 
Execute       rtl_gen_preprocess entry_proc25 
Execute       rtl_gen_preprocess read_k_v.6 
Execute       rtl_gen_preprocess read_attn 
Execute       rtl_gen_preprocess read_attn_softmax_info_Pipeline__ln388_for_each_q_patch 
Execute       rtl_gen_preprocess read_attn_softmax_info 
Execute       rtl_gen_preprocess prepare_attn 
Execute       rtl_gen_preprocess compute_attn_matmul_v.7 
Execute       rtl_gen_preprocess write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim 
Execute       rtl_gen_preprocess write_attn_matmul_v 
Execute       rtl_gen_preprocess compute_attn_matmul_v 
Execute       rtl_gen_preprocess compute_add 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block 
Execute       rtl_gen_preprocess load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > 
Execute       rtl_gen_preprocess ViT_act 
INFO-FLOW: Model list for RTL generation: load_one_time_weights_Pipeline__ln13_for_block_dim_out load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l load_one_time_weights {patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8} {patch_embed_accumulate_read<16u, 128u, 8u>} {patch_embed_accumulate_compute<16u, 128u, 8u>} {patch_embed_accumulate<16u, 128u, 8u>} patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim patch_embed_output dataflow_in_loop__ln171_for_block_y dataflow_parent_loop_proc compute_patch_embed_Pipeline__ln184_for_block_dim compute_patch_embed load_norms_Pipeline__ln16_for_block_dim_out load_norms_Pipeline__ln28_for_block_dim_out load_norms_Pipeline__ln40_for_block_dim_out load_norms_Pipeline__ln52_for_block_dim_out load_norms layernorm_accumulate {sqrt_fixed<32, 10>} layernorm_output dataflow_in_loop__ln131_for_each_patch compute_norm load_linear_weights_Pipeline__ln46_for_each_src_block load_linear_weights {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >} entry_proc24 read_in_stream_direct_Pipeline__ln181_for_each_i read_in_stream_direct gelu compute_linear_on_stream_Pipeline__ln290_for_each_i compute_linear_on_stream write_out_stream_direct_Pipeline__ln231_for_each_i write_out_stream_direct compute_linear entry_proc read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim read_x read_k_v compute_q_matmul_k.5 {exp<32, 10>} {recip_fixed<32, 10>} finalize_attn write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 write_attn write_attn_softmax_info_Pipeline__ln277_for_each_q_patch write_attn_softmax_info compute_q_matmul_k entry_proc25 read_k_v.6 read_attn read_attn_softmax_info_Pipeline__ln388_for_each_q_patch read_attn_softmax_info prepare_attn compute_attn_matmul_v.7 write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim write_attn_matmul_v compute_attn_matmul_v compute_add {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >} ViT_act
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_one_time_weights_Pipeline__ln13_for_block_dim_out -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_one_time_weights_Pipeline_ln13_for_block_dim_out' pipeline '_ln13_for_block_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_one_time_weights_Pipeline_ln13_for_block_dim_out'.
Command       create_rtl_model done; 0.673 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.705 seconds; current allocated memory: 1.766 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_one_time_weights_Pipeline__ln13_for_block_dim_out -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out 
Execute       gen_rtl load_one_time_weights_Pipeline__ln13_for_block_dim_out -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out 
Execute       syn_report -csynth -model load_one_time_weights_Pipeline__ln13_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_one_time_weights_Pipeline_ln13_for_block_dim_out_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.133 sec.
Execute       syn_report -rtlxml -model load_one_time_weights_Pipeline__ln13_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_one_time_weights_Pipeline_ln13_for_block_dim_out_csynth.xml 
Execute       syn_report -verbosereport -model load_one_time_weights_Pipeline__ln13_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.226 sec.
Execute       db_write -model load_one_time_weights_Pipeline__ln13_for_block_dim_out -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model load_one_time_weights_Pipeline__ln13_for_block_dim_out -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_one_time_weights_Pipeline__ln13_for_block_dim_out -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l' pipeline '_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l'.
Command       create_rtl_model done; 0.464 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.718 seconds; current allocated memory: 1.769 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l 
Execute       gen_rtl load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l 
Execute       syn_report -csynth -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.575 sec.
Execute       syn_report -rtlxml -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_csynth.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.545 sec.
Execute       db_write -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.adb 
Command       db_write done; 0.222 sec.
Execute       db_write -model load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_one_time_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_one_time_weights -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_one_time_weights'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.095 seconds; current allocated memory: 1.775 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_one_time_weights -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_one_time_weights 
Execute       gen_rtl load_one_time_weights -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_one_time_weights 
Execute       syn_report -csynth -model load_one_time_weights -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_one_time_weights_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model load_one_time_weights -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_one_time_weights_csynth.xml 
Execute       syn_report -verbosereport -model load_one_time_weights -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.545 sec.
Execute       db_write -model load_one_time_weights -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.adb 
Execute       db_write -model load_one_time_weights -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_one_time_weights -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.777 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 
Execute       gen_rtl patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 
Execute       syn_report -csynth -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_csynth.xml 
Execute       syn_report -verbosereport -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.adb 
Execute       db_write -model patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_read_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model patch_embed_accumulate_read<16u, 128u, 8u> -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'patch_embed_accumulate_read_16u_128u_8u_s' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_read_16u_128u_8u_s'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.780 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_embed_accumulate_read<16u, 128u, 8u> -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_patch_embed_accumulate_read_16u_128u_8u_s 
Execute       gen_rtl patch_embed_accumulate_read<16u, 128u, 8u> -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_patch_embed_accumulate_read_16u_128u_8u_s 
Execute       syn_report -csynth -model patch_embed_accumulate_read<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_read_16u_128u_8u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.308 sec.
Execute       syn_report -rtlxml -model patch_embed_accumulate_read<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_read_16u_128u_8u_s_csynth.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model patch_embed_accumulate_read<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.704 sec.
Execute       db_write -model patch_embed_accumulate_read<16u, 128u, 8u> -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.adb 
Command       db_write done; 0.353 sec.
Execute       db_write -model patch_embed_accumulate_read<16u, 128u, 8u> -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info patch_embed_accumulate_read<16u, 128u, 8u> -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_compute_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model patch_embed_accumulate_compute<16u, 128u, 8u> -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'patch_embed_accumulate_compute_16u_128u_8u_s' pipeline '_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'patch_embed_accumulate_compute_16u_128u_8u_s' is 6177 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24s_25_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_34s_34_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_24s_25_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_25s_26_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_34_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_34s_34_4_1': 184 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_16s_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_compute_16u_128u_8u_s'.
Command       create_rtl_model done; 3.575 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.877 seconds; current allocated memory: 1.808 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_embed_accumulate_compute<16u, 128u, 8u> -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s 
Execute       gen_rtl patch_embed_accumulate_compute<16u, 128u, 8u> -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s 
Execute       syn_report -csynth -model patch_embed_accumulate_compute<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_compute_16u_128u_8u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.587 sec.
Execute       syn_report -rtlxml -model patch_embed_accumulate_compute<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_compute_16u_128u_8u_s_csynth.xml 
Command       syn_report done; 0.275 sec.
Execute       syn_report -verbosereport -model patch_embed_accumulate_compute<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.725 sec.
Execute       db_write -model patch_embed_accumulate_compute<16u, 128u, 8u> -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.adb 
Command       db_write done; 0.845 sec.
Execute       db_write -model patch_embed_accumulate_compute<16u, 128u, 8u> -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.284 sec.
Execute       gen_tb_info patch_embed_accumulate_compute<16u, 128u, 8u> -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model patch_embed_accumulate<16u, 128u, 8u> -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_16u_128u_8u_s'.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(ViT_act_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_stream_i_U(ViT_act_fifo_w256_d2_S)' using Shift Registers.
Command       create_rtl_model done; 4.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.983 seconds; current allocated memory: 1.833 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_embed_accumulate<16u, 128u, 8u> -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_patch_embed_accumulate_16u_128u_8u_s 
Execute       gen_rtl patch_embed_accumulate<16u, 128u, 8u> -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_patch_embed_accumulate_16u_128u_8u_s 
Execute       syn_report -csynth -model patch_embed_accumulate<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_16u_128u_8u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model patch_embed_accumulate<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_accumulate_16u_128u_8u_s_csynth.xml 
Execute       syn_report -verbosereport -model patch_embed_accumulate<16u, 128u, 8u> -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.871 sec.
Execute       db_write -model patch_embed_accumulate<16u, 128u, 8u> -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.adb 
Execute       db_write -model patch_embed_accumulate<16u, 128u, 8u> -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info patch_embed_accumulate<16u, 128u, 8u> -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim' pipeline '_ln147_for_each_patch_x__ln149_for_block_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim/m_axi_inout2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim'.
Command       create_rtl_model done; 2.661 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.989 seconds; current allocated memory: 1.834 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim 
Execute       gen_rtl patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim 
Execute       syn_report -csynth -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.235 sec.
Execute       syn_report -rtlxml -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_csynth.xml 
Execute       syn_report -verbosereport -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.251 sec.
Execute       db_write -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.adb 
Command       db_write done; 0.101 sec.
Execute       db_write -model patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model patch_embed_output -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_output'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.422 seconds; current allocated memory: 1.835 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_embed_output -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_patch_embed_output 
Execute       gen_rtl patch_embed_output -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_patch_embed_output 
Execute       syn_report -csynth -model patch_embed_output -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_output_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model patch_embed_output -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/patch_embed_output_csynth.xml 
Execute       syn_report -verbosereport -model patch_embed_output -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.176 sec.
Execute       db_write -model patch_embed_output -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.adb 
Execute       db_write -model patch_embed_output -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info patch_embed_output -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ln171_for_block_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop__ln171_for_block_y -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_inout2_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln171_for_block_y/m_axi_weights_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ln171_for_block_y'.
INFO: [HLS 200-740] Implementing PIPO ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore' using auto RAMs.
Command       create_rtl_model done; 8.607 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 9.233 seconds; current allocated memory: 1.838 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop__ln171_for_block_y -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_dataflow_in_loop_ln171_for_block_y 
Execute       gen_rtl dataflow_in_loop__ln171_for_block_y -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_dataflow_in_loop_ln171_for_block_y 
Execute       syn_report -csynth -model dataflow_in_loop__ln171_for_block_y -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/dataflow_in_loop_ln171_for_block_y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_in_loop__ln171_for_block_y -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/dataflow_in_loop_ln171_for_block_y_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop__ln171_for_block_y -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.159 sec.
Execute       db_write -model dataflow_in_loop__ln171_for_block_y -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.adb 
Execute       db_write -model dataflow_in_loop__ln171_for_block_y -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop__ln171_for_block_y -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
Command       create_rtl_model done; 7.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 9.263 seconds; current allocated memory: 1.840 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_dataflow_parent_loop_proc 
Command       gen_rtl done; 0.554 sec.
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.983 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       db_write -model dataflow_parent_loop_proc -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_patch_embed_Pipeline_ln184_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_patch_embed_Pipeline__ln184_for_block_dim -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_patch_embed_Pipeline_ln184_for_block_dim' pipeline '_ln184_for_block_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_weights_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln184_for_block_dim/m_axi_inout2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_patch_embed_Pipeline_ln184_for_block_dim'.
Command       create_rtl_model done; 3.284 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.291 seconds; current allocated memory: 1.841 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_patch_embed_Pipeline__ln184_for_block_dim -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim 
Execute       gen_rtl compute_patch_embed_Pipeline__ln184_for_block_dim -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim 
Execute       syn_report -csynth -model compute_patch_embed_Pipeline__ln184_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_patch_embed_Pipeline_ln184_for_block_dim_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_patch_embed_Pipeline__ln184_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_patch_embed_Pipeline_ln184_for_block_dim_csynth.xml 
Execute       syn_report -verbosereport -model compute_patch_embed_Pipeline__ln184_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model compute_patch_embed_Pipeline__ln184_for_block_dim -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.adb 
Execute       db_write -model compute_patch_embed_Pipeline__ln184_for_block_dim -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_patch_embed_Pipeline__ln184_for_block_dim -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_patch_embed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_patch_embed -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_patch_embed'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.842 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_patch_embed -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_patch_embed 
Execute       gen_rtl compute_patch_embed -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_patch_embed 
Execute       syn_report -csynth -model compute_patch_embed -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_patch_embed_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_patch_embed -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_patch_embed_csynth.xml 
Execute       syn_report -verbosereport -model compute_patch_embed -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.289 sec.
Execute       db_write -model compute_patch_embed -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.adb 
Execute       db_write -model compute_patch_embed -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_patch_embed -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln16_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_norms_Pipeline__ln16_for_block_dim_out -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln16_for_block_dim_out' pipeline '_ln16_for_block_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln16_for_block_dim_out'.
Command       create_rtl_model done; 0.264 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.068 seconds; current allocated memory: 1.845 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_norms_Pipeline__ln16_for_block_dim_out -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_norms_Pipeline_ln16_for_block_dim_out 
Execute       gen_rtl load_norms_Pipeline__ln16_for_block_dim_out -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_norms_Pipeline_ln16_for_block_dim_out 
Execute       syn_report -csynth -model load_norms_Pipeline__ln16_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln16_for_block_dim_out_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.173 sec.
Execute       syn_report -rtlxml -model load_norms_Pipeline__ln16_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln16_for_block_dim_out_csynth.xml 
Execute       syn_report -verbosereport -model load_norms_Pipeline__ln16_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.261 sec.
Execute       db_write -model load_norms_Pipeline__ln16_for_block_dim_out -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.adb 
Command       db_write done; 0.111 sec.
Execute       db_write -model load_norms_Pipeline__ln16_for_block_dim_out -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_norms_Pipeline__ln16_for_block_dim_out -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln28_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_norms_Pipeline__ln28_for_block_dim_out -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln28_for_block_dim_out' pipeline '_ln28_for_block_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln28_for_block_dim_out'.
Command       create_rtl_model done; 0.403 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.484 seconds; current allocated memory: 1.848 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_norms_Pipeline__ln28_for_block_dim_out -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_norms_Pipeline_ln28_for_block_dim_out 
Execute       gen_rtl load_norms_Pipeline__ln28_for_block_dim_out -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_norms_Pipeline_ln28_for_block_dim_out 
Execute       syn_report -csynth -model load_norms_Pipeline__ln28_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln28_for_block_dim_out_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.161 sec.
Execute       syn_report -rtlxml -model load_norms_Pipeline__ln28_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln28_for_block_dim_out_csynth.xml 
Execute       syn_report -verbosereport -model load_norms_Pipeline__ln28_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.258 sec.
Execute       db_write -model load_norms_Pipeline__ln28_for_block_dim_out -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.adb 
Command       db_write done; 0.174 sec.
Execute       db_write -model load_norms_Pipeline__ln28_for_block_dim_out -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_norms_Pipeline__ln28_for_block_dim_out -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln40_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_norms_Pipeline__ln40_for_block_dim_out -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln40_for_block_dim_out' pipeline '_ln40_for_block_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln40_for_block_dim_out'.
Command       create_rtl_model done; 0.259 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.852 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_norms_Pipeline__ln40_for_block_dim_out -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_norms_Pipeline_ln40_for_block_dim_out 
Execute       gen_rtl load_norms_Pipeline__ln40_for_block_dim_out -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_norms_Pipeline_ln40_for_block_dim_out 
Execute       syn_report -csynth -model load_norms_Pipeline__ln40_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln40_for_block_dim_out_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.191 sec.
Execute       syn_report -rtlxml -model load_norms_Pipeline__ln40_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln40_for_block_dim_out_csynth.xml 
Execute       syn_report -verbosereport -model load_norms_Pipeline__ln40_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.283 sec.
Execute       db_write -model load_norms_Pipeline__ln40_for_block_dim_out -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.adb 
Command       db_write done; 0.122 sec.
Execute       db_write -model load_norms_Pipeline__ln40_for_block_dim_out -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_norms_Pipeline__ln40_for_block_dim_out -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln52_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_norms_Pipeline__ln52_for_block_dim_out -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln52_for_block_dim_out' pipeline '_ln52_for_block_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln52_for_block_dim_out'.
Command       create_rtl_model done; 0.344 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.681 seconds; current allocated memory: 1.855 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_norms_Pipeline__ln52_for_block_dim_out -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_norms_Pipeline_ln52_for_block_dim_out 
Execute       gen_rtl load_norms_Pipeline__ln52_for_block_dim_out -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_norms_Pipeline_ln52_for_block_dim_out 
Execute       syn_report -csynth -model load_norms_Pipeline__ln52_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln52_for_block_dim_out_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model load_norms_Pipeline__ln52_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_Pipeline_ln52_for_block_dim_out_csynth.xml 
Execute       syn_report -verbosereport -model load_norms_Pipeline__ln52_for_block_dim_out -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.231 sec.
Execute       db_write -model load_norms_Pipeline__ln52_for_block_dim_out -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.adb 
Command       db_write done; 0.119 sec.
Execute       db_write -model load_norms_Pipeline__ln52_for_block_dim_out -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_norms_Pipeline__ln52_for_block_dim_out -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_norms -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.359 seconds; current allocated memory: 1.858 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_norms -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_norms 
Execute       gen_rtl load_norms -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_norms 
Execute       syn_report -csynth -model load_norms -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model load_norms -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_norms_csynth.xml 
Execute       syn_report -verbosereport -model load_norms -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.476 sec.
Execute       db_write -model load_norms -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.adb 
Execute       db_write -model load_norms -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_norms -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_accumulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layernorm_accumulate -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_54_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_accumulate'.
Command       create_rtl_model done; 0.681 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 1.862 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl layernorm_accumulate -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_layernorm_accumulate 
Execute       gen_rtl layernorm_accumulate -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_layernorm_accumulate 
Execute       syn_report -csynth -model layernorm_accumulate -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/layernorm_accumulate_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.213 sec.
Execute       syn_report -rtlxml -model layernorm_accumulate -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/layernorm_accumulate_csynth.xml 
Execute       syn_report -verbosereport -model layernorm_accumulate -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -model layernorm_accumulate -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.adb 
Command       db_write done; 0.113 sec.
Execute       db_write -model layernorm_accumulate -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layernorm_accumulate -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sqrt_fixed<32, 10> -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_10_s'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.763 seconds; current allocated memory: 1.868 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<32, 10> -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_sqrt_fixed_32_10_s 
Execute       gen_rtl sqrt_fixed<32, 10> -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_sqrt_fixed_32_10_s 
Execute       syn_report -csynth -model sqrt_fixed<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/sqrt_fixed_32_10_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.014 sec.
Execute       syn_report -rtlxml -model sqrt_fixed<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/sqrt_fixed_32_10_s_csynth.xml 
Command       syn_report done; 0.517 sec.
Execute       syn_report -verbosereport -model sqrt_fixed<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.16 sec.
Execute       db_write -model sqrt_fixed<32, 10> -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.adb 
Command       db_write done; 0.783 sec.
Execute       db_write -model sqrt_fixed<32, 10> -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt_fixed<32, 10> -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layernorm_output -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'layernorm_output' is 34758 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_43_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_54s_54_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_45s_27ns_32_49_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_output'.
Command       create_rtl_model done; 1.037 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.407 seconds; current allocated memory: 1.882 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl layernorm_output -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_layernorm_output 
Execute       gen_rtl layernorm_output -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_layernorm_output 
Execute       syn_report -csynth -model layernorm_output -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/layernorm_output_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.268 sec.
Execute       syn_report -rtlxml -model layernorm_output -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/layernorm_output_csynth.xml 
Command       syn_report done; 0.112 sec.
Execute       syn_report -verbosereport -model layernorm_output -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.829 sec.
Execute       db_write -model layernorm_output -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.adb 
Command       db_write done; 0.201 sec.
Execute       db_write -model layernorm_output -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.107 sec.
Execute       gen_tb_info layernorm_output -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ln131_for_each_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop__ln131_for_each_patch -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln131_for_each_patch/m_axi_inout1_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ln131_for_each_patch'.
INFO: [HLS 200-741] Implementing PIPO ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_V_U(ViT_act_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_sq_V_U(ViT_act_fifo_w32_d2_S)' using Shift Registers.
Command       create_rtl_model done; 4.705 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.723 seconds; current allocated memory: 1.886 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop__ln131_for_each_patch -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_dataflow_in_loop_ln131_for_each_patch 
Execute       gen_rtl dataflow_in_loop__ln131_for_each_patch -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_dataflow_in_loop_ln131_for_each_patch 
Execute       syn_report -csynth -model dataflow_in_loop__ln131_for_each_patch -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/dataflow_in_loop_ln131_for_each_patch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop__ln131_for_each_patch -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/dataflow_in_loop_ln131_for_each_patch_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop__ln131_for_each_patch -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.842 sec.
Execute       db_write -model dataflow_in_loop__ln131_for_each_patch -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.adb 
Execute       db_write -model dataflow_in_loop__ln131_for_each_patch -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop__ln131_for_each_patch -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_norm -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm'.
Command       create_rtl_model done; 4.471 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.974 seconds; current allocated memory: 1.889 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_norm -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_norm 
Execute       gen_rtl compute_norm -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_norm 
Execute       syn_report -csynth -model compute_norm -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_norm_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_norm -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_norm_csynth.xml 
Execute       syn_report -verbosereport -model compute_norm -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.815 sec.
Execute       db_write -model compute_norm -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.adb 
Execute       db_write -model compute_norm -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_norm -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_weights_Pipeline_ln46_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_linear_weights_Pipeline__ln46_for_each_src_block -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_linear_weights_Pipeline_ln46_for_each_src_block' pipeline '_ln46_for_each_src_block' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eletde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elewdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elexdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elezec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elePgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_ele9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elechv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_electx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elecZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elec9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledeE' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledeE' is changed to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledeE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elediF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elednG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eledZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_0_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_1_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_2_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_3_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_4_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_5_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_6_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eled9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_7_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_8_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_9_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_10_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_11_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_12_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_13_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_14_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elems_V_15_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_eleeiP' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_weights_Pipeline_ln46_for_each_src_block'.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb' using auto RAMs.
Command       create_rtl_model done; 33.686 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24 seconds. CPU system time: 3 seconds. Elapsed time: 36.016 seconds; current allocated memory: 1.906 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_linear_weights_Pipeline__ln46_for_each_src_block -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block 
Command       gen_rtl done; 0.116 sec.
Execute       gen_rtl load_linear_weights_Pipeline__ln46_for_each_src_block -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block 
Execute       syn_report -csynth -model load_linear_weights_Pipeline__ln46_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_weights_Pipeline_ln46_for_each_src_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.379 sec.
Execute       syn_report -rtlxml -model load_linear_weights_Pipeline__ln46_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_weights_Pipeline_ln46_for_each_src_block_csynth.xml 
Command       syn_report done; 0.164 sec.
Execute       syn_report -verbosereport -model load_linear_weights_Pipeline__ln46_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.077 sec.
Execute       db_write -model load_linear_weights_Pipeline__ln46_for_each_src_block -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.adb 
Command       db_write done; 0.608 sec.
Execute       db_write -model load_linear_weights_Pipeline__ln46_for_each_src_block -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.176 sec.
Execute       gen_tb_info load_linear_weights_Pipeline__ln46_for_each_src_block -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_linear_weights -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_10ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_weights'.
Command       create_rtl_model done; 0.265 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.96 seconds; current allocated memory: 1.924 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_linear_weights -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_linear_weights 
Execute       gen_rtl load_linear_weights -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_linear_weights 
Execute       syn_report -csynth -model load_linear_weights -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_weights_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model load_linear_weights -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_weights_csynth.xml 
Execute       syn_report -verbosereport -model load_linear_weights -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.624 sec.
Execute       db_write -model load_linear_weights -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.adb 
Execute       db_write -model load_linear_weights -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_linear_weights -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block' pipeline '_ln130_for_each_src_block' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block'.
Command       create_rtl_model done; 0.375 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.591 seconds; current allocated memory: 1.926 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block 
Execute       syn_report -csynth -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_csynth.xml 
Command       syn_report done; 0.161 sec.
Execute       syn_report -verbosereport -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.284 sec.
Execute       db_write -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.adb 
Command       db_write done; 0.17 sec.
Execute       db_write -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_7_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_7_5_3_0_s'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.930 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s 
Execute       syn_report -csynth -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_7_5_3_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_7_5_3_0_s_csynth.xml 
Execute       syn_report -verbosereport -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.263 sec.
Execute       db_write -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.adb 
Execute       db_write -model load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc24 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc24'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 1.932 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc24 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_entry_proc24 
Execute       gen_rtl entry_proc24 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_entry_proc24 
Execute       syn_report -csynth -model entry_proc24 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/entry_proc24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc24 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/entry_proc24_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc24 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc24 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.adb 
Execute       db_write -model entry_proc24 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc24 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24 
Command       gen_tb_info done; 0.133 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream_direct_Pipeline_ln181_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_in_stream_direct_Pipeline__ln181_for_each_i -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_in_stream_direct_Pipeline_ln181_for_each_i' pipeline '_ln181_for_each_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln181_for_each_i/m_axi_inout1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream_direct_Pipeline_ln181_for_each_i'.
Command       create_rtl_model done; 1.753 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 1.933 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_in_stream_direct_Pipeline__ln181_for_each_i -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i 
Execute       gen_rtl read_in_stream_direct_Pipeline__ln181_for_each_i -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i 
Execute       syn_report -csynth -model read_in_stream_direct_Pipeline__ln181_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_in_stream_direct_Pipeline_ln181_for_each_i_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_in_stream_direct_Pipeline__ln181_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_in_stream_direct_Pipeline_ln181_for_each_i_csynth.xml 
Execute       syn_report -verbosereport -model read_in_stream_direct_Pipeline__ln181_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.152 sec.
Execute       db_write -model read_in_stream_direct_Pipeline__ln181_for_each_i -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.adb 
Execute       db_write -model read_in_stream_direct_Pipeline__ln181_for_each_i -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_in_stream_direct_Pipeline__ln181_for_each_i -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_in_stream_direct -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream_direct'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 1.935 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_in_stream_direct -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_in_stream_direct 
Execute       gen_rtl read_in_stream_direct -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_in_stream_direct 
Execute       syn_report -csynth -model read_in_stream_direct -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_in_stream_direct_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_in_stream_direct -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_in_stream_direct_csynth.xml 
Execute       syn_report -verbosereport -model read_in_stream_direct -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.112 sec.
Execute       db_write -model read_in_stream_direct -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.adb 
Execute       db_write -model read_in_stream_direct -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_in_stream_direct -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model gelu -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gelu' pipeline 'gelu' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gelu'.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R' using block ROMs.
Command       create_rtl_model done; 0.695 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.936 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl gelu -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_gelu 
Execute       gen_rtl gelu -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_gelu 
Execute       syn_report -csynth -model gelu -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/gelu_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model gelu -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/gelu_csynth.xml 
Execute       syn_report -verbosereport -model gelu -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model gelu -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.adb 
Execute       db_write -model gelu -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.185 sec.
Execute       gen_tb_info gelu -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear_on_stream_Pipeline_ln290_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_linear_on_stream_Pipeline__ln290_for_each_i -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_linear_on_stream_Pipeline_ln290_for_each_i' pipeline '_ln290_for_each_i' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_2_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_2elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_3_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_3emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_4_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_4enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_5_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_5eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_6_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_6epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_7_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_7eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_8_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_8erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_9_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_9esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_10_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_11_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_12_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_13_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_14_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_15_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_1eyR' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_linear_on_stream_Pipeline_ln290_for_each_i' is 8788 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_46_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear_on_stream_Pipeline_ln290_for_each_i'.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP' using auto RAMs.
Command       create_rtl_model done; 4.172 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.073 seconds; current allocated memory: 1.957 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_linear_on_stream_Pipeline__ln290_for_each_i -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i 
Execute       gen_rtl compute_linear_on_stream_Pipeline__ln290_for_each_i -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i 
Execute       syn_report -csynth -model compute_linear_on_stream_Pipeline__ln290_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_linear_on_stream_Pipeline_ln290_for_each_i_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.831 sec.
Execute       syn_report -rtlxml -model compute_linear_on_stream_Pipeline__ln290_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_linear_on_stream_Pipeline_ln290_for_each_i_csynth.xml 
Command       syn_report done; 0.944 sec.
Execute       syn_report -verbosereport -model compute_linear_on_stream_Pipeline__ln290_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.783 sec.
Execute       db_write -model compute_linear_on_stream_Pipeline__ln290_for_each_i -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.adb 
Command       db_write done; 1.423 sec.
Execute       db_write -model compute_linear_on_stream_Pipeline__ln290_for_each_i -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.709 sec.
Execute       gen_tb_info compute_linear_on_stream_Pipeline__ln290_for_each_i -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear_on_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_linear_on_stream -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear_on_stream'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.307 seconds; current allocated memory: 1.982 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_linear_on_stream -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_linear_on_stream 
Execute       gen_rtl compute_linear_on_stream -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_linear_on_stream 
Execute       syn_report -csynth -model compute_linear_on_stream -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_linear_on_stream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_linear_on_stream -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_linear_on_stream_csynth.xml 
Execute       syn_report -verbosereport -model compute_linear_on_stream -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.773 sec.
Execute       db_write -model compute_linear_on_stream -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.adb 
Execute       db_write -model compute_linear_on_stream -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.124 sec.
Execute       gen_tb_info compute_linear_on_stream -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream_direct_Pipeline_ln231_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_out_stream_direct_Pipeline__ln231_for_each_i -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_out_stream_direct_Pipeline_ln231_for_each_i' pipeline '_ln231_for_each_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln231_for_each_i/m_axi_inout2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream_direct_Pipeline_ln231_for_each_i'.
Command       create_rtl_model done; 2.057 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.576 seconds; current allocated memory: 1.983 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_out_stream_direct_Pipeline__ln231_for_each_i -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i 
Execute       gen_rtl write_out_stream_direct_Pipeline__ln231_for_each_i -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i 
Execute       syn_report -csynth -model write_out_stream_direct_Pipeline__ln231_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_out_stream_direct_Pipeline_ln231_for_each_i_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_out_stream_direct_Pipeline__ln231_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_out_stream_direct_Pipeline_ln231_for_each_i_csynth.xml 
Execute       syn_report -verbosereport -model write_out_stream_direct_Pipeline__ln231_for_each_i -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_out_stream_direct_Pipeline__ln231_for_each_i -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.adb 
Execute       db_write -model write_out_stream_direct_Pipeline__ln231_for_each_i -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.127 sec.
Execute       gen_tb_info write_out_stream_direct_Pipeline__ln231_for_each_i -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_out_stream_direct -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream_direct'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.986 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_out_stream_direct -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_out_stream_direct 
Execute       gen_rtl write_out_stream_direct -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_out_stream_direct 
Execute       syn_report -csynth -model write_out_stream_direct -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_out_stream_direct_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_out_stream_direct -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_out_stream_direct_csynth.xml 
Execute       syn_report -verbosereport -model write_out_stream_direct -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_out_stream_direct -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.adb 
Execute       db_write -model write_out_stream_direct -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.239 sec.
Execute       gen_tb_info write_out_stream_direct -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_linear -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout2_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear'.
INFO: [RTMG 210-285] Implementing FIFO 'dst_c_U(ViT_act_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_U(ViT_act_fifo_w512_d48_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_U(ViT_act_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_dim_offset_c_U(ViT_act_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_out_stream_direct_U0_U(ViT_act_start_for_write_out_stream_direct_U0)' using Shift Registers.
Command       create_rtl_model done; 5.505 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.332 seconds; current allocated memory: 1.988 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_linear -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_linear 
Execute       gen_rtl compute_linear -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_linear 
Execute       syn_report -csynth -model compute_linear -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_linear_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_linear -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_linear_csynth.xml 
Execute       syn_report -verbosereport -model compute_linear -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.888 sec.
Execute       db_write -model compute_linear -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.adb 
Execute       db_write -model compute_linear -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info compute_linear -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.632 seconds; current allocated memory: 1.990 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_entry_proc 
Execute       syn_report -csynth -model entry_proc -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.115 sec.
Execute       gen_tb_info entry_proc -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim' pipeline '_ln18_for_each_patch__ln20_for_block_in_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim/m_axi_inout2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim'.
Command       create_rtl_model done; 1.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.417 seconds; current allocated memory: 1.990 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim 
Execute       gen_rtl read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim 
Execute       syn_report -csynth -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_csynth.xml 
Execute       syn_report -verbosereport -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.adb 
Execute       db_write -model read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.106 sec.
Execute       gen_tb_info read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_x -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.991 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_x -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_x 
Execute       gen_rtl read_x -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_x 
Execute       syn_report -csynth -model read_x -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_x_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_x -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_x_csynth.xml 
Execute       syn_report -verbosereport -model read_x -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model read_x -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.adb 
Execute       db_write -model read_x -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.234 sec.
Execute       gen_tb_info read_x -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_k_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_k_v -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_k_v' pipeline '_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_k_v'.
Command       create_rtl_model done; 0.299 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.992 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_k_v -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_k_v 
Execute       gen_rtl read_k_v -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_k_v 
Execute       syn_report -csynth -model read_k_v -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_k_v_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_k_v -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_k_v_csynth.xml 
Execute       syn_report -verbosereport -model read_k_v -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.157 sec.
Execute       db_write -model read_k_v -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.adb 
Execute       db_write -model read_k_v -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.111 sec.
Execute       gen_tb_info read_k_v -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_q_matmul_k_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_q_matmul_k.5 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_q_matmul_k_5' pipeline '_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_52_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_q_matmul_k_5'.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.949 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.995 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_q_matmul_k.5 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_q_matmul_k_5 
Execute       gen_rtl compute_q_matmul_k.5 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_q_matmul_k_5 
Execute       syn_report -csynth -model compute_q_matmul_k.5 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_q_matmul_k_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.399 sec.
Execute       syn_report -rtlxml -model compute_q_matmul_k.5 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_q_matmul_k_5_csynth.xml 
Command       syn_report done; 0.197 sec.
Execute       syn_report -verbosereport -model compute_q_matmul_k.5 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.968 sec.
Execute       db_write -model compute_q_matmul_k.5 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.adb 
Command       db_write done; 0.383 sec.
Execute       db_write -model compute_q_matmul_k.5 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.209 sec.
Execute       gen_tb_info compute_q_matmul_k.5 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp<32, 10> -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_32_10_s' pipeline 'exp<32, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_4ns_9ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44ns_42ns_86_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_48ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_32_10_s'.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 1.589 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.418 seconds; current allocated memory: 2.006 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<32, 10> -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_exp_32_10_s 
Execute       gen_rtl exp<32, 10> -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_exp_32_10_s 
Execute       syn_report -csynth -model exp<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/exp_32_10_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.144 sec.
Execute       syn_report -rtlxml -model exp<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/exp_32_10_s_csynth.xml 
Execute       syn_report -verbosereport -model exp<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.298 sec.
Execute       db_write -model exp<32, 10> -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.adb 
Command       db_write done; 0.107 sec.
Execute       db_write -model exp<32, 10> -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.125 sec.
Execute       gen_tb_info exp<32, 10> -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recip_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model recip_fixed<32, 10> -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sdiv_46ns_32s_32_50_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'recip_fixed_32_10_s'.
Command       create_rtl_model done; 0.416 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.677 seconds; current allocated memory: 2.010 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl recip_fixed<32, 10> -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_recip_fixed_32_10_s 
Execute       gen_rtl recip_fixed<32, 10> -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_recip_fixed_32_10_s 
Execute       syn_report -csynth -model recip_fixed<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/recip_fixed_32_10_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model recip_fixed<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/recip_fixed_32_10_s_csynth.xml 
Execute       syn_report -verbosereport -model recip_fixed<32, 10> -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.105 sec.
Execute       db_write -model recip_fixed<32, 10> -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.adb 
Execute       db_write -model recip_fixed<32, 10> -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.115 sec.
Execute       gen_tb_info recip_fixed<32, 10> -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finalize_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model finalize_attn -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finalize_attn' pipeline '_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'finalize_attn' is 5671 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_54_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finalize_attn'.
Command       create_rtl_model done; 0.699 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 2.012 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl finalize_attn -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_finalize_attn 
Execute       gen_rtl finalize_attn -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_finalize_attn 
Execute       syn_report -csynth -model finalize_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/finalize_attn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.267 sec.
Execute       syn_report -rtlxml -model finalize_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/finalize_attn_csynth.xml 
Command       syn_report done; 0.136 sec.
Execute       syn_report -verbosereport -model finalize_attn -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.103 sec.
Execute       db_write -model finalize_attn -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.adb 
Command       db_write done; 0.24 sec.
Execute       db_write -model finalize_attn -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.139 sec.
Execute       gen_tb_info finalize_attn -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249' pipeline '_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249'.
Command       create_rtl_model done; 0.261 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.702 seconds; current allocated memory: 2.020 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 
Execute       gen_rtl write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 
Execute       syn_report -csynth -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_csynth.xml 
Execute       syn_report -verbosereport -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.172 sec.
Execute       db_write -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.adb 
Execute       db_write -model write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.138 sec.
Execute       gen_tb_info write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_attn -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 2.022 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_attn -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_attn 
Execute       gen_rtl write_attn -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_attn 
Execute       syn_report -csynth -model write_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_csynth.xml 
Execute       syn_report -verbosereport -model write_attn -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_attn -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.adb 
Execute       db_write -model write_attn -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.107 sec.
Execute       gen_tb_info write_attn -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch' pipeline '_ln277_for_each_q_patch' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch/m_axi_inout4_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch'.
Command       create_rtl_model done; 2.026 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.698 seconds; current allocated memory: 2.023 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch 
Execute       gen_rtl write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch 
Execute       syn_report -csynth -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_csynth.xml 
Execute       syn_report -verbosereport -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.adb 
Execute       db_write -model write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.115 sec.
Execute       gen_tb_info write_attn_softmax_info_Pipeline__ln277_for_each_q_patch -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_attn_softmax_info -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_softmax_info'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 2.024 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_attn_softmax_info -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_attn_softmax_info 
Execute       gen_rtl write_attn_softmax_info -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_attn_softmax_info 
Execute       syn_report -csynth -model write_attn_softmax_info -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_softmax_info_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_attn_softmax_info -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_softmax_info_csynth.xml 
Execute       syn_report -verbosereport -model write_attn_softmax_info -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_attn_softmax_info -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.adb 
Execute       db_write -model write_attn_softmax_info -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.124 sec.
Execute       gen_tb_info write_attn_softmax_info -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_q_matmul_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_q_matmul_k -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_q_matmul_k'.
INFO: [RTMG 210-285] Implementing FIFO 'attn_c_U(ViT_act_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_softmax_info_c_U(ViT_act_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'q_stream_U(ViT_act_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_stream_U(ViT_act_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qxk_stream_U(ViT_act_fifo_w512_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_stream_U(ViT_act_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_softmax_info_stream_U(ViT_act_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_attn_U0_U(ViT_act_start_for_write_attn_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_attn_softmax_info_U0_U(ViT_act_start_for_write_attn_softmax_info_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_finalize_attn_U0_U(ViT_act_start_for_finalize_attn_U0)' using Shift Registers.
Command       create_rtl_model done; 11.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 11.742 seconds; current allocated memory: 2.025 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_q_matmul_k -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_q_matmul_k 
Execute       gen_rtl compute_q_matmul_k -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_q_matmul_k 
Execute       syn_report -csynth -model compute_q_matmul_k -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_q_matmul_k_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_q_matmul_k -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_q_matmul_k_csynth.xml 
Execute       syn_report -verbosereport -model compute_q_matmul_k -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.549 sec.
Execute       db_write -model compute_q_matmul_k -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.adb 
Execute       db_write -model compute_q_matmul_k -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.114 sec.
Execute       gen_tb_info compute_q_matmul_k -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc25 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc25'.
Command       create_rtl_model done; 0.337 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.618 seconds; current allocated memory: 2.028 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc25 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_entry_proc25 
Execute       gen_rtl entry_proc25 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_entry_proc25 
Execute       syn_report -csynth -model entry_proc25 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/entry_proc25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc25 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/entry_proc25_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc25 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc25 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.adb 
Execute       db_write -model entry_proc25 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.109 sec.
Execute       gen_tb_info entry_proc25 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_k_v_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_k_v.6 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_k_v_6' pipeline '_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_k_v_6'.
Command       create_rtl_model done; 0.298 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 2.029 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_k_v.6 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_k_v_6 
Command       gen_rtl done; 0.131 sec.
Execute       gen_rtl read_k_v.6 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_k_v_6 
Execute       syn_report -csynth -model read_k_v.6 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_k_v_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_k_v.6 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_k_v_6_csynth.xml 
Execute       syn_report -verbosereport -model read_k_v.6 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.146 sec.
Execute       db_write -model read_k_v.6 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.adb 
Execute       db_write -model read_k_v.6 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.113 sec.
Execute       gen_tb_info read_k_v.6 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_attn -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_attn' pipeline '_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 2.031 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_attn -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_attn 
Execute       gen_rtl read_attn -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_attn 
Execute       syn_report -csynth -model read_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_attn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model read_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_attn_csynth.xml 
Execute       syn_report -verbosereport -model read_attn -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.324 sec.
Execute       db_write -model read_attn -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.adb 
Execute       db_write -model read_attn -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.114 sec.
Execute       gen_tb_info read_attn -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch' pipeline '_ln388_for_each_q_patch' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch/m_axi_inout4_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch'.
Command       create_rtl_model done; 1.936 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.068 seconds; current allocated memory: 2.034 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch 
Execute       gen_rtl read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch 
Execute       syn_report -csynth -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_csynth.xml 
Execute       syn_report -verbosereport -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.adb 
Execute       db_write -model read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.139 sec.
Execute       gen_tb_info read_attn_softmax_info_Pipeline__ln388_for_each_q_patch -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_attn_softmax_info -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn_softmax_info'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 2.034 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_attn_softmax_info -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_read_attn_softmax_info 
Execute       gen_rtl read_attn_softmax_info -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_read_attn_softmax_info 
Execute       syn_report -csynth -model read_attn_softmax_info -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_attn_softmax_info_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_attn_softmax_info -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/read_attn_softmax_info_csynth.xml 
Execute       syn_report -verbosereport -model read_attn_softmax_info -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model read_attn_softmax_info -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.adb 
Execute       db_write -model read_attn_softmax_info -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.103 sec.
Execute       gen_tb_info read_attn_softmax_info -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info 
Command       gen_tb_info done; 0.183 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_attn -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_attn' pipeline '_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_attn'.
Command       create_rtl_model done; 0.267 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 2.035 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_attn -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_prepare_attn 
Execute       gen_rtl prepare_attn -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_prepare_attn 
Execute       syn_report -csynth -model prepare_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/prepare_attn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.126 sec.
Execute       syn_report -rtlxml -model prepare_attn -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/prepare_attn_csynth.xml 
Execute       syn_report -verbosereport -model prepare_attn -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.289 sec.
Execute       db_write -model prepare_attn -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.adb 
Command       db_write done; 0.112 sec.
Execute       db_write -model prepare_attn -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info prepare_attn -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attn_matmul_v_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_attn_matmul_v.7 -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attn_matmul_v_7' pipeline '_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_54_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attn_matmul_v_7'.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.284 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.608 seconds; current allocated memory: 2.039 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_attn_matmul_v.7 -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_attn_matmul_v_7 
Execute       gen_rtl compute_attn_matmul_v.7 -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_attn_matmul_v_7 
Execute       syn_report -csynth -model compute_attn_matmul_v.7 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_attn_matmul_v_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.506 sec.
Execute       syn_report -rtlxml -model compute_attn_matmul_v.7 -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_attn_matmul_v_7_csynth.xml 
Command       syn_report done; 0.312 sec.
Execute       syn_report -verbosereport -model compute_attn_matmul_v.7 -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.3 sec.
Execute       db_write -model compute_attn_matmul_v.7 -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.adb 
Command       db_write done; 0.46 sec.
Execute       db_write -model compute_attn_matmul_v.7 -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.253 sec.
Execute       gen_tb_info compute_attn_matmul_v.7 -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim' pipeline '_ln403_for_each_patch__ln405_for_block_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim'.
Command       create_rtl_model done; 2.191 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.849 seconds; current allocated memory: 2.051 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim 
Execute       gen_rtl write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim 
Execute       syn_report -csynth -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_csynth.xml 
Execute       syn_report -verbosereport -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.adb 
Execute       db_write -model write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.153 sec.
Execute       gen_tb_info write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_attn_matmul_v -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_matmul_v'.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.003 seconds; current allocated memory: 2.053 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_attn_matmul_v -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_write_attn_matmul_v 
Execute       gen_rtl write_attn_matmul_v -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_write_attn_matmul_v 
Execute       syn_report -csynth -model write_attn_matmul_v -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_matmul_v_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_attn_matmul_v -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/write_attn_matmul_v_csynth.xml 
Command       syn_report done; 0.172 sec.
Execute       syn_report -verbosereport -model write_attn_matmul_v -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_attn_matmul_v -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.adb 
Execute       db_write -model write_attn_matmul_v -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.156 sec.
Execute       gen_tb_info write_attn_matmul_v -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_attn_matmul_v -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d5_S' is changed to 'fifo_w64_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attn_matmul_v'.
INFO: [RTMG 210-285] Implementing FIFO 'attn_matmul_v_c_U(ViT_act_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'v_stream_U(ViT_act_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_stream_U(ViT_act_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_softmax_info_stream_U(ViT_act_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qxk_out_stream_U(ViT_act_fifo_w512_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_matmul_v_stream_U(ViT_act_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_attn_matmul_v_U0_U(ViT_act_start_for_write_attn_matmul_v_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_attn_matmul_v_7_U0_U(ViT_act_start_for_compute_attn_matmul_v_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_prepare_attn_U0_U(ViT_act_start_for_prepare_attn_U0)' using Shift Registers.
Command       create_rtl_model done; 7.722 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.655 seconds; current allocated memory: 2.055 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_attn_matmul_v -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_attn_matmul_v 
Execute       gen_rtl compute_attn_matmul_v -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_attn_matmul_v 
Execute       syn_report -csynth -model compute_attn_matmul_v -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_attn_matmul_v_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model compute_attn_matmul_v -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_attn_matmul_v_csynth.xml 
Execute       syn_report -verbosereport -model compute_attn_matmul_v -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.362 sec.
Execute       db_write -model compute_attn_matmul_v -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.adb 
Execute       db_write -model compute_attn_matmul_v -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.112 sec.
Execute       gen_tb_info compute_attn_matmul_v -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v 
Command       gen_tb_info done; 0.136 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_add -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_add' pipeline '_ln11_for_each_i' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add'.
Command       create_rtl_model done; 0.429 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.626 seconds; current allocated memory: 2.056 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_add -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_compute_add 
Execute       gen_rtl compute_add -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_compute_add 
Execute       syn_report -csynth -model compute_add -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_add_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.115 sec.
Execute       syn_report -rtlxml -model compute_add -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/compute_add_csynth.xml 
Execute       syn_report -verbosereport -model compute_add -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.135 sec.
Execute       db_write -model compute_add -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.adb 
Execute       db_write -model compute_add -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.122 sec.
Execute       gen_tb_info compute_add -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block' pipeline '_ln130_for_each_src_block' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block'.
Command       create_rtl_model done; 0.438 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 2.059 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block 
Execute       syn_report -csynth -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.169 sec.
Execute       syn_report -rtlxml -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_csynth.xml 
Execute       syn_report -verbosereport -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.304 sec.
Execute       db_write -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.adb 
Command       db_write done; 0.169 sec.
Execute       db_write -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.178 sec.
Execute       gen_tb_info load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_5_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -top_prefix ViT_act_ -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_5_5_3_0_s'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.642 seconds; current allocated memory: 2.064 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s 
Execute       gen_rtl load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s 
Execute       syn_report -csynth -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_5_5_3_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/load_linear_bias_ap_fixed_16_5_5_3_0_s_csynth.xml 
Execute       syn_report -verbosereport -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.285 sec.
Execute       db_write -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.adb 
Execute       db_write -model load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info load_linear_bias<ap_fixed<16, 5, 5, 3, 0> > -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ViT_act' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ViT_act -top_prefix  -sub_prefix ViT_act_ -mg_file E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/inout1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/inout2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/inout3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/inout4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/weights' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/num_images' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/reload_on_time_weights' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/tmp1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/tmp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/tmp3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/tmp_hidden' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/attn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/attn_softmax_info' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/patch_embed_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/patch_embed_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/pos_embed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/attn_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/attn_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/vit_weights_l1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/vit_bias_l1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/vit_weights_l2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/vit_bias_l2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/norm_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_act/norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ViT_act' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'attn_scale_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'norm_eps_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'norm1_bias' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'norm1_weights' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_weights_ping_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_bias_ping_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_weights_pong_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_bias_pong_data' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'images', 'x', 'tmp1', 'tmp2', 'tmp3', 'tmp_hidden', 'attn', 'attn_softmax_info', 'patch_embed_weights', 'patch_embed_bias', 'pos_embed', 'attn_weights', 'attn_bias', 'vit_weights_l1', 'vit_bias_l1', 'vit_weights_l2', 'vit_bias_l2', 'norm_weights', 'norm_bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ViT_act'.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_act_norm2_weights_RAM_AUTO_1R1W' using auto ROMs.
Command       create_rtl_model done; 7.186 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.373 seconds; current allocated memory: 2.069 GB.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       gen_rtl ViT_act -istop -style xilinx -f -lang vhdl -o E:/DeiTCPP/Deit_cpp/solution1/syn/vhdl/ViT_act 
Command       gen_rtl done; 0.233 sec.
Execute       gen_rtl ViT_act -istop -style xilinx -f -lang vlog -o E:/DeiTCPP/Deit_cpp/solution1/syn/verilog/ViT_act 
Command       gen_rtl done; 0.123 sec.
Execute       syn_report -csynth -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/ViT_act_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/ViT_act_csynth.xml 
Execute       syn_report -verbosereport -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 13.259 sec.
Execute       db_write -model ViT_act -f -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.adb 
Command       db_write done; 0.144 sec.
Execute       db_write -model ViT_act -bindview -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.424 sec.
Execute       gen_tb_info ViT_act -p E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act 
Execute       export_constraint_db -f -tool general -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.constraint.tcl 
Execute       syn_report -designview -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.design.xml 
Command       syn_report done; 8.716 sec.
Execute       syn_report -csynthDesign -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ViT_act -o E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.protoinst 
Command       syn_report done; 0.174 sec.
Execute       sc_get_clocks ViT_act 
Execute       sc_get_portdomain ViT_act 
INFO-FLOW: Model list for RTL component generation: load_one_time_weights_Pipeline__ln13_for_block_dim_out load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l load_one_time_weights {patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8} {patch_embed_accumulate_read<16u, 128u, 8u>} {patch_embed_accumulate_compute<16u, 128u, 8u>} {patch_embed_accumulate<16u, 128u, 8u>} patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim patch_embed_output dataflow_in_loop__ln171_for_block_y dataflow_parent_loop_proc compute_patch_embed_Pipeline__ln184_for_block_dim compute_patch_embed load_norms_Pipeline__ln16_for_block_dim_out load_norms_Pipeline__ln28_for_block_dim_out load_norms_Pipeline__ln40_for_block_dim_out load_norms_Pipeline__ln52_for_block_dim_out load_norms layernorm_accumulate {sqrt_fixed<32, 10>} layernorm_output dataflow_in_loop__ln131_for_each_patch compute_norm load_linear_weights_Pipeline__ln46_for_each_src_block load_linear_weights {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >} entry_proc24 read_in_stream_direct_Pipeline__ln181_for_each_i read_in_stream_direct gelu compute_linear_on_stream_Pipeline__ln290_for_each_i compute_linear_on_stream write_out_stream_direct_Pipeline__ln231_for_each_i write_out_stream_direct compute_linear entry_proc read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim read_x read_k_v compute_q_matmul_k.5 {exp<32, 10>} {recip_fixed<32, 10>} finalize_attn write_attn_Pipeline__ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249 write_attn write_attn_softmax_info_Pipeline__ln277_for_each_q_patch write_attn_softmax_info compute_q_matmul_k entry_proc25 read_k_v.6 read_attn read_attn_softmax_info_Pipeline__ln388_for_each_q_patch read_attn_softmax_info prepare_attn compute_attn_matmul_v.7 write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim write_attn_matmul_v compute_attn_matmul_v compute_add {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln130_for_each_src_block} {load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >} ViT_act
INFO-FLOW: Handling components in module [load_one_time_weights_Pipeline_ln13_for_block_dim_out] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_one_time_weights] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.compgen.tcl 
INFO-FLOW: Handling components in module [patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.compgen.tcl 
INFO-FLOW: Handling components in module [patch_embed_accumulate_read_16u_128u_8u_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.compgen.tcl 
INFO-FLOW: Handling components in module [patch_embed_accumulate_compute_16u_128u_8u_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_mul_16s_8ns_24_4_1.
INFO-FLOW: Append model ViT_act_mul_mul_16s_8ns_24_4_1
INFO-FLOW: Found component ViT_act_mul_mul_8ns_16s_24_4_1.
INFO-FLOW: Append model ViT_act_mul_mul_8ns_16s_24_4_1
INFO-FLOW: Found component ViT_act_mac_muladd_16s_8ns_24s_25_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_16s_8ns_24s_25_4_1
INFO-FLOW: Found component ViT_act_mac_muladd_8ns_16s_24s_25_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_8ns_16s_24s_25_4_1
INFO-FLOW: Found component ViT_act_mac_muladd_8ns_16s_25s_26_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_8ns_16s_25s_26_4_1
INFO-FLOW: Found component ViT_act_mac_muladd_8ns_16s_26s_34_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_8ns_16s_26s_34_4_1
INFO-FLOW: Found component ViT_act_mac_muladd_8ns_16s_34s_34_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_8ns_16s_34s_34_4_1
INFO-FLOW: Found component ViT_act_mac_muladd_16s_8ns_34s_34_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_16s_8ns_34s_34_4_1
INFO-FLOW: Found component ViT_act_flow_control_loop_delay_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [patch_embed_accumulate_16u_128u_8u_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.compgen.tcl 
INFO-FLOW: Found component ViT_act_fifo_w7_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w7_d2_S
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S
INFO-FLOW: Handling components in module [patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [patch_embed_output] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_ln171_for_block_y] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.compgen.tcl 
INFO-FLOW: Found component ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [compute_patch_embed_Pipeline_ln184_for_block_dim] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_patch_embed] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.compgen.tcl 
INFO-FLOW: Handling components in module [load_norms_Pipeline_ln16_for_block_dim_out] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_norms_Pipeline_ln28_for_block_dim_out] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_norms_Pipeline_ln40_for_block_dim_out] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_norms_Pipeline_ln52_for_block_dim_out] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_norms] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.compgen.tcl 
INFO-FLOW: Handling components in module [layernorm_accumulate] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_32s_16ns_48_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_16ns_48_1_1
INFO-FLOW: Found component ViT_act_mul_32s_26s_54_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_26s_54_1_1
INFO-FLOW: Handling components in module [sqrt_fixed_32_10_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.compgen.tcl 
INFO-FLOW: Handling components in module [layernorm_output] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_32s_32s_54_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_32s_54_1_1
INFO-FLOW: Found component ViT_act_udiv_45s_27ns_32_49_1.
INFO-FLOW: Append model ViT_act_udiv_45s_27ns_32_49_1
INFO-FLOW: Found component ViT_act_mul_32s_54s_54_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_54s_54_1_1
INFO-FLOW: Found component ViT_act_mul_32s_16s_43_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_16s_43_1_1
INFO-FLOW: Handling components in module [dataflow_in_loop_ln131_for_each_patch] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.compgen.tcl 
INFO-FLOW: Found component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_fifo_w32_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w32_d2_S
INFO-FLOW: Found component ViT_act_fifo_w32_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w32_d2_S
INFO-FLOW: Handling components in module [compute_norm] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.compgen.tcl 
INFO-FLOW: Handling components in module [load_linear_weights_Pipeline_ln46_for_each_src_block] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.compgen.tcl 
INFO-FLOW: Found component ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb.
INFO-FLOW: Append model ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_linear_weights] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_mul_6ns_10ns_16_4_1.
INFO-FLOW: Append model ViT_act_mul_mul_6ns_10ns_16_4_1
INFO-FLOW: Handling components in module [load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_linear_bias_ap_fixed_16_7_5_3_0_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc24] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.compgen.tcl 
INFO-FLOW: Handling components in module [read_in_stream_direct_Pipeline_ln181_for_each_i] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_in_stream_direct] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.compgen.tcl 
INFO-FLOW: Handling components in module [gelu] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_22ns_21s_43_1_1.
INFO-FLOW: Append model ViT_act_mul_22ns_21s_43_1_1
INFO-FLOW: Found component ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R.
INFO-FLOW: Append model ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
INFO-FLOW: Handling components in module [compute_linear_on_stream_Pipeline_ln290_for_each_i] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_32s_16s_46_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_16s_46_1_1
INFO-FLOW: Found component ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP.
INFO-FLOW: Append model ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_linear_on_stream] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_7ns_7ns_14_1_1.
INFO-FLOW: Append model ViT_act_mul_7ns_7ns_14_1_1
INFO-FLOW: Handling components in module [write_out_stream_direct_Pipeline_ln231_for_each_i] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.compgen.tcl 
INFO-FLOW: Found component ViT_act_mux_21_32_1_1.
INFO-FLOW: Append model ViT_act_mux_21_32_1_1
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_out_stream_direct] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.compgen.tcl 
INFO-FLOW: Handling components in module [compute_linear] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.compgen.tcl 
INFO-FLOW: Found component ViT_act_fifo_w64_d4_S.
INFO-FLOW: Append model ViT_act_fifo_w64_d4_S
INFO-FLOW: Found component ViT_act_fifo_w512_d48_A.
INFO-FLOW: Append model ViT_act_fifo_w512_d48_A
INFO-FLOW: Found component ViT_act_fifo_w512_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w512_d2_S
INFO-FLOW: Found component ViT_act_fifo_w10_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w10_d2_S
INFO-FLOW: Found component ViT_act_start_for_write_out_stream_direct_U0.
INFO-FLOW: Append model ViT_act_start_for_write_out_stream_direct_U0
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_x] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.compgen.tcl 
INFO-FLOW: Handling components in module [read_k_v] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_q_matmul_k_5] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_32s_20ns_52_1_1.
INFO-FLOW: Append model ViT_act_mul_32s_20ns_52_1_1
INFO-FLOW: Found component ViT_act_mux_32_32_1_1.
INFO-FLOW: Append model ViT_act_mux_32_32_1_1
INFO-FLOW: Found component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [exp_32_10_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.compgen.tcl 
INFO-FLOW: Found component ViT_act_mul_44ns_42ns_86_1_1.
INFO-FLOW: Append model ViT_act_mul_44ns_42ns_86_1_1
INFO-FLOW: Found component ViT_act_mul_50ns_48ns_98_1_1.
INFO-FLOW: Append model ViT_act_mul_50ns_48ns_98_1_1
INFO-FLOW: Found component ViT_act_mul_50ns_50ns_100_1_1.
INFO-FLOW: Append model ViT_act_mul_50ns_50ns_100_1_1
INFO-FLOW: Found component ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1.
INFO-FLOW: Append model ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
INFO-FLOW: Found component ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
INFO-FLOW: Found component ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
INFO-FLOW: Found component ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
INFO-FLOW: Found component ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
INFO-FLOW: Found component ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
INFO-FLOW: Found component ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
INFO-FLOW: Handling components in module [recip_fixed_32_10_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.compgen.tcl 
INFO-FLOW: Found component ViT_act_sdiv_46ns_32s_32_50_0.
INFO-FLOW: Append model ViT_act_sdiv_46ns_32s_32_50_0
INFO-FLOW: Handling components in module [finalize_attn] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.compgen.tcl 
INFO-FLOW: Found component ViT_act_mux_42_32_1_1.
INFO-FLOW: Append model ViT_act_mux_42_32_1_1
INFO-FLOW: Found component ViT_act_mul_31ns_32s_54_1_1.
INFO-FLOW: Append model ViT_act_mul_31ns_32s_54_1_1
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_attn] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.compgen.tcl 
INFO-FLOW: Handling components in module [write_attn_softmax_info_Pipeline_ln277_for_each_q_patch] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_attn_softmax_info] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.compgen.tcl 
INFO-FLOW: Handling components in module [compute_q_matmul_k] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.compgen.tcl 
INFO-FLOW: Found component ViT_act_fifo_w64_d5_S.
INFO-FLOW: Append model ViT_act_fifo_w64_d5_S
INFO-FLOW: Found component ViT_act_fifo_w64_d5_S.
INFO-FLOW: Append model ViT_act_fifo_w64_d5_S
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S_x.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S_x
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S_x.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S_x
INFO-FLOW: Found component ViT_act_fifo_w512_d2_S_x.
INFO-FLOW: Append model ViT_act_fifo_w512_d2_S_x
INFO-FLOW: Found component ViT_act_fifo_w128_d2_S.
INFO-FLOW: Append model ViT_act_fifo_w128_d2_S
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S_x.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S_x
INFO-FLOW: Found component ViT_act_start_for_write_attn_U0.
INFO-FLOW: Append model ViT_act_start_for_write_attn_U0
INFO-FLOW: Found component ViT_act_start_for_write_attn_softmax_info_U0.
INFO-FLOW: Append model ViT_act_start_for_write_attn_softmax_info_U0
INFO-FLOW: Found component ViT_act_start_for_finalize_attn_U0.
INFO-FLOW: Append model ViT_act_start_for_finalize_attn_U0
INFO-FLOW: Handling components in module [entry_proc25] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.compgen.tcl 
INFO-FLOW: Handling components in module [read_k_v_6] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [read_attn] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [read_attn_softmax_info_Pipeline_ln388_for_each_q_patch] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_attn_softmax_info] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.compgen.tcl 
INFO-FLOW: Handling components in module [prepare_attn] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_attn_matmul_v_7] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.compgen.tcl 
INFO-FLOW: Found component ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe
INFO-FLOW: Handling components in module [write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_attn_matmul_v] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.compgen.tcl 
INFO-FLOW: Handling components in module [compute_attn_matmul_v] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.compgen.tcl 
INFO-FLOW: Found component ViT_act_fifo_w64_d5_S_x.
INFO-FLOW: Append model ViT_act_fifo_w64_d5_S_x
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S_x0.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S_x0
INFO-FLOW: Found component ViT_act_fifo_w128_d2_S_x.
INFO-FLOW: Append model ViT_act_fifo_w128_d2_S_x
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S_x0.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S_x0
INFO-FLOW: Found component ViT_act_fifo_w512_d2_S_x0.
INFO-FLOW: Append model ViT_act_fifo_w512_d2_S_x0
INFO-FLOW: Found component ViT_act_fifo_w256_d2_S_x0.
INFO-FLOW: Append model ViT_act_fifo_w256_d2_S_x0
INFO-FLOW: Found component ViT_act_start_for_write_attn_matmul_v_U0.
INFO-FLOW: Append model ViT_act_start_for_write_attn_matmul_v_U0
INFO-FLOW: Found component ViT_act_start_for_compute_attn_matmul_v_7_U0.
INFO-FLOW: Append model ViT_act_start_for_compute_attn_matmul_v_7_U0
INFO-FLOW: Found component ViT_act_start_for_prepare_attn_U0.
INFO-FLOW: Append model ViT_act_start_for_prepare_attn_U0
INFO-FLOW: Handling components in module [compute_add] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.compgen.tcl 
INFO-FLOW: Found component ViT_act_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_linear_bias_ap_fixed_16_5_5_3_0_s] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [ViT_act] ... 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.tcl 
INFO-FLOW: Found component ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_norm2_weights_RAM_AUTO_1R1W.
INFO-FLOW: Append model ViT_act_norm2_weights_RAM_AUTO_1R1W
INFO-FLOW: Found component ViT_act_inout1_m_axi.
INFO-FLOW: Append model ViT_act_inout1_m_axi
INFO-FLOW: Found component ViT_act_inout2_m_axi.
INFO-FLOW: Append model ViT_act_inout2_m_axi
INFO-FLOW: Found component ViT_act_inout3_m_axi.
INFO-FLOW: Append model ViT_act_inout3_m_axi
INFO-FLOW: Found component ViT_act_inout4_m_axi.
INFO-FLOW: Append model ViT_act_inout4_m_axi
INFO-FLOW: Found component ViT_act_weights_m_axi.
INFO-FLOW: Append model ViT_act_weights_m_axi
INFO-FLOW: Found component ViT_act_control_s_axi.
INFO-FLOW: Append model ViT_act_control_s_axi
INFO-FLOW: Append model load_one_time_weights_Pipeline_ln13_for_block_dim_out
INFO-FLOW: Append model load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
INFO-FLOW: Append model load_one_time_weights
INFO-FLOW: Append model patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
INFO-FLOW: Append model patch_embed_accumulate_read_16u_128u_8u_s
INFO-FLOW: Append model patch_embed_accumulate_compute_16u_128u_8u_s
INFO-FLOW: Append model patch_embed_accumulate_16u_128u_8u_s
INFO-FLOW: Append model patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
INFO-FLOW: Append model patch_embed_output
INFO-FLOW: Append model dataflow_in_loop_ln171_for_block_y
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model compute_patch_embed_Pipeline_ln184_for_block_dim
INFO-FLOW: Append model compute_patch_embed
INFO-FLOW: Append model load_norms_Pipeline_ln16_for_block_dim_out
INFO-FLOW: Append model load_norms_Pipeline_ln28_for_block_dim_out
INFO-FLOW: Append model load_norms_Pipeline_ln40_for_block_dim_out
INFO-FLOW: Append model load_norms_Pipeline_ln52_for_block_dim_out
INFO-FLOW: Append model load_norms
INFO-FLOW: Append model layernorm_accumulate
INFO-FLOW: Append model sqrt_fixed_32_10_s
INFO-FLOW: Append model layernorm_output
INFO-FLOW: Append model dataflow_in_loop_ln131_for_each_patch
INFO-FLOW: Append model compute_norm
INFO-FLOW: Append model load_linear_weights_Pipeline_ln46_for_each_src_block
INFO-FLOW: Append model load_linear_weights
INFO-FLOW: Append model load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
INFO-FLOW: Append model load_linear_bias_ap_fixed_16_7_5_3_0_s
INFO-FLOW: Append model entry_proc24
INFO-FLOW: Append model read_in_stream_direct_Pipeline_ln181_for_each_i
INFO-FLOW: Append model read_in_stream_direct
INFO-FLOW: Append model gelu
INFO-FLOW: Append model compute_linear_on_stream_Pipeline_ln290_for_each_i
INFO-FLOW: Append model compute_linear_on_stream
INFO-FLOW: Append model write_out_stream_direct_Pipeline_ln231_for_each_i
INFO-FLOW: Append model write_out_stream_direct
INFO-FLOW: Append model compute_linear
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
INFO-FLOW: Append model read_x
INFO-FLOW: Append model read_k_v
INFO-FLOW: Append model compute_q_matmul_k_5
INFO-FLOW: Append model exp_32_10_s
INFO-FLOW: Append model recip_fixed_32_10_s
INFO-FLOW: Append model finalize_attn
INFO-FLOW: Append model write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
INFO-FLOW: Append model write_attn
INFO-FLOW: Append model write_attn_softmax_info_Pipeline_ln277_for_each_q_patch
INFO-FLOW: Append model write_attn_softmax_info
INFO-FLOW: Append model compute_q_matmul_k
INFO-FLOW: Append model entry_proc25
INFO-FLOW: Append model read_k_v_6
INFO-FLOW: Append model read_attn
INFO-FLOW: Append model read_attn_softmax_info_Pipeline_ln388_for_each_q_patch
INFO-FLOW: Append model read_attn_softmax_info
INFO-FLOW: Append model prepare_attn
INFO-FLOW: Append model compute_attn_matmul_v_7
INFO-FLOW: Append model write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim
INFO-FLOW: Append model write_attn_matmul_v
INFO-FLOW: Append model compute_attn_matmul_v
INFO-FLOW: Append model compute_add
INFO-FLOW: Append model load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
INFO-FLOW: Append model load_linear_bias_ap_fixed_16_5_5_3_0_s
INFO-FLOW: Append model ViT_act
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_mul_mul_16s_8ns_24_4_1 ViT_act_mul_mul_8ns_16s_24_4_1 ViT_act_mac_muladd_16s_8ns_24s_25_4_1 ViT_act_mac_muladd_8ns_16s_24s_25_4_1 ViT_act_mac_muladd_8ns_16s_25s_26_4_1 ViT_act_mac_muladd_8ns_16s_26s_34_4_1 ViT_act_mac_muladd_8ns_16s_34s_34_4_1 ViT_act_mac_muladd_16s_8ns_34s_34_4_1 ViT_act_flow_control_loop_delay_pipe ViT_act_fifo_w7_d2_S ViT_act_fifo_w256_d2_S ViT_act_flow_control_loop_pipe_sequential_init ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_mul_32s_16ns_48_1_1 ViT_act_mul_32s_26s_54_1_1 ViT_act_mul_32s_32s_54_1_1 ViT_act_udiv_45s_27ns_32_49_1 ViT_act_mul_32s_54s_54_1_1 ViT_act_mul_32s_16s_43_1_1 ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W ViT_act_fifo_w32_d2_S ViT_act_fifo_w32_d2_S ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb ViT_act_flow_control_loop_pipe_sequential_init ViT_act_mul_mul_6ns_10ns_16_4_1 ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_mul_22ns_21s_43_1_1 ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R ViT_act_mul_32s_16s_46_1_1 ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP ViT_act_flow_control_loop_pipe_sequential_init ViT_act_mul_7ns_7ns_14_1_1 ViT_act_mux_21_32_1_1 ViT_act_flow_control_loop_pipe_sequential_init ViT_act_fifo_w64_d4_S ViT_act_fifo_w512_d48_A ViT_act_fifo_w512_d2_S ViT_act_fifo_w10_d2_S ViT_act_start_for_write_out_stream_direct_U0 ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe ViT_act_mul_32s_20ns_52_1_1 ViT_act_mux_32_32_1_1 ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W ViT_act_flow_control_loop_pipe ViT_act_mul_44ns_42ns_86_1_1 ViT_act_mul_50ns_48ns_98_1_1 ViT_act_mul_50ns_50ns_100_1_1 ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1 ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R ViT_act_sdiv_46ns_32s_32_50_0 ViT_act_mux_42_32_1_1 ViT_act_mul_31ns_32s_54_1_1 ViT_act_flow_control_loop_pipe ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_fifo_w64_d5_S ViT_act_fifo_w64_d5_S ViT_act_fifo_w256_d2_S_x ViT_act_fifo_w256_d2_S_x ViT_act_fifo_w512_d2_S_x ViT_act_fifo_w128_d2_S ViT_act_fifo_w256_d2_S_x ViT_act_start_for_write_attn_U0 ViT_act_start_for_write_attn_softmax_info_U0 ViT_act_start_for_finalize_attn_U0 ViT_act_flow_control_loop_pipe ViT_act_flow_control_loop_pipe ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W ViT_act_flow_control_loop_pipe ViT_act_flow_control_loop_pipe_sequential_init ViT_act_fifo_w64_d5_S_x ViT_act_fifo_w256_d2_S_x0 ViT_act_fifo_w128_d2_S_x ViT_act_fifo_w256_d2_S_x0 ViT_act_fifo_w512_d2_S_x0 ViT_act_fifo_w256_d2_S_x0 ViT_act_start_for_write_attn_matmul_v_U0 ViT_act_start_for_compute_attn_matmul_v_7_U0 ViT_act_start_for_prepare_attn_U0 ViT_act_flow_control_loop_pipe_sequential_init ViT_act_flow_control_loop_pipe_sequential_init ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W ViT_act_norm2_weights_RAM_AUTO_1R1W ViT_act_inout1_m_axi ViT_act_inout2_m_axi ViT_act_inout3_m_axi ViT_act_inout4_m_axi ViT_act_weights_m_axi ViT_act_control_s_axi load_one_time_weights_Pipeline_ln13_for_block_dim_out load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l load_one_time_weights patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 patch_embed_accumulate_read_16u_128u_8u_s patch_embed_accumulate_compute_16u_128u_8u_s patch_embed_accumulate_16u_128u_8u_s patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim patch_embed_output dataflow_in_loop_ln171_for_block_y dataflow_parent_loop_proc compute_patch_embed_Pipeline_ln184_for_block_dim compute_patch_embed load_norms_Pipeline_ln16_for_block_dim_out load_norms_Pipeline_ln28_for_block_dim_out load_norms_Pipeline_ln40_for_block_dim_out load_norms_Pipeline_ln52_for_block_dim_out load_norms layernorm_accumulate sqrt_fixed_32_10_s layernorm_output dataflow_in_loop_ln131_for_each_patch compute_norm load_linear_weights_Pipeline_ln46_for_each_src_block load_linear_weights load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block load_linear_bias_ap_fixed_16_7_5_3_0_s entry_proc24 read_in_stream_direct_Pipeline_ln181_for_each_i read_in_stream_direct gelu compute_linear_on_stream_Pipeline_ln290_for_each_i compute_linear_on_stream write_out_stream_direct_Pipeline_ln231_for_each_i write_out_stream_direct compute_linear entry_proc read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim read_x read_k_v compute_q_matmul_k_5 exp_32_10_s recip_fixed_32_10_s finalize_attn write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 write_attn write_attn_softmax_info_Pipeline_ln277_for_each_q_patch write_attn_softmax_info compute_q_matmul_k entry_proc25 read_k_v_6 read_attn read_attn_softmax_info_Pipeline_ln388_for_each_q_patch read_attn_softmax_info prepare_attn compute_attn_matmul_v_7 write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim write_attn_matmul_v compute_attn_matmul_v compute_add load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block load_linear_bias_ap_fixed_16_5_5_3_0_s ViT_act
INFO-FLOW: Generating E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_mul_mul_16s_8ns_24_4_1
INFO-FLOW: To file: write model ViT_act_mul_mul_8ns_16s_24_4_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_16s_8ns_24s_25_4_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_8ns_16s_24s_25_4_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_8ns_16s_25s_26_4_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_8ns_16s_26s_34_4_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_8ns_16s_34s_34_4_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_16s_8ns_34s_34_4_1
INFO-FLOW: To file: write model ViT_act_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model ViT_act_fifo_w7_d2_S
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_mul_32s_16ns_48_1_1
INFO-FLOW: To file: write model ViT_act_mul_32s_26s_54_1_1
INFO-FLOW: To file: write model ViT_act_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model ViT_act_udiv_45s_27ns_32_49_1
INFO-FLOW: To file: write model ViT_act_mul_32s_54s_54_1_1
INFO-FLOW: To file: write model ViT_act_mul_32s_16s_43_1_1
INFO-FLOW: To file: write model ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_fifo_w32_d2_S
INFO-FLOW: To file: write model ViT_act_fifo_w32_d2_S
INFO-FLOW: To file: write model ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_mul_mul_6ns_10ns_16_4_1
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_mul_22ns_21s_43_1_1
INFO-FLOW: To file: write model ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
INFO-FLOW: To file: write model ViT_act_mul_32s_16s_46_1_1
INFO-FLOW: To file: write model ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_mul_7ns_7ns_14_1_1
INFO-FLOW: To file: write model ViT_act_mux_21_32_1_1
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_fifo_w64_d4_S
INFO-FLOW: To file: write model ViT_act_fifo_w512_d48_A
INFO-FLOW: To file: write model ViT_act_fifo_w512_d2_S
INFO-FLOW: To file: write model ViT_act_fifo_w10_d2_S
INFO-FLOW: To file: write model ViT_act_start_for_write_out_stream_direct_U0
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_mul_32s_20ns_52_1_1
INFO-FLOW: To file: write model ViT_act_mux_32_32_1_1
INFO-FLOW: To file: write model ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_mul_44ns_42ns_86_1_1
INFO-FLOW: To file: write model ViT_act_mul_50ns_48ns_98_1_1
INFO-FLOW: To file: write model ViT_act_mul_50ns_50ns_100_1_1
INFO-FLOW: To file: write model ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
INFO-FLOW: To file: write model ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model ViT_act_sdiv_46ns_32s_32_50_0
INFO-FLOW: To file: write model ViT_act_mux_42_32_1_1
INFO-FLOW: To file: write model ViT_act_mul_31ns_32s_54_1_1
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_fifo_w64_d5_S
INFO-FLOW: To file: write model ViT_act_fifo_w64_d5_S
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S_x
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S_x
INFO-FLOW: To file: write model ViT_act_fifo_w512_d2_S_x
INFO-FLOW: To file: write model ViT_act_fifo_w128_d2_S
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S_x
INFO-FLOW: To file: write model ViT_act_start_for_write_attn_U0
INFO-FLOW: To file: write model ViT_act_start_for_write_attn_softmax_info_U0
INFO-FLOW: To file: write model ViT_act_start_for_finalize_attn_U0
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_fifo_w64_d5_S_x
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model ViT_act_fifo_w128_d2_S_x
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model ViT_act_fifo_w512_d2_S_x0
INFO-FLOW: To file: write model ViT_act_fifo_w256_d2_S_x0
INFO-FLOW: To file: write model ViT_act_start_for_write_attn_matmul_v_U0
INFO-FLOW: To file: write model ViT_act_start_for_compute_attn_matmul_v_7_U0
INFO-FLOW: To file: write model ViT_act_start_for_prepare_attn_U0
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_norm2_weights_RAM_AUTO_1R1W
INFO-FLOW: To file: write model ViT_act_inout1_m_axi
INFO-FLOW: To file: write model ViT_act_inout2_m_axi
INFO-FLOW: To file: write model ViT_act_inout3_m_axi
INFO-FLOW: To file: write model ViT_act_inout4_m_axi
INFO-FLOW: To file: write model ViT_act_weights_m_axi
INFO-FLOW: To file: write model ViT_act_control_s_axi
INFO-FLOW: To file: write model load_one_time_weights_Pipeline_ln13_for_block_dim_out
INFO-FLOW: To file: write model load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
INFO-FLOW: To file: write model load_one_time_weights
INFO-FLOW: To file: write model patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
INFO-FLOW: To file: write model patch_embed_accumulate_read_16u_128u_8u_s
INFO-FLOW: To file: write model patch_embed_accumulate_compute_16u_128u_8u_s
INFO-FLOW: To file: write model patch_embed_accumulate_16u_128u_8u_s
INFO-FLOW: To file: write model patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
INFO-FLOW: To file: write model patch_embed_output
INFO-FLOW: To file: write model dataflow_in_loop_ln171_for_block_y
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model compute_patch_embed_Pipeline_ln184_for_block_dim
INFO-FLOW: To file: write model compute_patch_embed
INFO-FLOW: To file: write model load_norms_Pipeline_ln16_for_block_dim_out
INFO-FLOW: To file: write model load_norms_Pipeline_ln28_for_block_dim_out
INFO-FLOW: To file: write model load_norms_Pipeline_ln40_for_block_dim_out
INFO-FLOW: To file: write model load_norms_Pipeline_ln52_for_block_dim_out
INFO-FLOW: To file: write model load_norms
INFO-FLOW: To file: write model layernorm_accumulate
INFO-FLOW: To file: write model sqrt_fixed_32_10_s
INFO-FLOW: To file: write model layernorm_output
INFO-FLOW: To file: write model dataflow_in_loop_ln131_for_each_patch
INFO-FLOW: To file: write model compute_norm
INFO-FLOW: To file: write model load_linear_weights_Pipeline_ln46_for_each_src_block
INFO-FLOW: To file: write model load_linear_weights
INFO-FLOW: To file: write model load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
INFO-FLOW: To file: write model load_linear_bias_ap_fixed_16_7_5_3_0_s
INFO-FLOW: To file: write model entry_proc24
INFO-FLOW: To file: write model read_in_stream_direct_Pipeline_ln181_for_each_i
INFO-FLOW: To file: write model read_in_stream_direct
INFO-FLOW: To file: write model gelu
INFO-FLOW: To file: write model compute_linear_on_stream_Pipeline_ln290_for_each_i
INFO-FLOW: To file: write model compute_linear_on_stream
INFO-FLOW: To file: write model write_out_stream_direct_Pipeline_ln231_for_each_i
INFO-FLOW: To file: write model write_out_stream_direct
INFO-FLOW: To file: write model compute_linear
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
INFO-FLOW: To file: write model read_x
INFO-FLOW: To file: write model read_k_v
INFO-FLOW: To file: write model compute_q_matmul_k_5
INFO-FLOW: To file: write model exp_32_10_s
INFO-FLOW: To file: write model recip_fixed_32_10_s
INFO-FLOW: To file: write model finalize_attn
INFO-FLOW: To file: write model write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
INFO-FLOW: To file: write model write_attn
INFO-FLOW: To file: write model write_attn_softmax_info_Pipeline_ln277_for_each_q_patch
INFO-FLOW: To file: write model write_attn_softmax_info
INFO-FLOW: To file: write model compute_q_matmul_k
INFO-FLOW: To file: write model entry_proc25
INFO-FLOW: To file: write model read_k_v_6
INFO-FLOW: To file: write model read_attn
INFO-FLOW: To file: write model read_attn_softmax_info_Pipeline_ln388_for_each_q_patch
INFO-FLOW: To file: write model read_attn_softmax_info
INFO-FLOW: To file: write model prepare_attn
INFO-FLOW: To file: write model compute_attn_matmul_v_7
INFO-FLOW: To file: write model write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim
INFO-FLOW: To file: write model write_attn_matmul_v
INFO-FLOW: To file: write model compute_attn_matmul_v
INFO-FLOW: To file: write model compute_add
INFO-FLOW: To file: write model load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
INFO-FLOW: To file: write model load_linear_bias_ap_fixed_16_5_5_3_0_s
INFO-FLOW: To file: write model ViT_act
INFO-FLOW: Generating E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.106 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.359 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/vhdl' dstVlogDir='E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/vlog' tclDir='E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db' modelList='ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_16s_8ns_24_4_1
ViT_act_mul_mul_8ns_16s_24_4_1
ViT_act_mac_muladd_16s_8ns_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_25s_26_4_1
ViT_act_mac_muladd_8ns_16s_26s_34_4_1
ViT_act_mac_muladd_8ns_16s_34s_34_4_1
ViT_act_mac_muladd_16s_8ns_34s_34_4_1
ViT_act_flow_control_loop_delay_pipe
ViT_act_fifo_w7_d2_S
ViT_act_fifo_w256_d2_S
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_32s_16ns_48_1_1
ViT_act_mul_32s_26s_54_1_1
ViT_act_mul_32s_32s_54_1_1
ViT_act_udiv_45s_27ns_32_49_1
ViT_act_mul_32s_54s_54_1_1
ViT_act_mul_32s_16s_43_1_1
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
ViT_act_fifo_w32_d2_S
ViT_act_fifo_w32_d2_S
ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_6ns_10ns_16_4_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_22ns_21s_43_1_1
ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
ViT_act_mul_32s_16s_46_1_1
ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_7ns_7ns_14_1_1
ViT_act_mux_21_32_1_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d4_S
ViT_act_fifo_w512_d48_A
ViT_act_fifo_w512_d2_S
ViT_act_fifo_w10_d2_S
ViT_act_start_for_write_out_stream_direct_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_mul_32s_20ns_52_1_1
ViT_act_mux_32_32_1_1
ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_mul_44ns_42ns_86_1_1
ViT_act_mul_50ns_48ns_98_1_1
ViT_act_mul_50ns_50ns_100_1_1
ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
ViT_act_sdiv_46ns_32s_32_50_0
ViT_act_mux_42_32_1_1
ViT_act_mul_31ns_32s_54_1_1
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w512_d2_S_x
ViT_act_fifo_w128_d2_S
ViT_act_fifo_w256_d2_S_x
ViT_act_start_for_write_attn_U0
ViT_act_start_for_write_attn_softmax_info_U0
ViT_act_start_for_finalize_attn_U0
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w128_d2_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w512_d2_S_x0
ViT_act_fifo_w256_d2_S_x0
ViT_act_start_for_write_attn_matmul_v_U0
ViT_act_start_for_compute_attn_matmul_v_7_U0
ViT_act_start_for_prepare_attn_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
ViT_act_norm2_weights_RAM_AUTO_1R1W
ViT_act_inout1_m_axi
ViT_act_inout2_m_axi
ViT_act_inout3_m_axi
ViT_act_inout4_m_axi
ViT_act_weights_m_axi
ViT_act_control_s_axi
load_one_time_weights_Pipeline_ln13_for_block_dim_out
load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
load_one_time_weights
patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
patch_embed_accumulate_read_16u_128u_8u_s
patch_embed_accumulate_compute_16u_128u_8u_s
patch_embed_accumulate_16u_128u_8u_s
patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
patch_embed_output
dataflow_in_loop_ln171_for_block_y
dataflow_parent_loop_proc
compute_patch_embed_Pipeline_ln184_for_block_dim
compute_patch_embed
load_norms_Pipeline_ln16_for_block_dim_out
load_norms_Pipeline_ln28_for_block_dim_out
load_norms_Pipeline_ln40_for_block_dim_out
load_norms_Pipeline_ln52_for_block_dim_out
load_norms
layernorm_accumulate
sqrt_fixed_32_10_s
layernorm_output
dataflow_in_loop_ln131_for_each_patch
compute_norm
load_linear_weights_Pipeline_ln46_for_each_src_block
load_linear_weights
load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_7_5_3_0_s
entry_proc24
read_in_stream_direct_Pipeline_ln181_for_each_i
read_in_stream_direct
gelu
compute_linear_on_stream_Pipeline_ln290_for_each_i
compute_linear_on_stream
write_out_stream_direct_Pipeline_ln231_for_each_i
write_out_stream_direct
compute_linear
entry_proc
read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
read_x
read_k_v
compute_q_matmul_k_5
exp_32_10_s
recip_fixed_32_10_s
finalize_attn
write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
write_attn
write_attn_softmax_info_Pipeline_ln277_for_each_q_patch
write_attn_softmax_info
compute_q_matmul_k
entry_proc25
read_k_v_6
read_attn
read_attn_softmax_info_Pipeline_ln388_for_each_q_patch
read_attn_softmax_info
prepare_attn
compute_attn_matmul_v_7
write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim
write_attn_matmul_v
compute_attn_matmul_v
compute_add
load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_5_5_3_0_s
ViT_act
' expOnly='0'
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 2.016 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.177 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.115 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.163 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 0.22 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.154 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.compgen.tcl 
Command       ap_source done; 0.231 sec.
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.compgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.353 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 25 seconds. CPU system time: 1 seconds. Elapsed time: 47.225 seconds; current allocated memory: 2.081 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='ViT_act_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc
INFO-FLOW: No bind nodes found for module_name compute_patch_embed
INFO-FLOW: No bind nodes found for module_name compute_norm
INFO-FLOW: No bind nodes found for module_name entry_proc24
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name read_x
INFO-FLOW: No bind nodes found for module_name recip_fixed_32_10_s
INFO-FLOW: No bind nodes found for module_name write_attn
INFO-FLOW: No bind nodes found for module_name write_attn_softmax_info
INFO-FLOW: No bind nodes found for module_name entry_proc25
INFO-FLOW: No bind nodes found for module_name read_attn_softmax_info
INFO-FLOW: No bind nodes found for module_name write_attn_matmul_v
INFO-FLOW: Done: create_csynth_xml bind info time: 0.9 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/DeiTCPP/Deit_cpp/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_16s_8ns_24_4_1
ViT_act_mul_mul_8ns_16s_24_4_1
ViT_act_mac_muladd_16s_8ns_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_25s_26_4_1
ViT_act_mac_muladd_8ns_16s_26s_34_4_1
ViT_act_mac_muladd_8ns_16s_34s_34_4_1
ViT_act_mac_muladd_16s_8ns_34s_34_4_1
ViT_act_flow_control_loop_delay_pipe
ViT_act_fifo_w7_d2_S
ViT_act_fifo_w256_d2_S
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_32s_16ns_48_1_1
ViT_act_mul_32s_26s_54_1_1
ViT_act_mul_32s_32s_54_1_1
ViT_act_udiv_45s_27ns_32_49_1
ViT_act_mul_32s_54s_54_1_1
ViT_act_mul_32s_16s_43_1_1
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
ViT_act_fifo_w32_d2_S
ViT_act_fifo_w32_d2_S
ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_6ns_10ns_16_4_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_22ns_21s_43_1_1
ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
ViT_act_mul_32s_16s_46_1_1
ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_7ns_7ns_14_1_1
ViT_act_mux_21_32_1_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d4_S
ViT_act_fifo_w512_d48_A
ViT_act_fifo_w512_d2_S
ViT_act_fifo_w10_d2_S
ViT_act_start_for_write_out_stream_direct_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_mul_32s_20ns_52_1_1
ViT_act_mux_32_32_1_1
ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_mul_44ns_42ns_86_1_1
ViT_act_mul_50ns_48ns_98_1_1
ViT_act_mul_50ns_50ns_100_1_1
ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
ViT_act_sdiv_46ns_32s_32_50_0
ViT_act_mux_42_32_1_1
ViT_act_mul_31ns_32s_54_1_1
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w512_d2_S_x
ViT_act_fifo_w128_d2_S
ViT_act_fifo_w256_d2_S_x
ViT_act_start_for_write_attn_U0
ViT_act_start_for_write_attn_softmax_info_U0
ViT_act_start_for_finalize_attn_U0
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w128_d2_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w512_d2_S_x0
ViT_act_fifo_w256_d2_S_x0
ViT_act_start_for_write_attn_matmul_v_U0
ViT_act_start_for_compute_attn_matmul_v_7_U0
ViT_act_start_for_prepare_attn_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
ViT_act_norm2_weights_RAM_AUTO_1R1W
ViT_act_inout1_m_axi
ViT_act_inout2_m_axi
ViT_act_inout3_m_axi
ViT_act_inout4_m_axi
ViT_act_weights_m_axi
ViT_act_control_s_axi
load_one_time_weights_Pipeline_ln13_for_block_dim_out
load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
load_one_time_weights
patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
patch_embed_accumulate_read_16u_128u_8u_s
patch_embed_accumulate_compute_16u_128u_8u_s
patch_embed_accumulate_16u_128u_8u_s
patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
patch_embed_output
dataflow_in_loop_ln171_for_block_y
dataflow_parent_loop_proc
compute_patch_embed_Pipeline_ln184_for_block_dim
compute_patch_embed
load_norms_Pipeline_ln16_for_block_dim_out
load_norms_Pipeline_ln28_for_block_dim_out
load_norms_Pipeline_ln40_for_block_dim_out
load_norms_Pipeline_ln52_for_block_dim_out
load_norms
layernorm_accumulate
sqrt_fixed_32_10_s
layernorm_output
dataflow_in_loop_ln131_for_each_patch
compute_norm
load_linear_weights_Pipeline_ln46_for_each_src_block
load_linear_weights
load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_7_5_3_0_s
entry_proc24
read_in_stream_direct_Pipeline_ln181_for_each_i
read_in_stream_direct
gelu
compute_linear_on_stream_Pipeline_ln290_for_each_i
compute_linear_on_stream
write_out_stream_direct_Pipeline_ln231_for_each_i
write_out_stream_direct
compute_linear
entry_proc
read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
read_x
read_k_v
compute_q_matmul_k_5
exp_32_10_s
recip_fixed_32_10_s
finalize_attn
write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
write_attn
write_attn_softmax_info_Pipeline_ln277_for_each_q_patch
write_attn_softmax_info
compute_q_matmul_k
entry_proc25
read_k_v_6
read_attn
read_attn_softmax_info_Pipeline_ln388_for_each_q_patch
read_attn_softmax_info
prepare_attn
compute_attn_matmul_v_7
write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim
write_attn_matmul_v
compute_attn_matmul_v
compute_add
load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_5_5_3_0_s
ViT_act
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.constraint.tcl 
Execute       sc_get_clocks ViT_act 
Execute       source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE ViT_act LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inout1_m_axi_U SOURCE {} VARIABLE {} MODULE ViT_act LOOP {} BUNDLEDNAME inout1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inout2_m_axi_U SOURCE {} VARIABLE {} MODULE ViT_act LOOP {} BUNDLEDNAME inout2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inout3_m_axi_U SOURCE {} VARIABLE {} MODULE ViT_act LOOP {} BUNDLEDNAME inout3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME inout4_m_axi_U SOURCE {} VARIABLE {} MODULE ViT_act LOOP {} BUNDLEDNAME inout4 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME weights_m_axi_U SOURCE {} VARIABLE {} MODULE ViT_act LOOP {} BUNDLEDNAME weights DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST ViT_act MODULE2INSTS {ViT_act ViT_act load_one_time_weights grp_load_one_time_weights_fu_564 load_one_time_weights_Pipeline_ln13_for_block_dim_out grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88 load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 compute_patch_embed grp_compute_patch_embed_fu_582 dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_91 dataflow_in_loop_ln171_for_block_y dataflow_in_loop_ln171_for_block_y_U0 patch_embed_accumulate_16u_128u_8u_s patch_embed_accumulate_16u_128u_8u_U0 patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0 patch_embed_accumulate_read_16u_128u_8u_s patch_embed_accumulate_read_16u_128u_8u_U0 patch_embed_accumulate_compute_16u_128u_8u_s patch_embed_accumulate_compute_16u_128u_8u_U0 patch_embed_output patch_embed_output_U0 patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 compute_patch_embed_Pipeline_ln184_for_block_dim grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111 load_norms grp_load_norms_fu_599 load_norms_Pipeline_ln16_for_block_dim_out grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 load_norms_Pipeline_ln28_for_block_dim_out grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 load_norms_Pipeline_ln40_for_block_dim_out grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74 load_norms_Pipeline_ln52_for_block_dim_out grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84 compute_norm grp_compute_norm_fu_611 dataflow_in_loop_ln131_for_each_patch dataflow_in_loop_ln131_for_each_patch_U0 layernorm_accumulate layernorm_accumulate_U0 layernorm_output layernorm_output_U0 sqrt_fixed_32_10_s grp_sqrt_fixed_32_10_s_fu_456 load_linear_weights grp_load_linear_weights_fu_437 load_linear_weights_Pipeline_ln46_for_each_src_block grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98 load_linear_bias_ap_fixed_16_7_5_3_0_s grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 compute_linear grp_compute_linear_fu_486 read_in_stream_direct read_in_stream_direct_U0 read_in_stream_direct_Pipeline_ln181_for_each_i grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74 compute_linear_on_stream compute_linear_on_stream_U0 compute_linear_on_stream_Pipeline_ln290_for_each_i grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 gelu {grp_gelu_fu_1869 grp_gelu_fu_1877 grp_gelu_fu_1885 grp_gelu_fu_1893 grp_gelu_fu_1901 grp_gelu_fu_1909 grp_gelu_fu_1917 grp_gelu_fu_1925 grp_gelu_fu_1933 grp_gelu_fu_1941 grp_gelu_fu_1949 grp_gelu_fu_1957 grp_gelu_fu_1965 grp_gelu_fu_1973 grp_gelu_fu_1981 grp_gelu_fu_1989} entry_proc24 entry_proc24_U0 write_out_stream_direct write_out_stream_direct_U0 write_out_stream_direct_Pipeline_ln231_for_each_i grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85 compute_q_matmul_k grp_compute_q_matmul_k_fu_639 read_x read_x_U0 read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55 read_k_v read_k_v_U0 compute_q_matmul_k_5 compute_q_matmul_k_5_U0 finalize_attn finalize_attn_U0 exp_32_10_s {grp_exp_32_10_s_fu_320 grp_exp_32_10_s_fu_337 grp_exp_32_10_s_fu_354 grp_exp_32_10_s_fu_385 grp_exp_32_10_s_fu_402 grp_exp_32_10_s_fu_419 grp_exp_32_10_s_fu_436 grp_exp_32_10_s_fu_453 grp_exp_32_10_s_fu_470 grp_exp_32_10_s_fu_487 grp_exp_32_10_s_fu_504 grp_exp_32_10_s_fu_521 grp_exp_32_10_s_fu_538 grp_exp_32_10_s_fu_555 grp_exp_32_10_s_fu_572} recip_fixed_32_10_s {grp_recip_fixed_32_10_s_fu_371 grp_recip_fixed_32_10_s_fu_376 grp_recip_fixed_32_10_s_fu_381} entry_proc entry_proc_U0 write_attn write_attn_U0 write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46 write_attn_softmax_info write_attn_softmax_info_U0 write_attn_softmax_info_Pipeline_ln277_for_each_q_patch grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66 compute_attn_matmul_v grp_compute_attn_matmul_v_fu_669 read_k_v_6 read_k_v_6_U0 read_attn read_attn_U0 read_attn_softmax_info read_attn_softmax_info_U0 read_attn_softmax_info_Pipeline_ln388_for_each_q_patch grp_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_fu_55 prepare_attn prepare_attn_U0 compute_attn_matmul_v_7 compute_attn_matmul_v_7_U0 entry_proc25 entry_proc25_U0 write_attn_matmul_v write_attn_matmul_v_U0 write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66 compute_add grp_compute_add_fu_695 load_linear_bias_ap_fixed_16_5_5_3_0_s grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86} INST2MODULE {ViT_act ViT_act grp_load_one_time_weights_fu_564 load_one_time_weights grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88 load_one_time_weights_Pipeline_ln13_for_block_dim_out grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l grp_compute_patch_embed_fu_582 compute_patch_embed grp_dataflow_parent_loop_proc_fu_91 dataflow_parent_loop_proc dataflow_in_loop_ln171_for_block_y_U0 dataflow_in_loop_ln171_for_block_y patch_embed_accumulate_16u_128u_8u_U0 patch_embed_accumulate_16u_128u_8u_s patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0 patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 patch_embed_accumulate_read_16u_128u_8u_U0 patch_embed_accumulate_read_16u_128u_8u_s patch_embed_accumulate_compute_16u_128u_8u_U0 patch_embed_accumulate_compute_16u_128u_8u_s patch_embed_output_U0 patch_embed_output grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111 compute_patch_embed_Pipeline_ln184_for_block_dim grp_load_norms_fu_599 load_norms grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 load_norms_Pipeline_ln16_for_block_dim_out grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 load_norms_Pipeline_ln28_for_block_dim_out grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74 load_norms_Pipeline_ln40_for_block_dim_out grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84 load_norms_Pipeline_ln52_for_block_dim_out grp_compute_norm_fu_611 compute_norm dataflow_in_loop_ln131_for_each_patch_U0 dataflow_in_loop_ln131_for_each_patch layernorm_accumulate_U0 layernorm_accumulate layernorm_output_U0 layernorm_output grp_sqrt_fixed_32_10_s_fu_456 sqrt_fixed_32_10_s grp_load_linear_weights_fu_437 load_linear_weights grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98 load_linear_weights_Pipeline_ln46_for_each_src_block grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 load_linear_bias_ap_fixed_16_7_5_3_0_s grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block grp_compute_linear_fu_486 compute_linear read_in_stream_direct_U0 read_in_stream_direct grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74 read_in_stream_direct_Pipeline_ln181_for_each_i compute_linear_on_stream_U0 compute_linear_on_stream grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 compute_linear_on_stream_Pipeline_ln290_for_each_i grp_gelu_fu_1869 gelu grp_gelu_fu_1877 gelu grp_gelu_fu_1885 gelu grp_gelu_fu_1893 gelu grp_gelu_fu_1901 gelu grp_gelu_fu_1909 gelu grp_gelu_fu_1917 gelu grp_gelu_fu_1925 gelu grp_gelu_fu_1933 gelu grp_gelu_fu_1941 gelu grp_gelu_fu_1949 gelu grp_gelu_fu_1957 gelu grp_gelu_fu_1965 gelu grp_gelu_fu_1973 gelu grp_gelu_fu_1981 gelu grp_gelu_fu_1989 gelu entry_proc24_U0 entry_proc24 write_out_stream_direct_U0 write_out_stream_direct grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85 write_out_stream_direct_Pipeline_ln231_for_each_i grp_compute_q_matmul_k_fu_639 compute_q_matmul_k read_x_U0 read_x grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55 read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim read_k_v_U0 read_k_v compute_q_matmul_k_5_U0 compute_q_matmul_k_5 finalize_attn_U0 finalize_attn grp_exp_32_10_s_fu_320 exp_32_10_s grp_exp_32_10_s_fu_337 exp_32_10_s grp_exp_32_10_s_fu_354 exp_32_10_s grp_recip_fixed_32_10_s_fu_371 recip_fixed_32_10_s grp_recip_fixed_32_10_s_fu_376 recip_fixed_32_10_s grp_recip_fixed_32_10_s_fu_381 recip_fixed_32_10_s entry_proc_U0 entry_proc write_attn_U0 write_attn grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46 write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 write_attn_softmax_info_U0 write_attn_softmax_info grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66 write_attn_softmax_info_Pipeline_ln277_for_each_q_patch grp_compute_attn_matmul_v_fu_669 compute_attn_matmul_v read_k_v_6_U0 read_k_v_6 read_attn_U0 read_attn read_attn_softmax_info_U0 read_attn_softmax_info grp_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_fu_55 read_attn_softmax_info_Pipeline_ln388_for_each_q_patch prepare_attn_U0 prepare_attn compute_attn_matmul_v_7_U0 compute_attn_matmul_v_7 grp_exp_32_10_s_fu_385 exp_32_10_s grp_exp_32_10_s_fu_402 exp_32_10_s grp_exp_32_10_s_fu_419 exp_32_10_s grp_exp_32_10_s_fu_436 exp_32_10_s grp_exp_32_10_s_fu_453 exp_32_10_s grp_exp_32_10_s_fu_470 exp_32_10_s grp_exp_32_10_s_fu_487 exp_32_10_s grp_exp_32_10_s_fu_504 exp_32_10_s grp_exp_32_10_s_fu_521 exp_32_10_s grp_exp_32_10_s_fu_538 exp_32_10_s grp_exp_32_10_s_fu_555 exp_32_10_s grp_exp_32_10_s_fu_572 exp_32_10_s entry_proc25_U0 entry_proc25 write_attn_matmul_v_U0 write_attn_matmul_v grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66 write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim grp_compute_add_fu_695 compute_add grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 load_linear_bias_ap_fixed_16_5_5_3_0_s grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86 load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block} INSTDATA {ViT_act {DEPTH 1 CHILDREN {grp_load_one_time_weights_fu_564 grp_compute_patch_embed_fu_582 grp_load_norms_fu_599 grp_compute_norm_fu_611 grp_load_linear_weights_fu_437 grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 grp_compute_linear_fu_486 grp_compute_q_matmul_k_fu_639 grp_compute_attn_matmul_v_fu_669 grp_compute_add_fu_695 grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706}} grp_load_one_time_weights_fu_564 {DEPTH 2 CHILDREN {grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88 grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99}} grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88 {DEPTH 3 CHILDREN {}} grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 {DEPTH 3 CHILDREN {}} grp_compute_patch_embed_fu_582 {DEPTH 2 CHILDREN {grp_dataflow_parent_loop_proc_fu_91 grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111}} grp_dataflow_parent_loop_proc_fu_91 {DEPTH 3 CHILDREN dataflow_in_loop_ln171_for_block_y_U0} dataflow_in_loop_ln171_for_block_y_U0 {DEPTH 4 CHILDREN {patch_embed_accumulate_16u_128u_8u_U0 patch_embed_output_U0}} patch_embed_accumulate_16u_128u_8u_U0 {DEPTH 5 CHILDREN {patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0 patch_embed_accumulate_read_16u_128u_8u_U0 patch_embed_accumulate_compute_16u_128u_8u_U0}} patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0 {DEPTH 6 CHILDREN {}} patch_embed_accumulate_read_16u_128u_8u_U0 {DEPTH 6 CHILDREN {}} patch_embed_accumulate_compute_16u_128u_8u_U0 {DEPTH 6 CHILDREN {}} patch_embed_output_U0 {DEPTH 5 CHILDREN grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100} grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100 {DEPTH 6 CHILDREN {}} grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111 {DEPTH 3 CHILDREN {}} grp_load_norms_fu_599 {DEPTH 2 CHILDREN {grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74 grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84}} grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 {DEPTH 3 CHILDREN {}} grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 {DEPTH 3 CHILDREN {}} grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74 {DEPTH 3 CHILDREN {}} grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84 {DEPTH 3 CHILDREN {}} grp_compute_norm_fu_611 {DEPTH 2 CHILDREN dataflow_in_loop_ln131_for_each_patch_U0} dataflow_in_loop_ln131_for_each_patch_U0 {DEPTH 3 CHILDREN {layernorm_accumulate_U0 layernorm_output_U0}} layernorm_accumulate_U0 {DEPTH 4 CHILDREN {}} layernorm_output_U0 {DEPTH 4 CHILDREN grp_sqrt_fixed_32_10_s_fu_456} grp_sqrt_fixed_32_10_s_fu_456 {DEPTH 5 CHILDREN {}} grp_load_linear_weights_fu_437 {DEPTH 2 CHILDREN grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98} grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98 {DEPTH 3 CHILDREN {}} grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 {DEPTH 2 CHILDREN grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68} grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 {DEPTH 3 CHILDREN {}} grp_compute_linear_fu_486 {DEPTH 2 CHILDREN {read_in_stream_direct_U0 compute_linear_on_stream_U0 entry_proc24_U0 write_out_stream_direct_U0}} read_in_stream_direct_U0 {DEPTH 3 CHILDREN grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74} grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74 {DEPTH 4 CHILDREN {}} compute_linear_on_stream_U0 {DEPTH 3 CHILDREN grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90} grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 {DEPTH 4 CHILDREN {grp_gelu_fu_1869 grp_gelu_fu_1877 grp_gelu_fu_1885 grp_gelu_fu_1893 grp_gelu_fu_1901 grp_gelu_fu_1909 grp_gelu_fu_1917 grp_gelu_fu_1925 grp_gelu_fu_1933 grp_gelu_fu_1941 grp_gelu_fu_1949 grp_gelu_fu_1957 grp_gelu_fu_1965 grp_gelu_fu_1973 grp_gelu_fu_1981 grp_gelu_fu_1989}} grp_gelu_fu_1869 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1877 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1885 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1893 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1901 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1909 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1917 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1925 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1933 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1941 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1949 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1957 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1965 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1973 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1981 {DEPTH 5 CHILDREN {}} grp_gelu_fu_1989 {DEPTH 5 CHILDREN {}} entry_proc24_U0 {DEPTH 3 CHILDREN {}} write_out_stream_direct_U0 {DEPTH 3 CHILDREN grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85} grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85 {DEPTH 4 CHILDREN {}} grp_compute_q_matmul_k_fu_639 {DEPTH 2 CHILDREN {read_x_U0 read_k_v_U0 compute_q_matmul_k_5_U0 finalize_attn_U0 entry_proc_U0 write_attn_U0 write_attn_softmax_info_U0}} read_x_U0 {DEPTH 3 CHILDREN grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55} grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55 {DEPTH 4 CHILDREN {}} read_k_v_U0 {DEPTH 3 CHILDREN {}} compute_q_matmul_k_5_U0 {DEPTH 3 CHILDREN {}} finalize_attn_U0 {DEPTH 3 CHILDREN {grp_exp_32_10_s_fu_320 grp_exp_32_10_s_fu_337 grp_exp_32_10_s_fu_354 grp_recip_fixed_32_10_s_fu_371 grp_recip_fixed_32_10_s_fu_376 grp_recip_fixed_32_10_s_fu_381}} grp_exp_32_10_s_fu_320 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_337 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_354 {DEPTH 4 CHILDREN {}} grp_recip_fixed_32_10_s_fu_371 {DEPTH 4 CHILDREN {}} grp_recip_fixed_32_10_s_fu_376 {DEPTH 4 CHILDREN {}} grp_recip_fixed_32_10_s_fu_381 {DEPTH 4 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} write_attn_U0 {DEPTH 3 CHILDREN grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46} grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46 {DEPTH 4 CHILDREN {}} write_attn_softmax_info_U0 {DEPTH 3 CHILDREN grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66} grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66 {DEPTH 4 CHILDREN {}} grp_compute_attn_matmul_v_fu_669 {DEPTH 2 CHILDREN {read_k_v_6_U0 read_attn_U0 read_attn_softmax_info_U0 prepare_attn_U0 compute_attn_matmul_v_7_U0 entry_proc25_U0 write_attn_matmul_v_U0}} read_k_v_6_U0 {DEPTH 3 CHILDREN {}} read_attn_U0 {DEPTH 3 CHILDREN {}} read_attn_softmax_info_U0 {DEPTH 3 CHILDREN grp_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_fu_55} grp_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_fu_55 {DEPTH 4 CHILDREN {}} prepare_attn_U0 {DEPTH 3 CHILDREN {}} compute_attn_matmul_v_7_U0 {DEPTH 3 CHILDREN {grp_exp_32_10_s_fu_385 grp_exp_32_10_s_fu_402 grp_exp_32_10_s_fu_419 grp_exp_32_10_s_fu_436 grp_exp_32_10_s_fu_453 grp_exp_32_10_s_fu_470 grp_exp_32_10_s_fu_487 grp_exp_32_10_s_fu_504 grp_exp_32_10_s_fu_521 grp_exp_32_10_s_fu_538 grp_exp_32_10_s_fu_555 grp_exp_32_10_s_fu_572}} grp_exp_32_10_s_fu_385 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_402 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_419 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_436 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_453 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_470 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_487 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_504 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_521 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_538 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_555 {DEPTH 4 CHILDREN {}} grp_exp_32_10_s_fu_572 {DEPTH 4 CHILDREN {}} entry_proc25_U0 {DEPTH 3 CHILDREN {}} write_attn_matmul_v_U0 {DEPTH 3 CHILDREN grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66} grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66 {DEPTH 4 CHILDREN {}} grp_compute_add_fu_695 {DEPTH 2 CHILDREN {}} grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 {DEPTH 2 CHILDREN grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86} grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_one_time_weights_Pipeline_ln13_for_block_dim_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_256_p2 SOURCE Deit_cpp/src/ViT.cpp:13 VARIABLE add_ln13_1 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_281_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_8_fu_578_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_8 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_342_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_1 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_9_fu_609_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_9 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_376_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_2 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_10_fu_640_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_10 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_410_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_3 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_11_fu_671_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_11 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_4_fu_444_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_4 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_12_fu_702_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_12 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_5_fu_478_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_5 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_13_fu_733_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_13 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_6_fu_512_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_6 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_14_fu_764_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_14 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_7_fu_546_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_7 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_15_fu_795_p2 SOURCE Deit_cpp/src/ViT.cpp:16 VARIABLE add_ln16_15 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_307_p2 SOURCE Deit_cpp/src/ViT.cpp:13 VARIABLE add_ln13 LOOP _ln13_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_676_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_691_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_1 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_761_p2 SOURCE Deit_cpp/src/ViT.cpp:31 VARIABLE add_ln31 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_847_p2 SOURCE Deit_cpp/src/ViT.cpp:33 VARIABLE add_ln33 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_931_p2 SOURCE Deit_cpp/src/ViT.cpp:33 VARIABLE empty_199 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_200_fu_969_p2 SOURCE Deit_cpp/src/ViT.cpp:33 VARIABLE empty_200 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1118_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_1143_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_1 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_1168_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_2 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_3_fu_1193_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_3 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_4_fu_1218_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_4 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_5_fu_1243_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_5 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_6_fu_1268_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_6 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_7_fu_1293_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_7 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_8_fu_1318_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_8 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_9_fu_1343_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_9 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_10_fu_1368_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_10 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_11_fu_1393_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_11 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_12_fu_1418_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_12 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_13_fu_1443_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_13 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_14_fu_1458_p2 SOURCE Deit_cpp/src/ViT.cpp:38 VARIABLE add_ln38_14 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_1028_p2 SOURCE Deit_cpp/src/ViT.cpp:35 VARIABLE add_ln35 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_1034_p2 SOURCE Deit_cpp/src/ViT.cpp:35 VARIABLE add_ln35_1 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_31_fu_1040_p2 SOURCE Deit_cpp/src/ViT.cpp:33 VARIABLE add_ln33_31 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_1054_p2 SOURCE Deit_cpp/src/ViT.cpp:31 VARIABLE add_ln31_1 LOOP _ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_one_time_weights {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_134_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_140_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_2_fu_146_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_3_fu_152_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_4_fu_158_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_5_fu_164_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_6_fu_170_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_7_fu_182_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_8_fu_188_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_9_fu_194_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_10_fu_200_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_11_fu_206_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_12_fu_212_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_13_fu_218_p2 SOURCE Deit_cpp/src/ViT.cpp:29 VARIABLE add_ln29_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} patch_embed_accumulate_read_16u_128u_8u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_644_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_650_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_656_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_3_fu_662_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_4_fu_668_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_5_fu_674_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_6_fu_680_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_7_fu_686_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_8_fu_692_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_9_fu_698_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_10_fu_704_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_11_fu_710_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_12_fu_716_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_13_fu_722_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_14_fu_728_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_15_fu_740_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_16_fu_746_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_17_fu_752_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_18_fu_758_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_19_fu_764_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_20_fu_770_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_21_fu_776_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_22_fu_782_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_23_fu_788_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_24_fu_794_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_25_fu_800_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_26_fu_806_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_27_fu_812_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_28_fu_818_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_29_fu_824_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_30_fu_1228_p2 SOURCE Deit_cpp/src/conv.cpp:33 VARIABLE add_ln33_30 LOOP _ln33_for_each_channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_1247_p2 SOURCE Deit_cpp/src/conv.cpp:36 VARIABLE add_ln36 LOOP _ln33_for_each_channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_offset_1_fu_1258_p2 SOURCE Deit_cpp/src/conv.cpp:36 VARIABLE y_offset_1 LOOP _ln36_for_offset_y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1274_p2 SOURCE Deit_cpp/src/conv.cpp:39 VARIABLE add_ln39 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1302_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1336_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_1 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_1370_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_2 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_1404_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_3 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_1438_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_4 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_1472_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_5 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_1506_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_6 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_7_fu_1540_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_7 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_8_fu_1574_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_8 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_9_fu_1616_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_9 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_10_fu_1658_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_10 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_11_fu_1700_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_11 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_12_fu_1742_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_12 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_13_fu_1784_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_13 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_14_fu_1826_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_14 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_15_fu_1868_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_15 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_16_fu_1910_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_16 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_17_fu_1952_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_17 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_18_fu_1994_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_18 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_19_fu_2036_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_19 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_20_fu_2078_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_20 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_21_fu_2120_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_21 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_22_fu_2162_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_22 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_23_fu_2204_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_23 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_24_fu_2246_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_24 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_25_fu_2288_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_25 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_26_fu_2330_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_26 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_27_fu_2372_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_27 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_28_fu_2414_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_28 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_29_fu_2456_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_29 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_30_fu_2498_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_30 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_31_fu_2522_p2 SOURCE Deit_cpp/src/conv.cpp:41 VARIABLE add_ln41_31 LOOP _ln39_for_block_patch_x BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} patch_embed_accumulate_compute_16u_128u_8u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_952_p2 SOURCE Deit_cpp/src/conv.cpp:63 VARIABLE add_ln63_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_964_p2 SOURCE Deit_cpp/src/conv.cpp:63 VARIABLE add_ln63 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_1042_p2 SOURCE Deit_cpp/src/conv.cpp:65 VARIABLE add_ln65 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_1326_p2 SOURCE Deit_cpp/src/conv.cpp:67 VARIABLE add_ln67 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_1_fu_1213_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE add_ln1273_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U36 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U52 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_256 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U52 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U68 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_257 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U68 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U84 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_258 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U84 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_2 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U100 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_259 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U100 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_3 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U116 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_260 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U116 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_4 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U132 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_261 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U132 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_5 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U148 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_262 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U148 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_6 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U164 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_263 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U164 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_7 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U180 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_264 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U180 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_8 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U196 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_265 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U196 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_9 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U212 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_266 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U212 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_10 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U228 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_267 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U228 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_11 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U244 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_268 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U244 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_12 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U250 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_269 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U250 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_13 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U266 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_270 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U266 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_14 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U37 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_16 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U53 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_271 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U53 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_15 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U69 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_272 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U69 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_16 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U85 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_273 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U85 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_17 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U101 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_274 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U101 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_18 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U117 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_275 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U117 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_19 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U133 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_276 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U133 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_20 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U149 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_277 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U149 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_21 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U165 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_278 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U165 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_22 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U181 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_279 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U181 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_23 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U197 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_280 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U197 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_24 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U213 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_281 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U213 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_25 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U229 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_282 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U229 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_26 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U245 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_283 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U245 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_27 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U251 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_284 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U251 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_28 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U267 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_285 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U267 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_29 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U38 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_32 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U54 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_286 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U54 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_30 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U70 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_287 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U70 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_31 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U86 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_288 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U86 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_32 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U102 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_289 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U102 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_33 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U118 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_290 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U118 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_34 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U134 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_291 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U134 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_35 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U150 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_292 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U150 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_36 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U166 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_293 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U166 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_37 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U182 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_294 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U182 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_38 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U198 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_295 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U198 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_39 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U214 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_296 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U214 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_40 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U230 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_297 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U230 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_41 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U246 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_298 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U246 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_42 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U252 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_299 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U252 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_43 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U268 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_300 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U268 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_44 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U39 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_48 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U55 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_301 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U55 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_45 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U71 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_302 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U71 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_46 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U87 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_303 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U87 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_47 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U103 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_304 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U103 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_48 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U119 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_305 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U119 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_49 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U135 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_306 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U135 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_50 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U151 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_307 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U151 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_51 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U167 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_308 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U167 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_52 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U183 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_309 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U183 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_53 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U199 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_310 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U199 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_54 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U215 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_311 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U215 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_55 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U231 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_312 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U231 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_56 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U247 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_313 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U247 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_57 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U253 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_314 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U253 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_58 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U269 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_315 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U269 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_59 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U40 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_64 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U56 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_316 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U56 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_60 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U72 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_317 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U72 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_61 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U88 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_318 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U88 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_62 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U104 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_319 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U104 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_63 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U120 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_320 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U120 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_64 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U136 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_321 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U136 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_65 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U152 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_322 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U152 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_66 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U168 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_323 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U168 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_67 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U184 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_324 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U184 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_68 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U200 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_325 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U200 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_69 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U216 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_326 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U216 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_70 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U232 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_327 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U232 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_71 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U248 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_328 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U248 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_72 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U254 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_329 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U254 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_73 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U270 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_330 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U270 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_74 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U41 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_80 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U57 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_331 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U57 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_75 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U73 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_332 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U73 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_76 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U89 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_333 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U89 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_77 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U105 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_334 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U105 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_78 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U121 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_335 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U121 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_79 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U137 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_336 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U137 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_80 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U153 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_337 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U153 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_81 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U169 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_338 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U169 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_82 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U185 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_339 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U185 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_83 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U201 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_340 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U201 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_84 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U217 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_341 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U217 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_85 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U233 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_342 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U233 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_86 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U249 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_343 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U249 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_87 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U255 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_344 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U255 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_88 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U271 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_345 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U271 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_89 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U42 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_96 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U58 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_346 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U58 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_90 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U74 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_347 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U74 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_91 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U90 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_348 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U90 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_92 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U106 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_349 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U106 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_93 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U122 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_350 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U122 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_94 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U138 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_351 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U138 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_95 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U154 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_352 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U154 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_96 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U170 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_353 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U170 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_97 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U186 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_354 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U186 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_98 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U202 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_355 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U202 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_99 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U218 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_356 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U218 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_100 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U234 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_357 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U234 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_101 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U256 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_358 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U256 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_102 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U272 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_359 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U272 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_103 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U282 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_360 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U282 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_104 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U43 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_112 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U59 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_361 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24s_25_4_1_U59 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_105 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U75 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_362 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U75 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_106 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U91 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_363 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U91 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_107 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U107 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_364 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U107 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_108 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U123 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_365 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U123 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_109 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U139 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_366 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U139 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_110 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U155 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_367 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U155 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_111 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U171 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_368 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U171 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_112 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U187 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_369 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U187 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_113 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U203 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_370 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U203 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_114 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U219 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_371 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U219 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_115 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U235 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_372 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U235 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_116 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U257 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_373 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U257 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_117 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U273 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_374 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U273 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_118 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U283 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_375 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U283 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_119 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_fu_7841_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_7882_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_1_fu_8053_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_15_fu_8102_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_15 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_2_fu_8138_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_2 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_16_fu_8190_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_16 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_3_fu_8226_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_3 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_17_fu_8278_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_17 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_4_fu_8314_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_4 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_18_fu_8366_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_18 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_5_fu_8538_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_5 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_19_fu_8567_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_19 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_6_fu_8601_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_6 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_20_fu_8632_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_20 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_21_fu_8651_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_21 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U44 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_128 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U60 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_376 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U60 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_120 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U76 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_377 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U76 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_121 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U92 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_378 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U92 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_122 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U108 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_379 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U108 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_123 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U124 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_380 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U124 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_124 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U140 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_381 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U140 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_125 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U156 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_382 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U156 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_126 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U172 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_383 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U172 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_127 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U188 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_384 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U188 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_128 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U204 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_385 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U204 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_129 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U220 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_386 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U220 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_130 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U236 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_387 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U236 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_131 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U258 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_388 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U258 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_132 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U274 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_389 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U274 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_133 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U284 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_390 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U284 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_134 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U45 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_144 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U61 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_391 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U61 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_135 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U77 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_392 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U77 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_136 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U93 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_393 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U93 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_137 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U109 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_394 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U109 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_138 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U125 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_395 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U125 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_139 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U141 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_396 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U141 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_140 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U157 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_397 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U157 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_141 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U173 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_398 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U173 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_142 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U189 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_399 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U189 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_143 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U205 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_400 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U205 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_144 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U221 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_401 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U221 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_145 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U237 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_402 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U237 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_146 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U259 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_403 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U259 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_147 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U275 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_404 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U275 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_148 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U285 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_405 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U285 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_149 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U46 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_160 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U62 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_406 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U62 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_150 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U78 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_407 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U78 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_151 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U94 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_408 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U94 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_152 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U110 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_409 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U110 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_153 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U126 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_410 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U126 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_154 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U142 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_411 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U142 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_155 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U158 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_412 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U158 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_156 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U174 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_413 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U174 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_157 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U190 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_414 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U190 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_158 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U206 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_415 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U206 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_159 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U222 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_416 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U222 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_160 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U238 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_417 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U238 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_161 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U260 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_418 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U260 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_162 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U276 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_419 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U276 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_163 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U286 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_420 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U286 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_164 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U47 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_176 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U63 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_421 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U63 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_165 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U79 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_422 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U79 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_166 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U95 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_423 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U95 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_167 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U111 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_424 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U111 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_168 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U127 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_425 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U127 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_169 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U143 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_426 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U143 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_170 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U159 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_427 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U159 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_171 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U175 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_428 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U175 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_172 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U191 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_429 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U191 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_173 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U207 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_430 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U207 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_174 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U223 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_431 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U223 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_175 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U239 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_432 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U239 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_176 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U261 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_433 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U261 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_177 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U277 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_434 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U277 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_178 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U287 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_435 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U287 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_179 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U48 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_192 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U64 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_436 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U64 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_180 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U80 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_437 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U80 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_181 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U96 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_438 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U96 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_182 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U112 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_439 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U112 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_183 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U128 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_440 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U128 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_184 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U144 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_441 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U144 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_185 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U160 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_442 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U160 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_186 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U176 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_443 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U176 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_187 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U192 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_444 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U192 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_188 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U208 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_445 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U208 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_189 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U224 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_446 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U224 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_190 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U240 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_447 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U240 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_191 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U262 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_448 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U262 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_192 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U278 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_449 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U278 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_193 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U288 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_450 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U288 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_194 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U49 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_208 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U65 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_451 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U65 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_195 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U81 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_452 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U81 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_196 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U97 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_453 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U97 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_197 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U113 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_454 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U113 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_198 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U129 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_455 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U129 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_199 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U145 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_456 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U145 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_200 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U161 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_457 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U161 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_201 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U177 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_458 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U177 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_202 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U193 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_459 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U193 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_203 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U209 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_460 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U209 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_204 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U225 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_461 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U225 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_205 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U241 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_462 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U241 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_206 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U263 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_463 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U263 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_207 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U279 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_464 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U279 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_208 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U289 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_465 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U289 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_209 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U50 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_224 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U66 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_466 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U66 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_210 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U82 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_467 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U82 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_211 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U98 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_468 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U98 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_212 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U114 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_469 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U114 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_213 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U130 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_470 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U130 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_214 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U146 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_471 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U146 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_215 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U162 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_472 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U162 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_216 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U178 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_473 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U178 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_217 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U194 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_474 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U194 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_218 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U210 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_475 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U210 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_219 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U226 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_476 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U226 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_220 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U242 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_477 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U242 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_221 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U264 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_478 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U264 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_222 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U280 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_479 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U280 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_223 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U290 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_480 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U290 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_224 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_8ns_16s_24_4_1_U51 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_240 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U67 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_481 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_24s_25_4_1_U67 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_225 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U83 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_482 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_25s_26_4_1_U83 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_226 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U99 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_483 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_26s_34_4_1_U99 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_227 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U115 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_484 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U115 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_228 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U131 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_485 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U131 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_229 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U147 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_486 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U147 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_230 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U163 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_487 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U163 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_231 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U179 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_488 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U179 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_232 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U195 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_489 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U195 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_233 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U211 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_490 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U211 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_234 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U227 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_491 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U227 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_235 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U243 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_492 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U243 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_236 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U265 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_493 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U265 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_237 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U281 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_494 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_34s_34_4_1_U281 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_238 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U291 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_495 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_34s_34_4_1_U291 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_239 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_7_fu_8497_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_7 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_22_fu_8519_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_22 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_8_fu_8761_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_8 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_23_fu_8810_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_23 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_9_fu_8846_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_9 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_24_fu_8898_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_24 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_10_fu_8934_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_10 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_25_fu_8986_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_25 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_11_fu_9022_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_11 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_26_fu_9074_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_26 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_12_fu_9136_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_12 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_27_fu_9165_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_27 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_13_fu_9199_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_13 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_28_fu_9230_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_28 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_9249_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_29 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_1224_p2 SOURCE Deit_cpp/src/conv.cpp:69 VARIABLE add_ln69 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_1230_p2 SOURCE Deit_cpp/src/conv.cpp:69 VARIABLE add_ln69_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_1236_p2 SOURCE Deit_cpp/src/conv.cpp:67 VARIABLE add_ln67_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_1250_p2 SOURCE Deit_cpp/src/conv.cpp:65 VARIABLE add_ln65_1 LOOP _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 256 BRAM 0 URAM 0}} patch_embed_accumulate_16u_128u_8u_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME image_stream_i_U SOURCE {} VARIABLE image_stream_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_U SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 256 BRAM 0 URAM 0}} patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME patch_fu_280_p2 SOURCE Deit_cpp/src/conv.cpp:147 VARIABLE patch LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_fu_310_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE sub_ln813 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_322_p2 SOURCE Deit_cpp/src/conv.cpp:147 VARIABLE add_ln147 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_331_p2 SOURCE Deit_cpp/src/conv.cpp:147 VARIABLE add_ln147_1 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME patch_mid1_i_fu_359_p2 SOURCE Deit_cpp/src/conv.cpp:147 VARIABLE patch_mid1_i LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_46_fu_455_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE sub_ln813_46 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_496_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_27_fu_506_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_27 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_28_fu_664_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_28 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_679_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_29 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_30_fu_694_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_30 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_31_fu_709_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_31 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_32_fu_724_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_32 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_33_fu_739_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_33 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_34_fu_754_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_34 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_35_fu_769_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_35 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_633_p2 SOURCE Deit_cpp/src/conv.cpp:149 VARIABLE add_ln149 LOOP _ln147_for_each_patch_x__ln149_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} patch_embed_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln147_fu_155_p2 SOURCE Deit_cpp/src/conv.cpp:147 VARIABLE sub_ln147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_165_p2 SOURCE Deit_cpp/src/conv.cpp:147 VARIABLE add_ln147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_ln171_for_block_y {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME patches31_U SOURCE {} VARIABLE patches31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 256 BRAM 58 URAM 0}} compute_patch_embed_Pipeline_ln184_for_block_dim {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_101_p2 SOURCE Deit_cpp/src/conv.cpp:184 VARIABLE add_ln184 LOOP _ln184_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_norms_Pipeline_ln16_for_block_dim_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_8_fu_256_p2 SOURCE Deit_cpp/src/layernorm.cpp:16 VARIABLE add_ln16_8 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_281_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_8_fu_578_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_8 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_1_fu_342_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_1 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_9_fu_609_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_9 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_2_fu_376_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_2 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_10_fu_640_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_10 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_3_fu_410_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_3 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_11_fu_671_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_11 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_4_fu_444_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_4 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_12_fu_702_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_12 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_5_fu_478_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_5 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_13_fu_733_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_13 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_6_fu_512_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_6 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_14_fu_764_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_14 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_7_fu_546_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_7 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_15_fu_795_p2 SOURCE Deit_cpp/src/layernorm.cpp:19 VARIABLE add_ln19_15 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_307_p2 SOURCE Deit_cpp/src/layernorm.cpp:16 VARIABLE add_ln16 LOOP _ln16_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_norms_Pipeline_ln28_for_block_dim_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_256_p2 SOURCE Deit_cpp/src/layernorm.cpp:28 VARIABLE add_ln28_1 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_281_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_8_fu_578_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_8 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_342_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_1 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_9_fu_609_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_9 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_376_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_2 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_10_fu_640_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_10 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_410_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_3 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_11_fu_671_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_11 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_4_fu_444_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_4 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_12_fu_702_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_12 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_478_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_5 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_13_fu_733_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_13 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_512_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_6 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_14_fu_764_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_14 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_546_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_7 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_15_fu_795_p2 SOURCE Deit_cpp/src/layernorm.cpp:31 VARIABLE add_ln31_15 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_307_p2 SOURCE Deit_cpp/src/layernorm.cpp:28 VARIABLE add_ln28 LOOP _ln28_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_norms_Pipeline_ln40_for_block_dim_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_256_p2 SOURCE Deit_cpp/src/layernorm.cpp:40 VARIABLE add_ln40_1 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_281_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_8_fu_578_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_8 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_342_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_1 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_9_fu_609_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_9 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_2_fu_376_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_2 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_10_fu_640_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_10 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_3_fu_410_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_3 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_11_fu_671_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_11 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_4_fu_444_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_4 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_12_fu_702_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_12 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_5_fu_478_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_5 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_13_fu_733_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_13 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_6_fu_512_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_6 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_14_fu_764_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_14 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_7_fu_546_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_7 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_15_fu_795_p2 SOURCE Deit_cpp/src/layernorm.cpp:43 VARIABLE add_ln43_15 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_307_p2 SOURCE Deit_cpp/src/layernorm.cpp:40 VARIABLE add_ln40 LOOP _ln40_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_norms_Pipeline_ln52_for_block_dim_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_256_p2 SOURCE Deit_cpp/src/layernorm.cpp:52 VARIABLE add_ln52_1 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_281_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_8_fu_578_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_8 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_342_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_1 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_9_fu_609_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_9 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_376_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_2 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_10_fu_640_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_10 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_3_fu_410_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_3 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_11_fu_671_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_11 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_4_fu_444_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_4 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_12_fu_702_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_12 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_478_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_5 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_13_fu_733_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_13 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_6_fu_512_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_6 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_14_fu_764_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_14 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_7_fu_546_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_7 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_15_fu_795_p2 SOURCE Deit_cpp/src/layernorm.cpp:55 VARIABLE add_ln55_15 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_307_p2 SOURCE Deit_cpp/src/layernorm.cpp:52 VARIABLE add_ln52 LOOP _ln52_for_block_dim_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_norms {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_104_p2 SOURCE Deit_cpp/src/layernorm.cpp:11 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_202_fu_110_p2 SOURCE Deit_cpp/src/layernorm.cpp:11 VARIABLE empty_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layernorm_accumulate {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_fu_369_p2 SOURCE Deit_cpp/src/layernorm.cpp:138 VARIABLE sub_ln138 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_379_p2 SOURCE Deit_cpp/src/layernorm.cpp:138 VARIABLE add_ln138 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U378 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_520 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U379 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_521 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U380 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_523 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U381 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_524 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_710_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U382 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_526 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U383 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_527 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_240_fu_733_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_240 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U384 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_529 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U387 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_530 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_241_fu_768_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_241 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U385 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_532 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U388 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_533 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_242_fu_807_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_242 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U386 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_535 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U389 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_536 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_243_fu_846_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_243 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U390 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_538 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U392 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_539 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_244_fu_978_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_244 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U391 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_541 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_26s_54_1_1_U393 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_542 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_245_fu_1014_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_245 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_677_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_38_fu_687_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_38 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_39_fu_697_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_39 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_40_fu_911_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_40 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_41_fu_921_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_41 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_42_fu_931_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_42 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_43_fu_941_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_43 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_44_fu_1033_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_44 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_45_fu_1039_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_45 LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dim_block_fu_395_p2 SOURCE Deit_cpp/src/layernorm.cpp:70 VARIABLE dim_block LOOP _ln70_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 32 BRAM 0 URAM 0}} sqrt_fixed_32_10_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_340_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277} VARIABLE add_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln277_fu_412_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277} VARIABLE sub_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln277_1_fu_494_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277} VARIABLE sub_ln277_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln277_2_fu_576_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277} VARIABLE sub_ln277_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln277_3_fu_642_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:277} VARIABLE sub_ln277_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_fu_748_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_FH_V_44_fu_762_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_I_V_85_fu_768_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_14_fu_918_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_fu_932_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_I_V_87_fu_937_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_18_fu_1046_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_46_fu_1060_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_I_V_89_fu_1066_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_22_fu_1178_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_48_fu_1192_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_I_V_91_fu_1198_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_26_fu_1298_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_50_fu_1304_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_I_V_93_fu_1325_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_30_fu_1401_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_52_fu_1415_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_33_fu_1494_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_54_fu_1508_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_36_fu_1591_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_56_fu_1605_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_39_fu_1692_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_58_fu_1682_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_42_fu_1776_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_60_fu_1790_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_45_fu_1873_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FH_V_62_fu_1887_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FH_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_48_fu_1974_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_51_fu_2139_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_fu_2156_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_54_fu_2319_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_3_fu_2339_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_57_fu_2510_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_5_fu_2530_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_60_fu_2701_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_7_fu_2721_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_63_fu_2883_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_9_fu_2901_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_66_fu_3067_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_11_fu_3087_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_69_fu_3258_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_13_fu_3278_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_72_fu_3437_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_15_fu_3449_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_75_fu_3632_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_17_fu_3652_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_l_I_V_78_fu_3823_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_I_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_l_FL_V_19_fu_3843_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_l_FL_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_FH_l_V_fu_4004_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE res_FH_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_FH_V_66_fu_4010_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE res_FH_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_I_V_8_fu_4024_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE res_I_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layernorm_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_fu_726_p2 SOURCE Deit_cpp/src/layernorm.cpp:138 VARIABLE sub_ln138 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_735_p2 SOURCE Deit_cpp/src/layernorm.cpp:139 VARIABLE add_ln139 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U408 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_40_fu_764_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_40 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U410 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_497 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U418 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_4_fu_1003_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_4 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_42_fu_789_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_42 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U411 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_500 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U419 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_1 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_9_fu_1042_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_9 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_44_fu_814_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_44 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U412 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_503 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U420 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_2 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_14_fu_1081_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_14 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_46_fu_839_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_46 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U413 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_506 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U421 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_3 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_19_fu_1120_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_19 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_48_fu_864_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_48 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U414 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_509 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U422 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_4 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_24_fu_1159_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_24 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_50_fu_889_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_50 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U415 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_512 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U423 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_5 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_29_fu_1198_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_29 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_52_fu_914_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_52 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U416 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_515 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U424 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_6 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_34_fu_1237_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_34 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_dim_V_54_fu_939_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_54 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_54s_54_1_1_U417 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_518 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_43_1_1_U425 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270} VARIABLE mul_ln1270_7 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_dim_V_39_fu_1276_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_dim_V_39 LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dim_base_fu_529_p2 SOURCE Deit_cpp/src/layernorm.cpp:106 VARIABLE dim_base LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dim_block_fu_535_p2 SOURCE Deit_cpp/src/layernorm.cpp:106 VARIABLE dim_block LOOP _ln106_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 59 BRAM 0 URAM 0}} dataflow_in_loop_ln131_for_each_patch {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_1_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_2_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_3_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_4_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_5_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_6_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_patch_data_M_elems_V_7_U SOURCE Deit_cpp/src/layernorm.cpp:134 VARIABLE x_patch_data_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mean_V_U SOURCE Deit_cpp/src/layernorm.cpp:138 VARIABLE mean_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mean_sq_V_U SOURCE Deit_cpp/src/layernorm.cpp:138 VARIABLE mean_sq_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 91 BRAM 8 URAM 0}} load_linear_weights_Pipeline_ln46_for_each_src_block {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_1_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_2_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_3_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_4_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_5_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_6_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_7_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_8_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_9_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_10_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_11_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_12_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_13_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_14_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_0_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_1_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_2_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_3_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_4_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_4_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_5_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_5_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_6_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_6_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_7_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_7_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_8_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_8_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_9_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_9_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_10_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_11_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_11_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_12_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_12_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_13_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_13_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_14_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_14_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_cache_data_M_elems_V_15_15_U SOURCE Deit_cpp/src/linear.cpp:35 VARIABLE weights_cache_data_M_elems_V_15_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_4723_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_4747_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE empty LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_4757_p2 SOURCE Deit_cpp/src/linear.cpp:51 VARIABLE add_ln51 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_4831_p2 SOURCE Deit_cpp/src/linear.cpp:53 VARIABLE add_ln53 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_5070_p2 SOURCE Deit_cpp/src/linear.cpp:58 VARIABLE add_ln58 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_4777_p2 SOURCE Deit_cpp/src/linear.cpp:62 VARIABLE add_ln62 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_4854_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_4897_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_1 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_4922_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_2 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_4947_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_3 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_4972_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_4 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_4997_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_5 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_5022_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_6 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_5047_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_7 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_5138_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_8 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_9_fu_5192_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_9 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_10_fu_5241_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_10 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_11_fu_5290_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_11 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_12_fu_5339_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_12 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_13_fu_5388_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_13 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_14_fu_5403_p2 SOURCE Deit_cpp/src/linear.cpp:65 VARIABLE add_ln65_14 LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_dst_block_fu_5681_p2 SOURCE Deit_cpp/src/linear.cpp:73 VARIABLE next_dst_block LOOP _ln46_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_linear_weights {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_139_p2 SOURCE Deit_cpp/src/../include/util.hpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME last_src_col_block_fu_159_p2 SOURCE Deit_cpp/src/linear.cpp:28 VARIABLE last_src_col_block LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_10ns_16_4_1_U487 SOURCE Deit_cpp/src/linear.cpp:29 VARIABLE num_src_blocks LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME last_src_row_fu_165_p2 SOURCE Deit_cpp/src/linear.cpp:30 VARIABLE last_src_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_175_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_181_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_187_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_3_fu_193_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_199_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_5_fu_205_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_6_fu_211_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_7_fu_223_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_8_fu_229_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_9_fu_235_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_10_fu_241_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_11_fu_247_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_12_fu_253_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_13_fu_259_p2 SOURCE Deit_cpp/src/linear.cpp:46 VARIABLE add_ln46_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_515_p2 SOURCE Deit_cpp/src/linear.cpp:142 VARIABLE add_ln142 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_533_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_573_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_1 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_607_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_2 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_641_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_3 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_4_fu_675_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_4 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_5_fu_709_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_5 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_6_fu_743_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_6 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_7_fu_777_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_7 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_8_fu_811_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_8 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_9_fu_849_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_9 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_10_fu_891_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_10 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_11_fu_933_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_11 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_12_fu_975_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_12 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_13_fu_1017_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_13 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_14_fu_1059_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_14 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_15_fu_1101_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_15 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_linear_bias_ap_fixed_16_7_5_3_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_98_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_104_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_2_fu_110_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_3_fu_116_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_4_fu_122_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_5_fu_128_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_6_fu_134_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_7_fu_146_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_8_fu_152_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_9_fu_158_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_10_fu_164_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_11_fu_170_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_12_fu_176_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_13_fu_182_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_in_stream_direct_Pipeline_ln181_for_each_i {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_207_p2 SOURCE Deit_cpp/src/linear.cpp:181 VARIABLE add_ln181 LOOP _ln181_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_233_p2 SOURCE Deit_cpp/src/linear.cpp:186 VARIABLE add_ln186 LOOP _ln181_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_in_stream_direct {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_88_p2 SOURCE Deit_cpp/src/../include/util.hpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iters_fu_120_p2 SOURCE Deit_cpp/src/linear.cpp:179 VARIABLE iters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gelu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_abs_V_fu_103_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_abs_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_165_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:455} VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_247_fu_192_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE ret_V_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_248_fu_211_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348} VARIABLE ret_V_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21s_43_1_1_U526 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_543 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_249_fu_246_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_fu_268_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE sub_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME GELU_DELTA_TABLE_V_U SOURCE Deit_cpp/src/gelu.cpp:196 VARIABLE GELU_DELTA_TABLE_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 2 BRAM 1 URAM 0}} compute_linear_on_stream_Pipeline_ln290_for_each_i {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_0_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_1_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_2_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_3_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_4_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_5_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_6_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_7_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_8_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_9_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_10_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_11_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_12_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_13_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_14_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_blocks_data_M_elems_V_15_U SOURCE Deit_cpp/src/linear.cpp:275 VARIABLE in_blocks_data_M_elems_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_2036_p2 SOURCE Deit_cpp/src/linear.cpp:290 VARIABLE i_4 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_2053_p2 SOURCE Deit_cpp/src/linear.cpp:295 VARIABLE add_ln295 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_2072_p2 SOURCE Deit_cpp/src/linear.cpp:297 VARIABLE add_ln297 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_2086_p2 SOURCE Deit_cpp/src/linear.cpp:299 VARIABLE add_ln299 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U530 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U531 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_8 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U532 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_9 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U533 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_10 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U534 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_11 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U535 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_12 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U536 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_13 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U537 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_14 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U538 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_15 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U539 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_16 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U540 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_17 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U541 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_18 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U542 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_19 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U543 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_20 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U544 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_21 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U545 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_22 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U546 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_23 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U547 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_24 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U548 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_25 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U549 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_26 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U550 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_27 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U551 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_28 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U552 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_29 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U553 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_30 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U554 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_31 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U555 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_32 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U556 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_33 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U557 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_34 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U558 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_35 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U559 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_36 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U560 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_37 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U561 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_38 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U562 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_39 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U563 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_40 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U564 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_41 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U565 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_42 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U566 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_43 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U567 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_44 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U568 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_45 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U569 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_46 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U570 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_47 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U571 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_48 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U572 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_49 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U573 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_50 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U574 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_51 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U575 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_52 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U576 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_53 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U577 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_54 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U578 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_55 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U579 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_56 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U580 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_57 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U581 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_58 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U582 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_59 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U583 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_60 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U584 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_61 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U585 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_62 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U586 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_63 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U587 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_64 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U588 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_65 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U589 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_66 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U590 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_67 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U591 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_68 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U592 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_69 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U593 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_70 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U594 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_71 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U595 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_72 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U596 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_73 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U597 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_74 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U598 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_75 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U599 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_76 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U600 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_77 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U601 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_78 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U602 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_79 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U603 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_80 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U604 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_81 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U605 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_82 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U606 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_83 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U607 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_84 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U608 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_85 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U609 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_86 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U610 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_87 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U611 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_88 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U612 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_89 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U613 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_90 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U614 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_91 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U615 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_92 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U616 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_93 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U617 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_94 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U618 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_95 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U619 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_96 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U620 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_97 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U621 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_98 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U622 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_99 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U623 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_100 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U624 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_101 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U625 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_102 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U626 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_103 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U627 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_104 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U628 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_105 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U629 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_106 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U630 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_107 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U631 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_108 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U632 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_109 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U633 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_110 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U634 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_111 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U635 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_112 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U636 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_113 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U637 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_114 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U638 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_115 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U639 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_116 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U640 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_117 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U641 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_118 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U642 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_119 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U643 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_120 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U644 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_121 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U645 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_122 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U646 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_123 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U647 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_124 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U648 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_125 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U649 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_126 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U650 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_127 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U651 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_128 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U652 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_129 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U653 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_130 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U654 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_131 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U655 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_132 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U656 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_133 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U657 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_134 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U658 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_135 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U659 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_136 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U660 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_137 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U661 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_138 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U662 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_139 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U663 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_140 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U664 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_141 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U665 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_142 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U666 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_143 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U667 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_144 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U668 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_145 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U669 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_146 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U670 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_147 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U671 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_148 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U672 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_149 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U673 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_150 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U674 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_151 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U675 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_152 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U676 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_153 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U677 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_154 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U678 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_155 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U679 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_156 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U680 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_157 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U681 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_158 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U682 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_159 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U683 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_160 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U684 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_161 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U685 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_162 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U686 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_163 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U687 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_164 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U688 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_165 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U689 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_166 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U690 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_167 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U691 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_168 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U692 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_169 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U693 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_170 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U694 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_171 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U695 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_172 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U696 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_173 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U697 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_174 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U698 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_175 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U699 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_176 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U700 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_177 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U701 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_178 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U702 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_179 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U703 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_180 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U704 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_181 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U705 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_182 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U706 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_183 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U707 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_184 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U708 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_185 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U709 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_186 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U710 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_187 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U711 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_188 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U712 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_189 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U713 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_190 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U714 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_191 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U715 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_192 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U716 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_193 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U717 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_194 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U718 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_195 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U719 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_196 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U720 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_197 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U721 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_198 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U722 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_199 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U723 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_200 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U724 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_201 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U725 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_202 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U726 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_203 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U727 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_204 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U728 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_205 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U729 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_206 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U730 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_207 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U731 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_208 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U732 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_209 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U733 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_210 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U734 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_211 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U735 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_212 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U736 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_213 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U737 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_214 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U738 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_215 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U739 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_216 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U740 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_217 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U741 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_218 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U742 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_219 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U743 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_220 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U744 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_221 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U745 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_222 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U746 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_223 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U747 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_224 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U748 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_225 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U749 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_226 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U750 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_227 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U751 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_228 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U752 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_229 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U753 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_230 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U754 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_231 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U755 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_232 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U756 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_233 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U757 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_234 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U758 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_235 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U759 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_236 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U760 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_237 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U761 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_238 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U762 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_239 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U763 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_240 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U764 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_241 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U765 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_242 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U766 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_243 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U767 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_244 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U768 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_245 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U769 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_246 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U770 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_247 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U771 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_248 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U772 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_249 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U773 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_250 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U774 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_251 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U775 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_252 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U776 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_253 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U777 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_254 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U778 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_255 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U779 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_256 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U780 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_257 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U781 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_258 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U782 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_259 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U783 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_260 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U784 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_261 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_46_1_1_U785 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE mul_ln1270_262 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_49_fu_10307_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_49 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_52_fu_10325_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_52 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_55_fu_10343_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_55 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_56_fu_10349_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_56 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_65_fu_10403_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_65 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_68_fu_10421_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_68 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_71_fu_10439_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_71 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_72_fu_10445_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_72 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_81_fu_10499_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_81 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_84_fu_10517_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_84 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_87_fu_10535_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_87 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_88_fu_10541_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_88 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_97_fu_10595_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_97 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_100_fu_10613_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_100 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_103_fu_10631_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_103 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_104_fu_10637_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_104 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_113_fu_10691_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_113 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_116_fu_10709_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_116 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_119_fu_10727_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_119 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_120_fu_10733_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_120 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_129_fu_10787_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_129 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_132_fu_10805_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_132 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_135_fu_10823_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_135 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_136_fu_10829_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_136 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_145_fu_10883_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_145 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_148_fu_10901_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_148 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_151_fu_10919_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_151 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_152_fu_10925_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_152 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_161_fu_10979_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_161 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_164_fu_10997_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_164 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_167_fu_11015_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_167 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_168_fu_11021_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_168 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_177_fu_11075_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_177 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_180_fu_11093_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_180 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_183_fu_11111_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_183 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_184_fu_11117_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_184 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_193_fu_11171_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_193 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_196_fu_11189_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_196 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_199_fu_11207_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_199 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_200_fu_11213_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_200 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_209_fu_11267_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_209 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_212_fu_11285_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_212 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_215_fu_11303_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_215 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_216_fu_11309_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_216 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_225_fu_11363_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_225 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_228_fu_11381_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_228 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_231_fu_11399_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_231 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_232_fu_11405_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_232 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_241_fu_11459_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_241 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_244_fu_11477_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_244 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_247_fu_11495_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_247 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_248_fu_11501_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_248 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_257_fu_11555_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_257 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_260_fu_11573_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_260 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_263_fu_11591_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_263 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_264_fu_11597_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_264 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_273_fu_11651_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_273 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_276_fu_11669_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_276 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_279_fu_11687_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_279 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_280_fu_11693_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_280 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_289_fu_11747_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_289 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_292_fu_11765_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_292 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_295_fu_11783_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_295 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_296_fu_11789_p2 SOURCE Deit_cpp/src/linear.cpp:354 VARIABLE add_ln813_296 LOOP _ln290_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 544 BRAM 32 URAM 0}} compute_linear_on_stream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_116_p2 SOURCE Deit_cpp/src/../include/util.hpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_132_p2 SOURCE Deit_cpp/src/../include/util.hpp:70 VARIABLE add_ln70_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME last_in_dim_iter_fu_154_p2 SOURCE Deit_cpp/src/linear.cpp:281 VARIABLE last_in_dim_iter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U796 SOURCE Deit_cpp/src/linear.cpp:282 VARIABLE total_dim_iters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME last_total_dim_iter_fu_174_p2 SOURCE Deit_cpp/src/linear.cpp:283 VARIABLE last_total_dim_iter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iters_fu_189_p2 SOURCE Deit_cpp/src/linear.cpp:284 VARIABLE iters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 544 BRAM 32 URAM 0}} write_out_stream_direct_Pipeline_ln231_for_each_i {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_245_p2 SOURCE Deit_cpp/src/linear.cpp:231 VARIABLE add_ln231 LOOP _ln231_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_257_p2 SOURCE Deit_cpp/src/linear.cpp:236 VARIABLE add_ln236 LOOP _ln231_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_out_stream_direct {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_99_p2 SOURCE Deit_cpp/src/../include/util.hpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iters_fu_131_p2 SOURCE Deit_cpp/src/linear.cpp:229 VARIABLE iters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_linear {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_dim_offset_c_U SOURCE Deit_cpp/src/linear.cpp:344 VARIABLE out_dim_offset_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dst_c_U SOURCE Deit_cpp/src/linear.cpp:344 VARIABLE dst_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_stream_U SOURCE {} VARIABLE in_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_stream_U SOURCE {} VARIABLE out_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 544 BRAM 61 URAM 0}} read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_90_p2 SOURCE Deit_cpp/src/attention.cpp:18 VARIABLE add_ln18 LOOP _ln18_for_each_patch__ln20_for_block_in_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_k_v {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_186_p2 SOURCE Deit_cpp/src/attention.cpp:37 VARIABLE add_ln37 LOOP _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_246_p2 SOURCE Deit_cpp/src/attention.cpp:41 VARIABLE add_ln41 LOOP _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_266_p2 SOURCE Deit_cpp/src/attention.cpp:39 VARIABLE add_ln39 LOOP _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_q_matmul_k_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_0_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_4_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_5_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_6_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_7_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_0_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_1_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_2_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_3_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_4_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_5_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_6_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_7_1_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_0_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_1_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_2_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_3_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_4_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_5_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_6_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_7_2_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_0_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_1_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_2_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_3_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_4_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_5_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_6_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME q_blocks_data_M_elems_V_7_3_U SOURCE Deit_cpp/src/attention.cpp:66 VARIABLE q_blocks_data_M_elems_V_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1154_p2 SOURCE Deit_cpp/src/attention.cpp:77 VARIABLE empty LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_1194_p2 SOURCE Deit_cpp/src/attention.cpp:75 VARIABLE add_ln75_1 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_1203_p2 SOURCE Deit_cpp/src/attention.cpp:75 VARIABLE add_ln75 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1279_p2 SOURCE Deit_cpp/src/attention.cpp:77 VARIABLE add_ln77 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1303_p2 SOURCE Deit_cpp/src/attention.cpp:77 VARIABLE p_mid1 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U850 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_555 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U851 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_557 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_1676_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U852 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_559 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_255_fu_1993_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_255 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U853 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_561 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_256_fu_2016_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_256 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U854 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_563 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_257_fu_2039_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_257 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U870 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_565 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_258_fu_2074_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_258 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U871 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_567 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_259_fu_2111_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_259 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U872 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_569 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_260_fu_2148_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_260 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_20ns_52_1_1_U882 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_571 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_fu_2868_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME attn_blocks_V_25_fu_2912_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE attn_blocks_V_25 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U855 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_573 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U856 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_575 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_261_fu_1772_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_261 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U857 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_577 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_262_fu_2171_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_262 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U858 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_579 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_263_fu_2194_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_263 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U859 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_581 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_264_fu_2217_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_264 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U873 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_583 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_265_fu_2249_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_265 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U874 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_585 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_266_fu_2283_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_266 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U875 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_587 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_267_fu_2317_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_267 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_20ns_52_1_1_U884 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_589 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_14_fu_2991_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_14 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME attn_blocks_V_30_fu_3023_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE attn_blocks_V_30 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U860 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_591 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U861 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_593 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_268_fu_1856_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_268 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U862 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_595 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_269_fu_2340_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_269 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U863 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_597 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_270_fu_2363_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_270 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U864 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_599 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_271_fu_2386_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_271 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U876 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_601 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_272_fu_2418_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_272 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U877 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_603 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_273_fu_2452_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_273 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U878 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_605 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_274_fu_2486_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_274 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_20ns_52_1_1_U886 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_607 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_15_fu_3096_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_15 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME attn_blocks_V_35_fu_3128_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE attn_blocks_V_35 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U865 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_609 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U866 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_611 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_275_fu_1940_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_275 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U867 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_613 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_276_fu_2509_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_276 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U868 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_615 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_277_fu_2532_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_277 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U869 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_617 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_278_fu_2555_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_278 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U879 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_619 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_279_fu_2587_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_279 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U880 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_621 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_280_fu_2621_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_280 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U881 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_623 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_281_fu_2655_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_281 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_20ns_52_1_1_U888 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_625 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_16_fu_3201_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420} VARIABLE sub_ln1420_16 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME attn_blocks_V_40_fu_3233_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE attn_blocks_V_40 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_1365_p2 SOURCE Deit_cpp/src/attention.cpp:79 VARIABLE add_ln79 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_1371_p2 SOURCE Deit_cpp/src/attention.cpp:77 VARIABLE add_ln77_1 LOOP _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 104 BRAM 0 URAM 0}} exp_32_10_s {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_4ns_9ns_10_4_1_U900 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_552 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_4ns_9ns_10_4_1_U900 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE exp_x_msb_4_lsb_m_1_m_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_44ns_42ns_86_1_1_U897 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_553 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_583_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE exp_x_msb_3_4_lsb_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_254_fu_616_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_48ns_98_1_1_U898 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_554 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_672_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE add_ln1347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_681_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347} VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_1_1_U899 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_l_V_fu_736_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE y_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_msb_4_h_table_V_U SOURCE {} VARIABLE f_x_msb_4_h_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_msb_4_l_table_V_U SOURCE {} VARIABLE f_x_msb_4_l_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_lsb_table_V_U SOURCE {} VARIABLE f_x_lsb_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_msb_3_table_V_U SOURCE {} VARIABLE f_x_msb_3_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_msb_2_table_V_U SOURCE {} VARIABLE f_x_msb_2_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_1_table_V_U SOURCE {} VARIABLE exp_x_msb_1_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 21 BRAM 5 URAM 0}} finalize_attn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_433_p2 SOURCE Deit_cpp/src/attention.cpp:163 VARIABLE add_ln163 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME q_patch_unadjusted_base_fu_587_p2 SOURCE Deit_cpp/src/attention.cpp:163 VARIABLE q_patch_unadjusted_base LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME q_patch_unadjusted_block_2_fu_593_p2 SOURCE Deit_cpp/src/attention.cpp:163 VARIABLE q_patch_unadjusted_block_2 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_646_p2 SOURCE Deit_cpp/src/attention.cpp:165 VARIABLE add_ln165 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_766_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348} VARIABLE ret_V LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME exp_arg_V_1_fu_784_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE exp_arg_V_1 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U925 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_544 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME curr_softmax_sum_V_2_fu_1404_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE curr_softmax_sum_V_2 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME curr_softmax_sum_V_3_fu_1410_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE curr_softmax_sum_V_3 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_251_fu_903_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348} VARIABLE ret_V_251 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME exp_arg_V_4_fu_921_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE exp_arg_V_4 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U926 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_546 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME curr_softmax_sum_V_7_fu_1476_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE curr_softmax_sum_V_7 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME curr_softmax_sum_V_8_fu_1482_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE curr_softmax_sum_V_8 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_252_fu_1040_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1348} VARIABLE ret_V_252 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME exp_arg_V_7_fu_1058_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE exp_arg_V_7 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U927 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_548 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME curr_softmax_sum_V_12_fu_1548_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE curr_softmax_sum_V_12 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME curr_softmax_sum_V_13_fu_1554_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE curr_softmax_sum_V_13 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_1093_p2 SOURCE Deit_cpp/src/attention.cpp:220 VARIABLE add_ln220 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_1133_p2 SOURCE Deit_cpp/src/attention.cpp:222 VARIABLE add_ln222 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_486_p2 SOURCE Deit_cpp/src/attention.cpp:167 VARIABLE add_ln167 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME q_patch_unadjusted_2_fu_1223_p2 SOURCE Deit_cpp/src/attention.cpp:167 VARIABLE q_patch_unadjusted_2 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_492_p2 SOURCE Deit_cpp/src/attention.cpp:165 VARIABLE add_ln165_1 LOOP _ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 72 BRAM 15 URAM 0}} write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_225_p2 SOURCE Deit_cpp/src/attention.cpp:252 VARIABLE add_ln252 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_1_fu_237_p2 SOURCE Deit_cpp/src/attention.cpp:245 VARIABLE add_ln245_1 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_249_p2 SOURCE Deit_cpp/src/attention.cpp:245 VARIABLE add_ln245 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_315_p2 SOURCE Deit_cpp/src/attention.cpp:247 VARIABLE add_ln247 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_3_fu_347_p2 SOURCE Deit_cpp/src/attention.cpp:252 VARIABLE add_ln252_3 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_1_fu_429_p2 SOURCE Deit_cpp/src/attention.cpp:252 VARIABLE add_ln252_1 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_2_fu_500_p2 SOURCE Deit_cpp/src/attention.cpp:252 VARIABLE add_ln252_2 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_444_p2 SOURCE Deit_cpp/src/attention.cpp:249 VARIABLE add_ln249 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_1_fu_450_p2 SOURCE Deit_cpp/src/attention.cpp:247 VARIABLE add_ln247_1 LOOP _ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_attn_softmax_info_Pipeline_ln277_for_each_q_patch {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_90_p2 SOURCE Deit_cpp/src/attention.cpp:277 VARIABLE add_ln277 LOOP _ln277_for_each_q_patch BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_q_matmul_k {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_softmax_info_c_U SOURCE Deit_cpp/src/attention.cpp:293 VARIABLE attn_softmax_info_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_c_U SOURCE Deit_cpp/src/attention.cpp:293 VARIABLE attn_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_stream_U SOURCE {} VARIABLE q_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_stream_U SOURCE {} VARIABLE k_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qxk_stream_U SOURCE {} VARIABLE qxk_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_stream_U SOURCE {} VARIABLE attn_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_softmax_info_stream_U SOURCE {} VARIABLE attn_softmax_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 176 BRAM 15 URAM 0}} read_k_v_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_186_p2 SOURCE Deit_cpp/src/attention.cpp:37 VARIABLE add_ln37 LOOP _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_246_p2 SOURCE Deit_cpp/src/attention.cpp:41 VARIABLE add_ln41 LOOP _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_266_p2 SOURCE Deit_cpp/src/attention.cpp:39 VARIABLE add_ln39 LOOP _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_attn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_213_p2 SOURCE Deit_cpp/src/attention.cpp:329 VARIABLE add_ln329 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln322_1_fu_225_p2 SOURCE Deit_cpp/src/attention.cpp:322 VARIABLE add_ln322_1 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln322_fu_237_p2 SOURCE Deit_cpp/src/attention.cpp:322 VARIABLE add_ln322 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_303_p2 SOURCE Deit_cpp/src/attention.cpp:324 VARIABLE add_ln324 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_3_fu_335_p2 SOURCE Deit_cpp/src/attention.cpp:329 VARIABLE add_ln329_3 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_1_fu_417_p2 SOURCE Deit_cpp/src/attention.cpp:329 VARIABLE add_ln329_1 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_2_fu_495_p2 SOURCE Deit_cpp/src/attention.cpp:329 VARIABLE add_ln329_2 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln326_fu_433_p2 SOURCE Deit_cpp/src/attention.cpp:326 VARIABLE add_ln326 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_1_fu_439_p2 SOURCE Deit_cpp/src/attention.cpp:324 VARIABLE add_ln324_1 LOOP _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_attn_softmax_info_Pipeline_ln388_for_each_q_patch {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_88_p2 SOURCE Deit_cpp/src/attention.cpp:388 VARIABLE add_ln388 LOOP _ln388_for_each_q_patch BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_attn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_204_p2 SOURCE Deit_cpp/src/attention.cpp:354 VARIABLE add_ln354 LOOP _ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_fu_261_p2 SOURCE Deit_cpp/src/attention.cpp:358 VARIABLE add_ln358 LOOP _ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_267_p2 SOURCE Deit_cpp/src/attention.cpp:356 VARIABLE add_ln356 LOOP _ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_attn_matmul_v_7 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_blocks_0_U SOURCE {} VARIABLE acc_blocks_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_blocks_1_U SOURCE {} VARIABLE acc_blocks_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_blocks_2_U SOURCE {} VARIABLE acc_blocks_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_blocks_3_U SOURCE {} VARIABLE acc_blocks_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_648_p2 SOURCE Deit_cpp/src/attention.cpp:434 VARIABLE empty LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_1_fu_730_p2 SOURCE Deit_cpp/src/attention.cpp:432 VARIABLE add_ln432_1 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_739_p2 SOURCE Deit_cpp/src/attention.cpp:432 VARIABLE add_ln432 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME attn_patch_block_3_fu_745_p2 SOURCE Deit_cpp/src/attention.cpp:432 VARIABLE attn_patch_block_3 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1136_fu_863_p2 SOURCE Deit_cpp/src/attention.cpp:432 VARIABLE indvars_iv_next1136 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_887_p2 SOURCE Deit_cpp/src/attention.cpp:434 VARIABLE p_mid1 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_385_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U981 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_641 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_402_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_8 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U982 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_643 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_419_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_9 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U983 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_645 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_436_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_10 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U984 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_647 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_453_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_11 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U985 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_649 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_470_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_12 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U986 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_651 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_487_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_13 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U987 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_653 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_504_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_14 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U988 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_655 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_521_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_15 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U989 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_657 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_538_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_16 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U990 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_659 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_555_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_17 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U991 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_661 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_exp_32_10_s_fu_572_x SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE x_V_18 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_54_1_1_U992 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_663 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U994 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_665 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U995 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_666 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U996 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_667 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U997 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_668 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U998 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_669 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U999 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_670 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1000 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_671 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1001 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_672 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_2189_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_27_fu_2205_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_27 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_28_fu_2221_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_28 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_2237_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_29 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_30_fu_2253_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_30 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_31_fu_2269_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_31 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_32_fu_2285_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_32 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_33_fu_2301_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_33 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1003 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_673 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1004 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_674 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1005 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_675 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1006 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_676 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1007 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_677 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1008 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_678 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1009 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_679 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1010 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_680 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_34_fu_2577_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_34 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_35_fu_2593_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_35 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_36_fu_2609_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_36 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_37_fu_2625_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_37 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_38_fu_2641_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_38 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_39_fu_2657_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_39 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_40_fu_2673_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_40 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_41_fu_2689_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_41 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1012 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_681 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1013 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_682 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1014 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_683 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1015 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_684 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1016 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_685 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1017 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_686 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1018 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_687 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1019 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_688 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_42_fu_2965_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_42 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_43_fu_2981_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_43 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_44_fu_2997_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_44 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_45_fu_3013_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_45 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_46_fu_3029_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_46 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_47_fu_3045_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_47 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_48_fu_3061_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_48 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_49_fu_3077_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_49 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1021 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_689 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1022 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_690 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1023 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_691 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1024 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_692 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1025 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_693 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1026 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_694 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1027 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_695 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_54_1_1_U1028 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE r_V_696 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_50_fu_3353_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_50 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_51_fu_3369_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_51 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_52_fu_3385_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_52 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_53_fu_3401_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_53 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_54_fu_3417_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_54 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_55_fu_3433_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_55 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_56_fu_3449_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_56 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_57_fu_3465_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_57 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_1003_p2 SOURCE Deit_cpp/src/attention.cpp:436 VARIABLE add_ln436 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln434_fu_1009_p2 SOURCE Deit_cpp/src/attention.cpp:434 VARIABLE add_ln434 LOOP _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 384 BRAM 92 URAM 0}} write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln403_fu_92_p2 SOURCE Deit_cpp/src/attention.cpp:403 VARIABLE add_ln403 LOOP _ln403_for_each_patch__ln405_for_block_dim BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_attn_matmul_v {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_matmul_v_c_U SOURCE Deit_cpp/src/attention.cpp:508 VARIABLE attn_matmul_v_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_matmul_v_stream_U SOURCE {} VARIABLE attn_matmul_v_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_stream_U SOURCE {} VARIABLE attn_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qxk_out_stream_U SOURCE {} VARIABLE qxk_out_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME attn_softmax_info_stream_U SOURCE {} VARIABLE attn_softmax_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_stream_U SOURCE {} VARIABLE v_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 384 BRAM 92 URAM 0}} compute_add {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_230_p2 SOURCE Deit_cpp/src/add.cpp:11 VARIABLE add_ln11 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_248_p2 SOURCE Deit_cpp/src/add.cpp:18 VARIABLE add_ln18 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_264_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_58_fu_411_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_58 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_59_fu_426_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_59 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_60_fu_441_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_60 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_61_fu_456_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_61 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_62_fu_471_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_62 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_63_fu_486_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_63 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_64_fu_501_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_64 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_65_fu_516_p2 SOURCE {E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE add_ln813_65 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_280_p2 SOURCE Deit_cpp/src/add.cpp:18 VARIABLE add_ln18_1 LOOP _ln11_for_each_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_545_p2 SOURCE Deit_cpp/src/linear.cpp:142 VARIABLE add_ln142 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_563_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_16_fu_603_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_16 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_17_fu_637_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_17 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_18_fu_671_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_18 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_19_fu_705_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_19 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_20_fu_739_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_20 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_21_fu_773_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_21 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_22_fu_807_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_22 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_23_fu_841_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_23 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_24_fu_883_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_24 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_25_fu_925_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_25 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_26_fu_967_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_26 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_27_fu_1009_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_27 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_28_fu_1051_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_28 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_29_fu_1093_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_29 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_30_fu_1135_p2 SOURCE Deit_cpp/src/linear.cpp:137 VARIABLE add_ln137_30 LOOP _ln130_for_each_src_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_linear_bias_ap_fixed_16_5_5_3_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_121_p2 SOURCE Deit_cpp/src/../include/util.hpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_142_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_14_fu_148_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_15_fu_154_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_16_fu_160_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_17_fu_166_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_18_fu_172_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_19_fu_178_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_20_fu_190_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_21_fu_196_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_22_fu_202_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_23_fu_208_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_24_fu_214_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_25_fu_220_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_26_fu_226_p2 SOURCE Deit_cpp/src/linear.cpp:130 VARIABLE add_ln130_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ViT_act {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_735_p2 SOURCE Deit_cpp/src/ViT.cpp:124 VARIABLE add_ln124_1 LOOP _ln124_for_each_image BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_746_p2 SOURCE Deit_cpp/src/ViT.cpp:124 VARIABLE add_ln124 LOOP _ln124_for_each_image BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln129_fu_776_p2 SOURCE Deit_cpp/src/ViT.cpp:129 VARIABLE sub_ln129 LOOP _ln124_for_each_image BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_786_p2 SOURCE Deit_cpp/src/ViT.cpp:129 VARIABLE add_ln129 LOOP _ln124_for_each_image BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_796_p2 SOURCE Deit_cpp/src/ViT.cpp:129 VARIABLE add_ln129_1 LOOP _ln124_for_each_image BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_808_p2 SOURCE Deit_cpp/src/ViT.cpp:131 VARIABLE add_ln131 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_838_p2 SOURCE Deit_cpp/src/ViT.cpp:133 VARIABLE sub_ln133 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_848_p2 SOURCE Deit_cpp/src/ViT.cpp:133 VARIABLE add_ln133 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_854_p2 SOURCE Deit_cpp/src/ViT.cpp:133 VARIABLE add_ln133_1 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_31_fu_880_p2 SOURCE Deit_cpp/src/ViT.cpp:137 VARIABLE add_ln137_31 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_890_p2 SOURCE Deit_cpp/src/ViT.cpp:137 VARIABLE add_ln137 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_fu_919_p2 SOURCE Deit_cpp/src/ViT.cpp:138 VARIABLE sub_ln138 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_929_p2 SOURCE Deit_cpp/src/ViT.cpp:138 VARIABLE add_ln138 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_1046_p2 SOURCE Deit_cpp/src/ViT.cpp:143 VARIABLE add_ln143 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_1052_p2 SOURCE Deit_cpp/src/ViT.cpp:144 VARIABLE add_ln144 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_1058_p2 SOURCE Deit_cpp/src/ViT.cpp:152 VARIABLE add_ln152 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1064_p2 SOURCE Deit_cpp/src/ViT.cpp:153 VARIABLE add_ln153 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_1070_p2 SOURCE Deit_cpp/src/ViT.cpp:160 VARIABLE add_ln160 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_1076_p2 SOURCE Deit_cpp/src/ViT.cpp:161 VARIABLE add_ln161 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_958_p2 SOURCE Deit_cpp/src/ViT.cpp:170 VARIABLE add_ln170 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_fu_991_p2 SOURCE Deit_cpp/src/ViT.cpp:171 VARIABLE sub_ln171 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_1001_p2 SOURCE Deit_cpp/src/ViT.cpp:171 VARIABLE add_ln171 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_1006_p2 SOURCE Deit_cpp/src/ViT.cpp:174 VARIABLE add_ln174 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln175_fu_1023_p2 SOURCE Deit_cpp/src/ViT.cpp:175 VARIABLE sub_ln175 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_1033_p2 SOURCE Deit_cpp/src/ViT.cpp:175 VARIABLE add_ln175 LOOP _ln131_for_each_layer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME patch_embed_bias_r_U SOURCE {} VARIABLE patch_embed_bias_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME patch_embed_weights_r_U SOURCE {} VARIABLE patch_embed_weights_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 176 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME norm1_bias_U SOURCE {} VARIABLE norm1_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME norm1_weights_U SOURCE {} VARIABLE norm1_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linear_weights_ping_data_U SOURCE {} VARIABLE linear_weights_ping_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 228 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linear_bias_ping_data_U SOURCE {} VARIABLE linear_bias_ping_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linear_weights_pong_data_U SOURCE {} VARIABLE linear_weights_pong_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 228 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linear_bias_pong_data_U SOURCE {} VARIABLE linear_bias_pong_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME norm2_weights_U SOURCE {} VARIABLE norm2_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME norm2_bias_U SOURCE {} VARIABLE norm2_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 1452 BRAM 902 URAM 0}} patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8 {AREA {DSP 0 BRAM 0 URAM 0}} dataflow_parent_loop_proc {AREA {DSP 256 BRAM 58 URAM 0}} compute_patch_embed {AREA {DSP 256 BRAM 58 URAM 0}} compute_norm {AREA {DSP 91 BRAM 8 URAM 0}} entry_proc24 {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} read_x {AREA {DSP 0 BRAM 0 URAM 0}} recip_fixed_32_10_s {AREA {DSP 0 BRAM 0 URAM 0}} write_attn {AREA {DSP 0 BRAM 0 URAM 0}} write_attn_softmax_info {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc25 {AREA {DSP 0 BRAM 0 URAM 0}} read_attn_softmax_info {AREA {DSP 0 BRAM 0 URAM 0}} write_attn_matmul_v {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 1.8 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 40 seconds. CPU system time: 3 seconds. Elapsed time: 48.175 seconds; current allocated memory: 2.122 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ViT_act.
INFO: [VLOG 209-307] Generating Verilog RTL for ViT_act.
Execute       syn_report -model ViT_act -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.31 MHz
Command       syn_report done; 0.291 sec.
Command     autosyn done; 625.691 sec.
Command   csynth_design done; 1236.6 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 563 seconds. CPU system time: 42 seconds. Elapsed time: 1236.6 seconds; current allocated memory: 1.461 GB.
Command ap_source done; 1252.51 sec.
Execute cleanup_all 
Command cleanup_all done; 0.524 sec.
INFO-FLOW: Workspace E:/DeiTCPP/Deit_cpp/solution1 opened at Wed Jul 31 17:09:17 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 6.245 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.425 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 6.557 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.215 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./Deit_cpp/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Deit_cpp/solution1/directives.tcl
Execute     set_directive_top -name ViT_act ViT_act 
INFO: [HLS 200-1510] Running: set_directive_top -name ViT_act ViT_act 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.107 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.138 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/testbench.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 6.997 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/linear.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/linear.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/linear.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/linear.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.932 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/layernorm.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/layernorm.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/layernorm.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/layernorm.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 7.784 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/gelu.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/gelu.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/gelu.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/gelu.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.459 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/conv.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.303 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/attention.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/attention.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/attention.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/attention.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 20.605 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/add.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/add.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/add.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/add.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.158 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: E:/DeiTCPP/Deit_cpp/src/ViT.cpp E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/ViT.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/ViT.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors E:/DeiTCPP/Deit_cpp/solution1/./sim/autowrap/testbench/ViT.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.596 sec.
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 585.928 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO-FLOW: Caught error in cosim_design: 11
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 962.123 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 962.15 seconds; current allocated memory: 20.422 MB.
Command ap_source done; error code: 1; 979.228 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/DeiTCPP/Deit_cpp/solution1 opened at Wed Jul 31 17:38:46 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 11.031 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.116 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.361 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 11.538 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 11.76 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.429 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./Deit_cpp/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Deit_cpp/solution1/directives.tcl
Execute     set_directive_top -name ViT_act ViT_act 
INFO: [HLS 200-1510] Running: set_directive_top -name ViT_act ViT_act 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ViT_act xml_exists=0
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ViT_act
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=26
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=173 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_16s_8ns_24_4_1
ViT_act_mul_mul_8ns_16s_24_4_1
ViT_act_mac_muladd_16s_8ns_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_25s_26_4_1
ViT_act_mac_muladd_8ns_16s_26s_34_4_1
ViT_act_mac_muladd_8ns_16s_34s_34_4_1
ViT_act_mac_muladd_16s_8ns_34s_34_4_1
ViT_act_flow_control_loop_delay_pipe
ViT_act_fifo_w7_d2_S
ViT_act_fifo_w256_d2_S
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_32s_16ns_48_1_1
ViT_act_mul_32s_26s_54_1_1
ViT_act_mul_32s_32s_54_1_1
ViT_act_udiv_45s_27ns_32_49_1
ViT_act_mul_32s_54s_54_1_1
ViT_act_mul_32s_16s_43_1_1
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
ViT_act_fifo_w32_d2_S
ViT_act_fifo_w32_d2_S
ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_6ns_10ns_16_4_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_22ns_21s_43_1_1
ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
ViT_act_mul_32s_16s_46_1_1
ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_7ns_7ns_14_1_1
ViT_act_mux_21_32_1_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d4_S
ViT_act_fifo_w512_d48_A
ViT_act_fifo_w512_d2_S
ViT_act_fifo_w10_d2_S
ViT_act_start_for_write_out_stream_direct_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_mul_32s_20ns_52_1_1
ViT_act_mux_32_32_1_1
ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_mul_44ns_42ns_86_1_1
ViT_act_mul_50ns_48ns_98_1_1
ViT_act_mul_50ns_50ns_100_1_1
ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
ViT_act_sdiv_46ns_32s_32_50_0
ViT_act_mux_42_32_1_1
ViT_act_mul_31ns_32s_54_1_1
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w512_d2_S_x
ViT_act_fifo_w128_d2_S
ViT_act_fifo_w256_d2_S_x
ViT_act_start_for_write_attn_U0
ViT_act_start_for_write_attn_softmax_info_U0
ViT_act_start_for_finalize_attn_U0
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w128_d2_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w512_d2_S_x0
ViT_act_fifo_w256_d2_S_x0
ViT_act_start_for_write_attn_matmul_v_U0
ViT_act_start_for_compute_attn_matmul_v_7_U0
ViT_act_start_for_prepare_attn_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
ViT_act_norm2_weights_RAM_AUTO_1R1W
ViT_act_inout1_m_axi
ViT_act_inout2_m_axi
ViT_act_inout3_m_axi
ViT_act_inout4_m_axi
ViT_act_weights_m_axi
ViT_act_control_s_axi
load_one_time_weights_Pipeline_ln13_for_block_dim_out
load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
load_one_time_weights
patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
patch_embed_accumulate_read_16u_128u_8u_s
patch_embed_accumulate_compute_16u_128u_8u_s
patch_embed_accumulate_16u_128u_8u_s
patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
patch_embed_output
dataflow_in_loop_ln171_for_block_y
dataflow_parent_loop_proc
compute_patch_embed_Pipeline_ln184_for_block_dim
compute_patch_embed
load_norms_Pipeline_ln16_for_block_dim_out
load_norms_Pipeline_ln28_for_block_dim_out
load_norms_Pipeline_ln40_for_block_dim_out
load_norms_Pipeline_ln52_for_block_dim_out
load_norms
layernorm_accumulate
sqrt_fixed_32_10_s
layernorm_output
dataflow_in_loop_ln131_for_each_patch
compute_norm
load_linear_weights_Pipeline_ln46_for_each_src_block
load_linear_weights
load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_7_5_3_0_s
entry_proc24
read_in_stream_direct_Pipeline_ln181_for_each_i
read_in_stream_direct
gelu
compute_linear_on_stream_Pipeline_ln290_for_each_i
compute_linear_on_stream
write_out_stream_direct_Pipeline_ln231_for_each_i
write_out_stream_direct
compute_linear
entry_proc
read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
read_x
read_k_v
compute_q_matmul_k_5
exp_32_10_s
recip_fixed_32_10_s
finalize_attn
write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
write_attn
write_attn_softmax_info_Pipeline_ln277_for_each_q_patch
write_attn_softmax_info
compute_q_matmul_k
entry_proc25
read_k_v_6
read_attn
read_attn_softmax_info_Pipeline_ln388_for_each_q_patch
read_attn_softmax_info
prepare_attn
compute_attn_matmul_v_7
write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim
write_attn_matmul_v
compute_attn_matmul_v
compute_add
load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_5_5_3_0_s
ViT_act
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/top-io-be.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln13_for_block_dim_out.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_one_time_weights.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_read_16u_128u_8u_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_compute_16u_128u_8u_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_accumulate_16u_128u_8u_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/patch_embed_output.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln171_for_block_y.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed_Pipeline_ln184_for_block_dim.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_patch_embed.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln16_for_block_dim_out.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln28_for_block_dim_out.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln40_for_block_dim_out.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms_Pipeline_ln52_for_block_dim_out.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_norms.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_accumulate.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/sqrt_fixed_32_10_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/layernorm_output.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/dataflow_in_loop_ln131_for_each_patch.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_norm.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights_Pipeline_ln46_for_each_src_block.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_weights.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_7_5_3_0_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc24.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct_Pipeline_ln181_for_each_i.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_in_stream_direct.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/gelu.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream_Pipeline_ln290_for_each_i.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear_on_stream.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct_Pipeline_ln231_for_each_i.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_out_stream_direct.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_linear.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_x.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k_5.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/exp_32_10_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/recip_fixed_32_10_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/finalize_attn.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_softmax_info.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_q_matmul_k.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/entry_proc25.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_k_v_6.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/read_attn_softmax_info.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/prepare_attn.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v_7.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/write_attn_matmul_v.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_attn_matmul_v.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/compute_add.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/load_linear_bias_ap_fixed_16_5_5_3_0_s.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.constraint.tcl 
Execute     sc_get_clocks ViT_act 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ViT_act
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.compgen.dataonly.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ViT_act
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.rtl_wrap.cfg.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.constraint.tcl 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/ViT_act.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/DeiTCPP/Deit_cpp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.136 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec E:/DeiTCPP/Deit_cpp/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success E:/DeiTCPP/Deit_cpp/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s Deit_cpp/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Deit_cpp/solution1/impl/export.zip
Command   export_design done; 176.746 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 25 seconds. CPU system time: 1 seconds. Elapsed time: 176.746 seconds; current allocated memory: 30.426 MB.
Command ap_source done; 199.655 sec.
Execute cleanup_all 
