
Loading design for application trce from file barrelrotationrl00_barrelrotationrl0.ncd.
Design name: topshiftbarrelrotationRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 25 22:21:18 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelrotationRL00_barrelrotationRL0.twr -gui barrelrotationRL00_barrelrotationRL0.ncd barrelrotationRL00_barrelrotationRL0.prf 
Design file:     barrelrotationrl00_barrelrotationrl0.ncd
Preference file: barrelrotationrl00_barrelrotationrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.345ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.274ns  (45.2% logic, 54.8% route), 20 logic levels.

 Constraint Details:

     14.274ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.345ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.340     R18C18D.Q0 to     R17C18C.C1 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C20D.FCI to     R18C20D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.274   (45.2% logic, 54.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.180ns  (44.9% logic, 55.1% route), 19 logic levels.

 Constraint Details:

     14.180ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.439ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.340     R18C18D.Q0 to     R17C18C.C1 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C20C.FCI to     R18C20C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.180   (44.9% logic, 55.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.491ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              14.128ns  (44.7% logic, 55.3% route), 19 logic levels.

 Constraint Details:

     14.128ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.491ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.340     R18C18D.Q0 to     R17C18C.C1 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C20C.FCI to     R18C20C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   14.128   (44.7% logic, 55.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.498ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.121ns  (45.7% logic, 54.3% route), 20 logic levels.

 Constraint Details:

     14.121ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.498ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.187     R18C19A.Q0 to     R17C18C.B1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R17C18C.B1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C20D.FCI to     R18C20D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.121   (45.7% logic, 54.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              14.034ns  (44.3% logic, 55.7% route), 18 logic levels.

 Constraint Details:

     14.034ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.585ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.340     R18C18D.Q0 to     R17C18C.C1 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C20B.FCI to     R18C20B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R18C20B.F1 to    R18C20B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   14.034   (44.3% logic, 55.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.027ns  (45.3% logic, 54.7% route), 19 logic levels.

 Constraint Details:

     14.027ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.592ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.187     R18C19A.Q0 to     R17C18C.B1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R17C18C.B1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C20C.FCI to     R18C20C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.027   (45.3% logic, 54.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.637ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:              13.982ns  (44.1% logic, 55.9% route), 18 logic levels.

 Constraint Details:

     13.982ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.637ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.340     R18C18D.Q0 to     R17C18C.C1 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R18C20B.FCI to     R18C20B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                   13.982   (44.1% logic, 55.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.644ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              13.975ns  (45.1% logic, 54.9% route), 19 logic levels.

 Constraint Details:

     13.975ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.644ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.187     R18C19A.Q0 to     R17C18C.B1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R17C18C.B1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C20C.FCI to     R18C20C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   13.975   (45.1% logic, 54.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.731ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[16]  (to SH00/sclk +)

   Delay:              13.888ns  (43.7% logic, 56.3% route), 17 logic levels.

 Constraint Details:

     13.888ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.731ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     1.340     R18C18D.Q0 to     R17C18C.C1 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R18C20A.FCI to     R18C20A.F1 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R18C20A.F1 to    R18C20A.DI1 SH00/OSC01/sdiv_12[16] (to SH00/sclk)
                  --------
                   13.888   (43.7% logic, 56.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              13.881ns  (44.8% logic, 55.2% route), 18 logic levels.

 Constraint Details:

     13.881ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.738ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C19A.CLK to     R18C19A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.187     R18C19A.Q0 to     R17C18C.B1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R17C18C.B1 to     R17C18C.F1 SH00/OSC01/SLICE_42
ROUTE         1     0.610     R17C18C.F1 to     R17C18D.B1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R17C18D.B1 to     R17C18D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.584     R17C18D.F1 to     R17C20C.D1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C20C.D1 to     R17C20C.F1 SH00/OSC01/SLICE_30
ROUTE         6     1.592     R17C20C.F1 to     R15C20A.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 SH00/OSC01/SLICE_32
ROUTE         1     0.563     R15C20A.F0 to     R16C20D.D0 SH00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R16C20D.D0 to     R16C20D.F0 SH00/OSC01/SLICE_27
ROUTE         1     0.873     R16C20D.F0 to     R14C20B.A1 SH00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SH00/OSC01/SLICE_22
ROUTE         3     0.919     R14C20B.F1 to     R15C20C.B1 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R15C20C.B1 to     R15C20C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.338     R15C20C.F1 to     R18C18A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R18C18A.A0 to    R18C18A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C18C.FCI to    R18C18C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R18C18C.FCO to    R18C18D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C18D.FCI to    R18C18D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R18C18D.FCO to    R18C19A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C19A.FCI to    R18C19A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C19B.FCI to    R18C19B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C20B.FCI to     R18C20B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R18C20B.F1 to    R18C20B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   13.881   (44.8% logic, 55.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C19A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C20B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.329MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   69.329 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 262 connections (71.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 25 22:21:18 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelrotationRL00_barrelrotationRL0.twr -gui barrelrotationRL00_barrelrotationRL0.ncd barrelrotationRL00_barrelrotationRL0.prf 
Design file:     barrelrotationrl00_barrelrotationrl0.ncd
Preference file: barrelrotationrl00_barrelrotationrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[21]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_1 to SH00/OSC01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_1 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q0 SH00/OSC01/SLICE_1 (from SH00/sclk)
ROUTE         6     0.132     R18C20D.Q0 to     R18C20D.A0 SH00/OSC01/sdiv[21]
CTOF_DEL    ---     0.101     R18C20D.A0 to     R18C20D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[2]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[2]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18B.CLK to     R18C18B.Q1 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R18C18B.Q1 to     R18C18B.A1 SH00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R18C18B.A1 to     R18C18B.F1 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R18C18B.F1 to    R18C18B.DI1 SH00/OSC01/sdiv_12[2] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[9]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[9]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19B.CLK to     R18C19B.Q0 SH00/OSC01/SLICE_7 (from SH00/sclk)
ROUTE         3     0.132     R18C19B.Q0 to     R18C19B.A0 SH00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R18C19B.A0 to     R18C19B.F0 SH00/OSC01/SLICE_7
ROUTE         1     0.000     R18C19B.F0 to    R18C19B.DI0 SH00/OSC01/sdiv_12[9] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C19B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C19B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[17]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_3 to SH00/OSC01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_3 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20B.CLK to     R18C20B.Q0 SH00/OSC01/SLICE_3 (from SH00/sclk)
ROUTE         7     0.132     R18C20B.Q0 to     R18C20B.A0 SH00/OSC01/sdiv[17]
CTOF_DEL    ---     0.101     R18C20B.A0 to     R18C20B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[15]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20A.CLK to     R18C20A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     0.132     R18C20A.Q0 to     R18C20A.A0 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.101     R18C20A.A0 to     R18C20A.F0 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R18C20A.F0 to    R18C20A.DI0 SH00/OSC01/sdiv_12[15] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[12]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[12]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q1 SH00/OSC01/SLICE_6 (from SH00/sclk)
ROUTE         5     0.132     R18C19C.Q1 to     R18C19C.A1 SH00/OSC01/sdiv[12]
CTOF_DEL    ---     0.101     R18C19C.A1 to     R18C19C.F1 SH00/OSC01/SLICE_6
ROUTE         1     0.000     R18C19C.F1 to    R18C19C.DI1 SH00/OSC01/sdiv_12[12] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[5]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18D.CLK to     R18C18D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.132     R18C18D.Q0 to     R18C18D.A0 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.101     R18C18D.A0 to     R18C18D.F0 SH00/OSC01/SLICE_9
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 SH00/OSC01/sdiv_12[5] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[20]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q1 SH00/OSC01/SLICE_2 (from SH00/sclk)
ROUTE         6     0.132     R18C20C.Q1 to     R18C20C.A1 SH00/OSC01/sdiv[20]
CTOF_DEL    ---     0.101     R18C20C.A1 to     R18C20C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[0]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[0]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_0 to SH00/OSC01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18A.CLK to     R18C18A.Q1 SH00/OSC01/SLICE_0 (from SH00/sclk)
ROUTE         2     0.132     R18C18A.Q1 to     R18C18A.A1 SH00/OSC01/sdiv[0]
CTOF_DEL    ---     0.101     R18C18A.A1 to     R18C18A.F1 SH00/OSC01/SLICE_0
ROUTE         1     0.000     R18C18A.F1 to    R18C18A.DI1 SH00/OSC01/sdiv_12[0] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[4]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18C.CLK to     R18C18C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R18C18C.Q1 to     R18C18C.A1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R18C18C.A1 to     R18C18C.F1 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R18C18C.F1 to    R18C18C.DI1 SH00/OSC01/sdiv_12[4] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C18C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 262 connections (71.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

