# PLCTå¼€æºè¿›å±•Â·ç¬¬36æœŸÂ·2022å¹´08æœˆ01æ—¥

## å·é¦–è¯­

## æœ¬æœŸäº®ç‚¹


## V8 for RISC-V
RV32GCåˆå¹¶äº†
* 3736732: [riscv32] Add RISCV32 backend | https://chromium-review.googlesource.com/c/v8/v8/+/3736732


## OpenJDK for RISC-V

1. Fix using wrong offset when reclaiming self-frame space https://github.com/openjdk-riscv/jdk11u/pull/419
2. Remove useless clear_upper_bits https://github.com/openjdk-riscv/jdk11u/pull/420
3. Fix slots number in register/vmreg and processing of long in sharedRuntime https://github.com/openjdk-riscv/jdk11u/pull/421
4. Fix T_LONG on SharedRuntime::gen_i2c_adapter https://github.com/openjdk-riscv/jdk11u/pull/422
5. Fix generate_compare_long_string_different_encoding https://github.com/openjdk-riscv/jdk11u/pull/423
6. Fix the return value on ic_stub_code_size() https://github.com/openjdk-riscv/jdk11u/pull/424
7. Update the mask of string_index_of_linear for RV32G https://github.com/openjdk-riscv/jdk11u/pull/425
8. Improve the macroAssembler_riscv32.cpp https://github.com/openjdk-riscv/jdk11u/pull/428
9. Fix the load/store_sized_value() https://github.com/openjdk-riscv/jdk11u/pull/430
10. Remove assert in MachSpillCopyNode::implementation() https://github.com/openjdk-riscv/jdk11u/pull/440
11. Improve native_inst_riscv32.cpp https://github.com/openjdk-riscv/jdk11u/pull/450
12. Update the movptr condition and data dependency https://github.com/openjdk-riscv/jdk11u/pull/459
13. Delete the addiw code https://github.com/openjdk-riscv/jdk11u/pull/460
14. Fix the exception of reading module caused by loadL instruct https://github.com/openjdk-riscv/jdk11u/pull/461
15. Stringç›¸å…³é—®é¢˜ä¿®å¤ï¼š
- https://github.com/openjdk-riscv/jdk11u/pull/415
- https://github.com/openjdk-riscv/jdk11u/pull/416
16. MacroAssembler::zero_words()ç›¸å…³ä¿®å¤
- https://github.com/openjdk-riscv/jdk11u/pull/431
- https://github.com/openjdk-riscv/jdk11u/pull/438
- https://github.com/openjdk-riscv/jdk11u/pull/441
- https://github.com/openjdk-riscv/jdk11u/pull/451
17. åœ¨riscv32.adæ–‡ä»¶ä¸­ä¿®å¤äº†19æ¡æŒ‡ä»¤

## OpenJDK main-line work (Mostly RV64-related)

1. Tier1-3 testing for jdk main-line on RV64 unmatched board (release & fastdebug builds)
    3 test failures fixed/analyzed:
    -- compiler/runtime/TestConstantsInError.java (Fixed)
    -- java/util/concurrent/atomic/Serial.java (Unstable weakCompareAndSetRelease operation)
    -- java/lang/Thread/jni/AttachCurrentThread/AttachTest.java (Need Foreign-API feature support for RV64)

2. Merged jdk8u-backport PRs:
     https://mail.openjdk.java.net/pipermail/jdk8u-dev/2021-August/014155.html
         -> https://github.com/openjdk/jdk8u-dev/pull/37 (8150669: C1 intrinsic for Class.isPrimitive)
     https://mail.openjdk.java.net/pipermail/jdk8u-dev/2021-December/014476.html
         -> https://github.com/openjdk/jdk8u-dev/pull/43 (8233019: java.lang.Class.isPrimitive() (C1) returns wrong result if Klass* is aligned to 32bit)

3. Merged jdk-mainline PRs:
     https://github.com/openjdk/jdk/pull/9461 (8290137: riscv: small refactoring for add_memory_int32/64)
     https://github.com/openjdk/jdk/pull/9550 (8290496: riscv: Fix build warnings-as-errors with GCC 11)

4. Reviewed/Reviewing jdk main-line PRs:
     https://github.com/openjdk/jdk/pull/9463 (8290164: compiler/runtime/TestConstantsInError.java fails on riscv)
     https://github.com/openjdk/jdk/pull/9487 (8290280: riscv: Clean up stack and register handling in interpreter)
     https://github.com/openjdk/jdk/pull/9587 (8290154: [JVMCI] Implement JVMCI for RISC-V)

5. New JBS issues reported:
     https://bugs.openjdk.org/browse/JDK-8291025 (Jtreg compiler/loopopts/TestUnreachableInnerLoop.java fails on RISC-V)

6. RV64 Loom port commits:
     -- https://github.com/RealFYang/jdk/commit/abea94e32b9e5516354a2dca9b9eeb863ee406ef (Add several helper functions)
     -- https://github.com/RealFYang/jdk/commit/9d705c5262268634679a77c0bfedb925c268c93a (Held monitor count)
     -- https://github.com/RealFYang/jdk/commit/4ef0cf54539454f5cb3df96fae2b626b60630ba3 (RISCV frame constructors changes)
     -- https://github.com/RealFYang/jdk/commit/f3038fb680087aff1c29d3f6b0651d19d339101f (Implement several functions)
     -- https://github.com/RealFYang/jdk/commit/79d3d0d274e032f6a1611276f0b20d5562d7f940 (Add call for post_call_nop)
     -- https://github.com/RealFYang/jdk/commit/a5a4219ec3aa81f9c8e602ca707d9a1435e15533 (Implement ContinuationHelper functions for riscv)
     -- https://github.com/RealFYang/jdk/commit/d9f8ea3c5372defe3567b0211741f4238735432e (Implement ContinuationEntry functions for riscv)
     -- https://github.com/RealFYang/jdk/commit/d1bb3f0c7d3d54018b0f54f823bcee5db8c30740 (Implement FreezeBase and ThawBase functions for riscv)

7. Provide RV64 JDK release cross-build instruction:
     -- http://cr.openjdk.java.net/~fyang/openjdk-riscv-port/BuildRISCVJDK.md

8. Apply for access to the JCK: Application form sent to octla-submit@openjdk.java.net


## Clang/LLVM for RISC-V ç›¸å…³å·¥ä½œ
- å·²ç»æäº¤åˆ°ä¸»çº¿çš„patch:
  - ä¸ºlldbæ·»åŠ å¯ç”¨çš„riscv dwarf registers: https://reviews.llvm.org/D130686
  - å¯¹minsizeæ ‡è®°çš„é™¤æ³•ä½¿ç”¨é™¤æ³•æŒ‡ä»¤: https://reviews.llvm.org/D130543
  - [RISCV] Add ADDI instr to compute FrameIndex address for RVV: https://reviews.llvm.org/D128187
  - [RISCV] Add a scavenge spill slot when use ADDI to compute scalable stack offset: https://reviews.llvm.org/D128188

- æ–°çš„ï¼Œåœ¨reviewä¸­çš„patchï¼š
  - zcaçš„MCå®ç°ï¼š https://reviews.llvm.org/D130141
  - zcaçš„Codegenå®ç°ï¼šhttps://reviews.llvm.org/D130483
  - å¯¹select_ccçš„ä¼˜åŒ–ï¼šhttps://reviews.llvm.org/D129757
  - [CodeGen][Asan] Emit lifetime intrinsic for bypassed label: https://reviews.llvm.org/D129448
  - [sanitizer] Don't always instrument on every lifetime.start: https://reviews.llvm.org/D129991
  - [ConstantFold] Fold non-zero index GEP_GV vs GV comparison: https://reviews.llvm.org/D130277
  - [RISCV] Set rematerializable = 1 on PseudoReadVLENB: https://reviews.llvm.org/D130496

- å‚ä¸reviewçš„patch:
  - [RISCV] Handle register spill in branch relaxation: https://reviews.llvm.org/D130560
  - [RISCV][Clang] Support RVV policy functions.: https://reviews.llvm.org/D126742
  - [RISCV] Fix wrong position of prologue_end: https://reviews.llvm.org/D128806
  - [RISCV] Increase complexity of RVV element extraction patterns: https://reviews.llvm.org/D129360

- æ–°çš„ï¼Œå·²ç»åºŸå¼ƒï¼Œå¤§ä½¬é‡æ–°å®ç°äº†ï¼š[lldb] Skip a float16 NaN test for RISC-V ï¼šhttps://reviews.llvm.org/D129736

## gollvm ç›¸å…³å·¥ä½œ
- libgo: è¡¥å……æµ‹è¯•æ•°æ®ï¼Œä¿®å¤gollvmçš„æµ‹è¯• https://go-review.googlesource.com/c/gofrontend/+/419574
- è¿˜æœ‰17ä¸ªæµ‹è¯•ç”¨ä¾‹ä¸èƒ½é€šè¿‡ï¼Œè¯¦è§ï¼šhttps://github.com/plctlab/gollvm/issues/16

## mold ç›¸å…³å·¥ä½œ
- æ·»åŠ R_RISCV_SET32æ”¯æŒï¼šhttps://github.com/rui314/mold/pull/590


## GNU Toolchain for RISC-V ç›¸å…³å·¥ä½œ

- å‘ä¸Šæ¸¸æäº¤äº†zmmulæ‰©å±•çš„rebaseåçš„æ”¯æŒï¼Œç›®å‰å·²å®¡æ ¸é€šè¿‡ï¼Œç­‰å¾…binutilséƒ¨åˆ†reviewå®Œæˆååˆå…¥ä¸Šæ¸¸
  
  - https://gcc.gnu.org/pipermail/gcc-patches/2022-July/598303.html
  - https://sourceware.org/pipermail/binutils/2022-July/121728.html

- ååŠ©Palmeræµ‹è¯•äº†RV64E/LP64Eçš„æ”¯æŒï¼Œåé¦ˆäº†éƒ¨åˆ†å®šä¹‰é”™è¯¯ï¼Œå°†ä¼šåœ¨ä¸‹ä¸ªç‰ˆæœ¬æ­£å¼ä¿®å¤

  - https://gcc.gnu.org/pipermail/gcc-patches/2022-July/598307.html
  - https://sourceware.org/pipermail/binutils/2022-July/121785.html

- æ”¯æŒäº†ZCæ‰©å±•çš„prebuildç‰ˆæœ¬å’Œæ„å»ºè„šæœ¬åˆ°code-size-redutctionä»“åº“ï¼Œå¯¹ç›®å‰çš„å®ç°åœ¨Embenchä¸Šè¿›è¡Œäº†ä»£ç ä½“ç§¯æµ‹è¯•ï¼Œå‘RVIåŒæ­¥äº†æµ‹è¯•ç»“æœï¼Œæ­£åœ¨åˆ†æä¸€äº›æµ‹è¯•å¾—åˆ°çš„æ•°æ®
  
  - https://github.com/riscv/riscv-code-size-reduction
  - https://docs.google.com/spreadsheets/d/16dT3_LbRgukrcVYhAaZSHWxN9fXVVh0TxGghNpAjVDs/edit#gid=1435161586

- æ­£åœ¨å®ç°-m{no}-csr-checké€‰é¡¹çš„gccæ”¯æŒ
  
- ä¿®å¤äº†-fprefetch-loop-arraysé€‰é¡¹åœ¨RISC-Våç«¯ä¸æ”¯æŒçš„é—®é¢˜

  - https://gcc.gnu.org/pipermail/gcc-patches/2022-July/598957.html

- RISC-Vä¸œäºšæ—¶åŒºGNUåŒå‘¨ä¼šslidesé“¾æ¥ï¼š
  - 7æœˆ14æ—¥ï¼šhttps://docs.google.com/presentation/d/1OI6FrgNiEFQ1GAWXKnrb5KVeToaq0FWJ-6e8YdeE-Wc/edit#slide=id.g13cf23ea0e4_0_0
    
  - 7æœˆ28æ—¥ï¼šhttps://docs.google.com/presentation/d/1Xj_Gf-9tNnk1TQvml4PhiFKHKhBS838i83wUlDRuHz8/edit?ouid=113624190907107496245&usp=slides_home&ths=true

## AOSP for RISC-V

- RVI upstream: aosp-riscv (<https://github.com/aosp-riscv>) å’Œ RVI upstream (<https://github.com/riscv-android-src>) ä¹‹é—´çš„åŒæ­¥å·¥ä½œå·²æ¥è¿‘å®Œæˆï¼Œaosp-riscv ä½œä¸ºæˆ‘ä»¬çš„äºŒçº§ä»“åº“çš„ä½¿å‘½å·²ç»å®Œæˆï¼Œé™¤éƒ¨åˆ†ä»“åº“ï¼Œè­¬å¦‚ working-group å’Œ test-riscv æˆ‘ä»¬è¿˜ä¼šç»§ç»­ç»´æŠ¤å¤–ï¼ŒåæœŸé’ˆå¯¹å…¶ä»–ä»“åº“çš„å¼€å‘å·¥ä½œå°†å…¨éƒ¨ç›´æ¥å‘ RVI upstream è¿›è¡Œæäº¤ã€‚
  
  ä»¥ä¸‹æ˜¯æœ¬æœŸé’ˆå¯¹ RVI upstream æäº¤çš„ PR åˆ—è¡¨ï¼š
  - updated qemu for riscv: https://github.com/riscv-android-src/platform-prebuilts-android-emulator/pull/2
  - updated android 12 guide: https://github.com/riscv-android-src/riscv-android/pull/5
  - Updated the android12.md for cts: https://github.com/riscv-android-src/riscv-android/pull/6
  - rollback commented code: https://github.com/riscv-android-src/platform-bionic/pull/34
  - revert the changes: https://github.com/riscv-android-src/platform-frameworks-av/pull/1
  - remove build options for aosp 10: https://github.com/riscv-android-src/platform-build-soong/pull/6
  - remove.sdk_rv: https://github.com/riscv-android-src/platform-build/pull/4
  - revert.mainline_system_x86: https://github.com/riscv-android-src/platform-build/pull/5
  - remove.sdk_phone_riscv64: https://github.com/riscv-android-src/platform-build/pull/6
  - add -mno-relax when building libc++: https://github.com/riscv-android-src/toolchain-llvm_android/pull/3

- bionic unit test (åŸºäº emulator) çŠ¶æ€æ›´æ–°:
  - Round issue for math lib: https://gitee.com/aosp-riscv/working-group/issues/I5BV63, opened LLVM/compiler-rt PR: https://reviews.llvm.org/D128240, æ ¹æ®ä»£ç å®¡æŸ¥çš„æ„è§è¿›è¡Œä¿®æ”¹ï¼Œæäº¤ç­‰å¾…é‡æ–°å®¡æ ¸ã€‚
  - Signal Stack unwinding failure: https://gitee.com/aosp-riscv/working-group/issues/I5D6NY, æ£€æŸ¥å‘ç°llvm çš„æ„å»º manifest æ²¡æœ‰ä½¿ç”¨æœ€æ–°çš„ bionic å’Œ ndk åˆ†æ”¯ï¼Œæäº¤ issue è®¨è®º: https://github.com/riscv-android-src/toolchain-llvm-project/issues/5ã€‚
  - "-nan" sprintf error: https://gitee.com/aosp-riscv/working-group/issues/I5CKA4, æäº¤äº†ä¸€ä¸ª issue: https://github.com/riscv-collab/riscv-gnu-toolchain/issues/1092 ç»™ GNU toolchain, ç­‰å¾…ç­”å¤åå†çœ‹æ€ä¹ˆå¤„ç†ã€‚

- Articles:
  - RenderScript poriting analysis for AOSP RISC-V: https://gitee.com/aosp-riscv/working-group/blob/master/articles/20220509-renderscipt-adaptation-analysis-in-android12-riscv64-porting.md (in chinese)
  - Setup CTS env:  https://gitee.com/aosp-riscv/working-group/blob/master/articles/20220705-build-the-cts.md
  - Call Stack (RISC-V): https://zhuanlan.zhihu.com/p/542845861
  - Stack Unwinding - Overview: https://zhuanlan.zhihu.com/p/543823849
  - Stack Unwinding åŸºäº Frame Pointer: https://zhuanlan.zhihu.com/p/543825539
  - Stack Unwinding åŸºäº CFI: https://zhuanlan.zhihu.com/p/546207071
  - äº¤å‰ç¼–è¯‘ GCC toolchain for RISC-V: https://zhuanlan.zhihu.com/p/544827596

## Arch Linux for RISC-V

- Arch Linux RISC-V ç§»æ¤è¿›åº¦ [Arch Linux RISC-V](https://archriscv.felixc.at/)
  - [core] 246 / 258 (95.34%)
  - [extra] 2606 / 3034 (85.89%)
  - [community] 7669 / 9274 (82.69%)
- Arch Linux RISC-V è½¯ä»¶åŒ… patch ä»“åº“ [archriscv-packages](https://github.com/felixonmars/archriscv-packages) ã€‚ æœ¬æœˆåˆè®¡ 88 PR ã€‚[88 PR for archriscv](https://github.com/felixonmars/archriscv-packages/pulls?q=is%3Apr+is%3Amerged+merged%3A2022-07-01T00%3A00%3A00%2B08%3A00..2022-07-31T23%3A59%3A59%2B08%3A00+is%3Aclosed+)
  - [ldc](https://github.com/felixonmars/archriscv-packages/pull/1444)
  - [rust 1.62.0](https://github.com/felixonmars/archriscv-packages/pull/1474)
- upstream:
  - LLVM
    - (abondoned) [D129975](https://reviews.llvm.org/D129975) [CodeGen] Add MachineFunction::estimateSizeInBytes()
    - (waiting on review) [D129999](https://reviews.llvm.org/D129999) [TableGen] Mark incomplete MachineInstr as not compressible
    - (waiting on review) [D130560](https://reviews.llvm.org/D130560) [RISCV] Handle register spill in branch relaxation
  - [carla](https://github.com/falkTX/Carla/pull/1649)
  - [HVM doc](https://github.com/Kindelia/HVM/pull/131)
  - [shadow doc](https://github.com/shadow-maint/shadow/pull/541)
  - [android-tools](https://github.com/nmeum/android-tools/pull/66)
  - [jacobsa-crypto](https://github.com/aperturerobotics/jacobsa-crypto/pull/2)
  - [valgrind-riscv64](https://github.com/petrpavlu/valgrind-riscv64/pull/5)
  - [riscv-asm-manual](https://github.com/riscv-non-isa/riscv-asm-manual/pull/79)
- Issues:
  - [icns](https://sourceforge.net/p/icns/bugs/22/)
  - [gnupg](https://dev.gnupg.org/T6078)
  - [exempi](https://gitlab.freedesktop.org/libopenraw/exempi/-/issues/29)
  - [liborcus](https://gitlab.com/orcus/orcus/-/issues/161)
  - [gnuchess](https://git.poker/TinySnow/GithubImageHosting/blob/main/Technology/Others/Snipaste_2022-07-29_14-58-58.40zvzm317qf4.webp?raw=true)
  - [wxsqlite3](https://github.com/utelle/wxsqlite3/issues/105)
  - [imagescan](https://gitlab.com/utsushi/imagescan/-/issues/12)
  - [afterstep](https://github.com/afterstep/afterstep/issues/11)
  - [openslide](https://github.com/openslide/openslide/issues/374)
  - [libopenraw](https://gitlab.freedesktop.org/libopenraw/libopenraw/-/issues/11)
  - [riscv-opcodes](https://github.com/riscv/riscv-opcodes/issues/136)
  - [riscv-gnu-toolchain](https://github.com/riscv-collab/riscv-gnu-toolchain/issues/1102)
- Bugs report:
  - [ccls](https://bugs.archlinux.org/task/75258)
  - [ttf-ibm-plex](https://bugs.archlinux.org/task/75318)
  - [routersploit](https://bugs.archlinux.org/task/75387)
  - [molecule-docker](https://bugs.archlinux.org/task/75292)
  - [simutrans-pak128](https://bugs.archlinux.org/task/75317)
- Presentation::
  - [ä¿®ä¸ª gcc å’‹å°±è¿™ä¹ˆéš¾å‘¢](https://www.bilibili.com/video/BV1Rr4y177k2)
  - [å¦‚ä½•ç»™ Linux å†…æ ¸è´¡çŒ®ä»£ç ](https://www.bilibili.com/video/BV1QT411u7d5)
  - [ç§»æ¤ ldc åˆ° riscv è¦è¸©çš„å‘æœ‰å“ªäº›](https://www.bilibili.com/video/BV1LL4y1A7Fj)
  - [Valgrind åœ¨ RISC-V ä¸Šçš„æ”¯æŒç°çŠ¶åŠåç»­è¦åšçš„å·¥ä½œ](https://www.bilibili.com/video/BV1AG4y1q7qg)
- Other:
  - [å¯¹rootfså’Œqemué•œåƒç”Ÿæˆè„šæœ¬ä¿®å¤ bug](https://github.com/CoelacanthusHex/archriscv-scriptlet/compare/8a355c5a35a7205574621bf94c1a37418b1e9d36...master)
  - Blog:
    - [imagescan](https://tinysnow.github.io/%E6%8A%80%E6%9C%AF/ArchRISC-V/Packages/imagescan.html)
    - [libopenraw](https://tinysnow.github.io/%E6%8A%80%E6%9C%AF/ArchRISC-V/Packages/libopenraw.html)
    - [archrv-libffi( ArchRV - BuggyFFI )](https://mooody.me/posts/2022-04/archrv-libffi)

## Gentoo for RISC-V

- A total of 34 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2022_07.txt
- BPF next kernel tree, libbpf, riscv: Use a0 for RC register, [@935dc35c7531](https://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf-next.git/commit/?id=935dc35c7531)
- bcc
  - initial ebpf support of riscv, https://github.com/iovisor/bcc/pull/4085 
  - make bcc works on riscv
    - this only works on new kernel: https://github.com/iovisor/bcc/pull/4109 (closed)
    - a less invasive approach: https://github.com/iovisor/bcc/pull/4118 (merged)
- sys-devel/mold
  - use 'mold' as default link, fixÂ R_RISCV_SET32Â issue: https://github.com/gentoo/gentoo/pull/26632
- deepin-overlay riscv support: https://github.com/deepin-community/deepin-overlay/pull/23
- riscv overlay
  - sys-apps/kexec-tools, new support for riscv
    - Patch commit: https://github.com/gentoo/riscv/commit/31108ac2c9aa23918f46ff3f56e3084d0bb725f2
    - Keywording: https://github.com/gentoo/riscv/commit/f3278d7aa754f3e32444e815e62db6b047ab3af8
- binhost project
  - Rootfs Image Ci project for various boards : D1, VisionFive, BealgeV
    - PR: https://github.com/Rabenda/riscv-calculate/pull/2
    - Images download: https://cirrus-ci.com/github/Rabenda/riscv-calculate
- Tinderbox project
  - project for riscv (which based on buildbot) is online/working: https://whale.plctlab.org/buildbot/

## Nixpkgs for RISC-V
- prelink: disable tests https://github.com/NixOS/nixpkgs/pull/183074
- qt6.wrapQtAppsHook: also wrap scripts, pretty error, show hints https://github.com/NixOS/nixpkgs/pull/181465
- tree-wide: skip manpage/completion installs depending on host binaries https://github.com/NixOS/nixpkgs/pull/182788
- duktape: force link shared library against libm https://github.com/NixOS/nixpkgs/pull/182430
- gstreamer: always enable introspection https://github.com/NixOS/nixpkgs/pull/180309
- mariadb{,-client}: fix cross compilation and build on riscv https://github.com/NixOS/nixpkgs/pull/179790
- curl: fix build on certain platforms https://github.com/NixOS/nixpkgs/pull/180478
- jtag-remote-server: init at unstable-2022-06-09 https://github.com/NixOS/nixpkgs/pull/180810
- slurm: move perl to nativeBuildInputs https://github.com/NixOS/nixpkgs/pull/180108
- gtk-engine-murrine: move intltool to nativeBuildInputs, set strictDeps https://github.com/NixOS/nixpkgs/pull/180113
- intools-wrapper: Add dynamicLinker for uClibc https://github.com/NixOS/nixpkgs/pull/183415
- gnome-desktop: fix cross https://github.com/NixOS/nixpkgs/pull/184023
- #ot make use of your OpenPGP smartcards without using GnuPG https://github.com/NickCao/resign

## Firefox on RV64GCV

ä¹‹å‰çš„å°ä¼™ä¼´è·‘è·¯äº†ã€‚éœ€è¦é‡æ–°æ‹›äººå¼€å§‹ã€‚æ¬¢è¿åŠ å…¥ã€‚

## Enable DynamoRIO running on RV64GC

å½“å‰ DynamoRIO è¿›åº¦å¤„åœ¨åˆæœŸæ”¯æŒé˜¶æ®µï¼Œç›®å‰æ­£åœ¨å¯¹ RISC-V åšç¼–è¯‘ç›¸å…³çš„æ”¯æŒï¼ˆå°šä¸èƒ½ç¼–è¯‘ï¼‰ï¼Œå¦‚åŸºæœ¬çš„å®ã€æšä¸¾åŠç±»å‹çš„å®šä¹‰ï¼Œå¯„å­˜å™¨ã€SIMDã€TLSã€å­˜æ ¹å¤§å°ã€syscall/signal ABIã€ ELF Section Types åŠè°ƒç”¨çº¦å®šçš„æè¿°ï¼Œopcodeã€æŒ‡ä»¤ç”Ÿæˆå®çš„å®šä¹‰ï¼Œç­‰ã€‚

å¯¹ DynamoRIO çš„æ”¯æŒå¯ä»¥åˆ†äº”ä¸ªå¤§é˜¶æ®µè¿›è¡Œï¼š

1. æ·»åŠ  RISC-V å¹³å°ç‹¬ç«‹çš„å‡½æ•°ï¼ˆæ¡†æ¶ï¼‰/å®šä¹‰ç­‰ï¼Œä»¥æ»¡è¶³ã€Œå¯åœ¨ RISC-V ä¸ŠæˆåŠŸç¼–è¯‘ã€çš„ç›®æ ‡ _**ï¼ˆå½“å‰é˜¶æ®µï¼‰**_
2. ä¸º RISC-V è®¾ç½® CI ä»¥è¿›è¡Œè‡ªåŠ¨åŒ–ç¼–è¯‘å’Œæµ‹è¯•
3. å®Œå–„ RISC-V ç›¸å…³å‡½æ•°/å®šä¹‰ï¼Œå¯¹äºä¸€ä¸ªç®€å•ç¨‹åºï¼Œä½¿å¾— DynamoRIO åœ¨è‡ªå¸¦ç¤ºä¾‹å·¥å…·ä¸‹å·¥ä½œ
4. å®Œå–„ RISC-V ç›¸å…³å•å…ƒæµ‹è¯•/åŠŸèƒ½æµ‹è¯•ï¼Œè®¾ç½® CI ä»¥æ‰§è¡Œè‡ªåŠ¨åŒ–æµ‹è¯•ï¼Œä¸ºåç»­ç»´æŠ¤æä¾›æ–¹ä¾¿
5. ç»§ç»­æå‡å¯¹ RISC-V çš„æ”¯æŒä»¥é€‚ç”¨æ›´å¤æ‚çš„ç¨‹åºï¼Œä»¥åŠé•¿æœŸçš„ç»´æŠ¤å·¥ä½œ

æ›´è¯¦ç»†çš„è¿›åº¦åŠ todo åˆ—è¡¨ï¼Œè¯·æŸ¥é˜… https://gist.github.com/bekcpear/7c9e710ee5b674888fcf5e5d8445dc16

## OpenCV for RV64GCV
  åœ¨ GSoC 2022ä¸­ï¼Œæˆ‘ä»¬æ­£åœ¨ä¸º RVV å®ç°ä¸€ä¸ªå…¨æ–°çš„ Universal Intrinsic åç«¯ï¼Œå¹¶ä¸”é’ˆå¯¹å¯å˜é•¿åº¦å‘é‡ä½“ç³»ç»“æ„ä¿®æ”¹ç°æœ‰çš„ Universal Intrinsic è®¾è®¡ã€‚

  ç›®å‰ï¼Œæˆ‘ä»¬å·²ç»å®Œæˆäº†å¯¹ Universal Intrinsic æ¡†æ¶çš„ä¿®æ”¹ï¼Œå¢åŠ äº†å¯¹å¯å˜é•¿ä½“ç³»ç»“æ„çš„æ”¯æŒï¼Œå¹¶å¢åŠ äº†ç›¸åº”çš„æµ‹è¯•ç”¨ä¾‹ã€‚
  
  ç›¸å…³çš„ patch å·²ç»è¢«ä¸Šæ¸¸æ¥æ”¶ï¼š
  - https://github.com/opencv/opencv/pull/22179
  - https://github.com/opencv/opencv/pull/22278
  - https://github.com/opencv/opencv/pull/22292

  è¯¥é¡¹ç›®å·²ç»é€šè¿‡äº† GSoC çš„ä¸­æœŸè€ƒæ ¸ï¼Œæ¥ä¸‹æ¥å°†å®ç°å‰©ä½™çš„ Universal Intrinsic å‡½æ•°ï¼Œå¹¶å°è¯•ä¼˜åŒ– OpenCV å›¾åƒå¤„ç†æ¨¡å—ä¸­çš„éƒ¨åˆ†çƒ­ç‚¹å‡½æ•°ã€‚

  å…³äºè¯¥é¡¹ç›®çš„æ›´å¤šä¿¡æ¯ï¼š
  - [Proposal](https://docs.google.com/document/d/1SQhKS0z2VjHDRw7PcnnvkwvpYIQPNwVPZdaxm_-kjfk/edit?usp=sharing)
  - [Slides](https://docs.google.com/presentation/d/1_gzvWbW0NJloHgdmVinwqDWXtUvL6767ofhIY3bMKbo/edit?usp=sharing)
  - [Sample Project](https://github.com/hanliutong/rvv-ui)
  - [OpenCV Evolution è®¨è®º](https://github.com/opencv/opencv/issues/21829)

## Experimental/simd in LIBCXX

- åœ¨builtinå±‚æ·»åŠ äº†æ¯”è¾ƒæ“ä½œç¬¦ï¼ˆ==, !=, <=, <ï¼‰çš„é‡è½½å®ç°
- åœ¨builtinå±‚æ·»åŠ äº†æœ€å€¼è®¡ç®—ç›¸å…³æ“ä½œï¼ˆmin, max, minmax, clampï¼‰çš„é‡è½½å®ç°
- ä¿®å¤äº†éƒ¨åˆ†å¤–éƒ¨æ¥å£ä¸è§„èŒƒä¸ç¬¦çš„é—®é¢˜
- ä¿®å¤äº†simd_maskç±»ä¸­æ¯”è¾ƒæ“ä½œç¬¦ï¼ˆ==, !=ï¼‰çš„å®ç°
- é‡æ„æµ‹è¯•ç”¨ä¾‹ï¼Œæ·»åŠ å¯éå†æ‰€æœ‰å¯å‘é‡åŒ–å…ƒç´ ç±»å‹åŠABIæ ‡ç­¾çš„æ¨¡ç‰ˆç±»ï¼Œç”¨äºä¿è¯åç»­æµ‹è¯•å®ç°çš„è¦†ç›–åº¦
- å½“å‰çš„æ¶æ„ä»£ç ä½äº[PLCTçš„LLVMä»“åº“](https://github.com/plctlab/llvm-project)çš„**libcxx-simd-dev**åˆ†æ”¯ä¸­ã€‚

## LuaJIT RV64G porting

ä¹‹å‰çš„å°ä¼™ä¼´è·‘è·¯äº†ã€‚éœ€è¦é‡æ–°æ‹›äººå¼€å§‹ã€‚æ¬¢è¿åŠ å…¥ã€‚

## gem5

- RVVæ”¯æŒè¿›å±•
	- æ–°å¢å®šç‚¹é¥±å’ŒåŠ å‡æ³•æŒ‡ä»¤
	- æ–°å¢stride loadæŒ‡ä»¤
	- æ–°å¢int/float reduceæŒ‡ä»¤
	- å·²å®ç°çš„ç®—æœ¯æŒ‡ä»¤å…¨éƒ¨æ”¯æŒvmu/vtu
	- ç®€åŒ–äº†å·²æœ‰çš„è®¿å­˜æŒ‡ä»¤

	- é€šè¿‡[é­”æ”¹ Spike](https://github.com/ksco/riscv-isa-sim/blob/rvv-tests/riscv/insns/addi.h#L1-L14)æ¥ç”Ÿæˆ RVV æŒ‡ä»¤æµ‹è¯•ï¼Œå·²æ”¯æŒå¤§éƒ¨åˆ†æŒ‡ä»¤ï¼š[https://github.com/ksco/riscv-tests-upstream/tree/spike]()

	- RVVå®ç°å·²æäº¤ [draft patch](https://gem5-review.googlesource.com/c/public/gem5/+/59789) åˆ°gem5ä¸Šæ¸¸ï¼Œé™„æœ‰ä¸€ä»½ [RFC](ï¼šhttps://docs.google.com/document/d/1yUDPU9NvpKo1WM1WYfdx20_aXLnlHssUUsDYR4lu95Q/edit)ï¼Œæ¬¢è¿å¤§å®¶æå‡ºè¯„è®ºå’Œå»ºè®®ï¼

- RVKæ”¯æŒ
	- å‘ä¸Šæ¸¸æäº¤çš„Kæ‰©å±•æ”¯æŒå·²ç»åˆå¹¶ï¼š[https://gem5-review.googlesource.com/c/public/gem5/+/60949]()

- å…¶ä»–
	-  ä¸€äº›å°çš„ä¿®å¤å’Œæ”¹è¿›patchå·²åˆå¹¶è¿›å…¥ä¸Šæ¸¸ï¼š
		- arch-riscv: Use more precise mnemonicsï¼š[https://gem5-review.googlesource.com/c/public/gem5/+/61149]()
		- arch-riscv: Treat InvalidRegClass as zero registerï¼š[https://gem5-review.googlesource.com/c/public/gem5/+/61150]()
	- å°è¯•ä¸º gem5 æ–°å¢äº† HTIF è®¾å¤‡æ”¯æŒï¼Œå·²ç»å¯ä»¥éƒ¨åˆ†å·¥ä½œï¼Œä½†ä»å­˜åœ¨é—®é¢˜ï¼š[https://github.com/plctlab/plct-gem5/tree/htif-dev]()


## Spike

- Zceæ”¯æŒå®Œå–„äº†Zcmtç›¸å…³çš„å®ç°,æ·»åŠ äº†Stateen csrç›¸å…³çš„æ§åˆ¶æ”¯æŒ:  https://github.com/plctlab/plct-qemu/tree/plct-zce-upstream
- æ·»åŠ äº†å¯¹Smstateenæ‰©å±•çš„æ”¯æŒ, å·²åˆå¹¶ä¸Šæ¸¸: https://github.com/riscv-software-src/riscv-isa-sim/pull/1035
  - å¯¹Zfinxæ”¯æŒæ·»åŠ äº†Stateen csrç›¸å…³çš„æ§åˆ¶æ”¯æŒ: https://github.com/plctlab/plct-qemu/tree/plct-zce-upstream
- æ·»åŠ äº†å¯¹Sscofpmfæ‰©å±•çš„æ”¯æŒ: https://github.com/riscv-software-src/riscv-isa-sim/pull/1036
- ä¿®å¤å®Œå–„äº†éƒ¨åˆ†CSRåŠç‰¹æƒçº§ç›¸å…³çš„æ£€æŸ¥, å·²åˆå¹¶è‡³ä¸Šæ¸¸:
  -  https://github.com/riscv-software-src/riscv-isa-sim/pull/1040
  -  https://github.com/riscv-software-src/riscv-isa-sim/pull/1041
  -  https://github.com/riscv-software-src/riscv-isa-sim/pull/1042

## QEMU

- Zceæ”¯æŒå®Œå–„äº†Zcmtç›¸å…³çš„å®ç°,ä¿®å¤äº†éƒ¨åˆ†åæ±‡ç¼–é—®é¢˜: https://github.com/plctlab/plct-qemu/tree/plct-zce-upstream
- ä¿®å¤å®Œå–„äº†éƒ¨åˆ†CSRåŠç‰¹æƒçº§ç›¸å…³çš„æ£€æŸ¥,å·²è¢«æ¥æ”¶: https://github.com/plctlab/plct-qemu/tree/plct-csr-fix-v3
- å®Œå–„äº†counterç›¸å…³çš„æ£€æŸ¥, è¿˜åœ¨è¯„å®¡å½“ä¸­:https://github.com/plctlab/plct-qemu/tree/plct-ctr-fix

## Other Support for RISC-V International

### SAIL/ACT

- CMOæ”¯æŒæš‚æ— æ–°å›å¤æ„è§, ç›¸å…³æ”¯æŒæš‚æ— æ›´æ–°,æ¬¢è¿è¯„è®º
  - https://github.com/riscv/sail-riscv/pull/137
  - https://github.com/riscv-non-isa/riscv-arch-test/pull/226
  - https://github.com/riscv-software-src/riscv-ctg/pull/22
  - https://github.com/riscv-software-src/riscof/pull/46
  - https://github.com/riscv-software-src/riscv-isac/pull/43


## åœ¨æ–¹èˆŸå¼€æºç¼–è¯‘å™¨ç¤¾åŒºçš„å·¥ä½œ

PLCTå®éªŒå®¤çš„å²å®å®ä¾ç„¶æ¯å‘¨åœ¨æ›´æ–°æ–¹èˆŸç¼–è¯‘å™¨ç¤¾åŒºå‘¨æŠ¥ï¼ˆOpenArkCompiler Weeklyï¼‰ï¼Œç›®å‰å·²ç»æ›´æ–°åˆ°ç¬¬123æœŸã€‚

æ–¹èˆŸç¼–è¯‘å™¨å‘¨æŠ¥æ¯å‘¨æ—¥æ™šä¸Šé€šè¿‡Repoã€çŸ¥ä¹ã€Bilibiliå’Œé‚®ä»¶åˆ—è¡¨å‘å¸ƒã€‚

-  Repo: https://github.com/isrc-cas/arkcompiler-materials

-  çŸ¥ä¹ï¼šhttps://zhuanlan.zhihu.com/openarkcompiler

-  Bilibiliï¼šhttps://www.bilibili.com/read/readlist/rl199373

-  é‚®ä»¶åˆ—è¡¨åŠå…¶è®¢é˜…æ–¹å¼ï¼šhttps://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX


## MLIR

### Upstream RVV Dialect Proposal
**å„ç§é“¾æ¥**
- RFC Patch -  https://reviews.llvm.org/D108536
- RFC Post -  https://discourse.llvm.org/t/rfc-add-risc-v-vector-extension-rvv-dialect/4146/32
- MLIR + RVV é›†æˆæµ‹è¯•ç¯å¢ƒæ­å»ºæ–‡æ¡£ - https://gist.github.com/zhanghb97/ad44407e169de298911b8a4235e68497
- MLIR + RVV ç¯å¢ƒæ­å»º - https://github.com/buddy-compiler/buddy-mlir/blob/main/thirdparty/build-rvv-env.sh
- MLIR + RVV ç›¸å…³å®éªŒ - https://github.com/buddy-compiler/buddy-mlir/tree/main/examples/RVVExperiment
- åˆå§‹ vector config operation demo - https://github.com/buddy-compiler/buddy-mlir/blob/main/examples/RVVExperiment/rvv-vp-intrinsic.mlir#L37

### OSPP Mentorship

- Buddy Compiler å‚åŠ  OSPP 2022 çš„äº”ä¸ªå¸­ä½ - https://summer-ospp.ac.cn/#/org/orgdetail/8d995d4c-b188-4690-9a53-c022dc7c19e3/

### Buddy Compiler

**Buddy Compiler Website**
- ä¸»é¡µåœ°å€ - https://buddy-compiler.github.io/

**buddy-mlir**

https://github.com/buddy-compiler/buddy-mlir

New features:

- Add vector config operation and lowering pass demo.
- Add C++ wrapper for DAP FIR operation with end-to-end example.
- Caching for LLVM build in github actions.
- Add support for resizing in DIP dialect.
- Expose the interface with cmake.
- Add initial ANTLR frontend to MLIR Toy language.
- Add vp intrinsic example.
- Add RVV-specific load and store operations.

WIPs:

- Add initial implementation and a simple loop order change pass.
- Add example for dialect interface: BudInlinerInterface.
- Update scripts to run RISC-V emulator using LIT.

**buddy-benchmark**

https://github.com/buddy-compiler/buddy-benchmark

WIPs:
- Use buddy-mlir interface with cmake.
- Add initial vectorization benchmark.
- Add REPLICATE_PADDING boundary option in image_processing_benchmark.

## Chisel / FIRRTL ï¼ˆCAATå°é˜Ÿï¼‰


## coreboot for riscv

æœ¬æœŸæ²¡æœ‰æ–°çš„è¿›å±•

## openocd

æœ¬æœŸæ²¡æœ‰æ–°çš„è¿›å±•

## opensbi

- æ·»åŠ è¶…æ—¶ç­‰å¾…æ¥å£ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/002948.html)
- Shakti uartæ›´æ–°ï¼Œå¯„å­˜å™¨æ“ä½œä»16ä½ä¿®æ­£ä¸º8ä½ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/002953.html)
- æ·»åŠ Cadence uarté©±åŠ¨ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/002949.html)
- ä¸ºsbi_hsm_hart_startå‘é€ipiä¿¡å·æ—¶æ·»åŠ é”™è¯¯å¤„ç†ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/002962.html)
- ç®€åŒ–åˆ‡æ¢åˆ°ä½ç‰¹æƒç™»è®°æ—¶è®¾ç½®MPVçš„ä»£ç ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/002972.html)
- æ·»åŠ kconfigæ”¯æŒï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003033.html)
- ç®€åŒ–ä»fdtæå–uartçš„ä¿¡æ¯çš„ä»£ç ï¼Œåˆ›å»ºå…¬å…±å‡½æ•°æå–ï¼šåŸºåœ°å€/é¢‘ç‡/æ³¢ç‰¹ç‡ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003010.html)
- ä¿®æ­£uartæ³¢ç‰¹ç‡åˆå§‹åŒ–é™¤0çš„é—®é¢˜ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003009.html)
- ä¿®æ­£pmuè®¡æ•°å™¨è®¡ç®—çš„bugï¼Œç›´æ¥ç§»ä½ä¼šæ•´æ•°æº¢å‡ºï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003071.html)
- æ·»åŠ å¯¹event_idçš„åˆæ³•æ€§æ£€æµ‹ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003072.html)
- ä¿®æ­£fw_event_mapåˆå§‹åŒ–ï¼Œæ•°ç»„å¤§å°ä¹‹å‰æ˜¯é”™è¯¯çš„ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003073.html)
- ä¿®æ­£printcï¼Œé˜²æ­¢ç¼“å†²åŒºæº¢å‡ºï¼Œé˜²æ­¢ç”Ÿæˆä¸å¸¦'\0'çš„å­—ç¬¦ä¸²ï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003088.html)
- ä¿®æ­£printfï¼Œåˆ é™¤ä¹‹å‰é€šè¿‡è¯»å–ä¸¤ä¸ªlongæ¥æ›¿ä»£long longçš„hackï¼Œç›´æ¥é€šè¿‡va_argè¯»å–long longï¼Œ[link](https://lists.infradead.org/pipermail/opensbi/2022-July/003095.html)

## u-boot

æœ¬æœŸæ²¡æœ‰æ–°çš„è¿›å±•

## The Aya Theorem Prover

ğŸ‘‰[å…³æ³¨ Aya å®æ—¶å¼€å‘åŠ¨æ€](https://github.com/aya-prover/aya-dev/pulls)ğŸ‘ˆ

- å°† LSP å˜æˆçº¯åˆ†æå™¨ï¼ˆç±»ä¼¼ clangdï¼‰[PR-432](https://github.com/aya-prover/aya-dev/pull/432)
- å‡çº§ Kala [PR-434](https://github.com/aya-prover/aya-dev/pull/434)
- é‡æ–°åˆ¶å®šç‰ˆæœ¬å‘½åå’Œå‘å¸ƒç­–ç•¥ï¼Œè‡ªåŠ¨å‘å¸ƒ SNAPSHOT ç‰ˆæœ¬åˆ° sonatype [PR-435](https://github.com/aya-prover/aya-dev/pull/435)
- å°†å¤šä¸ªé¡¹ç›®éœ€è¦ç”¨åˆ°çš„æ„å»ºæ—¶å·¥å…·å•ç‹¬å‘å¸ƒ [PR-436](https://github.com/aya-prover/aya-dev/pull/436)
- ä¿®å¤ First Match ä¸‹å¯¹ unreachable clause çš„è¯¯æŠ¥ [PR-438](https://github.com/aya-prover/aya-dev/pull/438)
- ä¿®å¤æœ‰å…³ primitive çš„é—®é¢˜ [PR-439](https://github.com/aya-prover/aya-dev/pull/439)

å®Œæ•´ç‰ˆæœ¬è¯·æŸ¥çœ‹ï¼š[Aya å¼€å‘ä»“åº“](https://github.com/aya-prover/aya-dev/pulls?q=is%3Apr+is%3Aclosed+updated%3A%3E%3D2022-07-01+)

## RISCVå¹³å°æµ‹è¯•æµ‹è¯„å·¥ä½œ


## RVLabç›¸å…³å·¥ä½œ
1. rvlabåŸºç¡€è®¾æ–½æ­å»º

   - ç»™2å°unmatchedå®‰è£…debianæ–°é•œåƒ

   - é…åˆä¿Šå¼ºè€å¸ˆæ­å»ºCIæµ‹è¯•ç¯å¢ƒ
   - åœ¨rvlabå†…ç½‘æ­å»ºmqtt server,å¹¶ä¿®æ”¹è¿è¡Œè¿œç¨‹æ§åˆ¶ç»§ç”µå™¨çš„è„šæœ¬
   - æ­å»ºä¸€å¥—ä¾›è¿œç¨‹è°ƒè¯•kernelçš„ç¯å¢ƒ

2. ç”¨vue.jsæ¡†æ¶ç¼–å†™rvlabç¡¬ä»¶ç®¡ç†å¹³å°çš„å‰ç«¯ï¼ŒåŒ…æ‹¬ï¼š

   - å­¦ä¹ å¹¶vue.jsæ¡†æ¶å’Œè¯­æ³•ï¼Œå¹¶æ­å»ºå’Œé…ç½®vue.jsç¯å¢ƒï¼Œå°†æ­å»ºå’Œé…ç½®æ­¥éª¤æ•´ç†æˆæ–‡æ¡£ https://zhuanlan.zhihu.com/p/535914034

   - åˆå¹¶vueå‰ç«¯æ¡†æ¶å’Œå·²å®Œæˆçš„flaskåç«¯ä»£ç ï¼Œå¹¶è°ƒé€šå‰åç«¯é€šè®¯

   - å­¦ä¹ vueå¼‚æ­¥é€šè®¯ï¼Œå¹¶è¿ç”¨äºå‰åç«¯äº¤äº’

   - å®Œæˆloginç•Œé¢ï¼Œregisterç•Œé¢ï¼Œè¿œç¨‹æ§åˆ¶ç»§ç”µå™¨ç•Œé¢çš„æ˜¾ç¤ºå’ŒåŠŸèƒ½

   - å®ŒæˆlogoutåŠŸèƒ½

   - å®Œæˆè®¾å¤‡ç®¡ç†ç•Œé¢æ˜¾ç¤ºï¼Œä»¥åŠæ–°å¢è®¾å¤‡ç•Œé¢æ˜¾ç¤ºå’ŒåŠŸèƒ½


## openEuler for RISC-V

- ä»2022å¹´2æœˆä»½å¼€å§‹è½¬å…¥ TARSIER åŒå‘¨æŠ¥ï¼š
  https://github.com/isrc-cas/tarsier-oerv/

## Debian for RISC-V

- å·²ç»æ”¹ä¸ºåŒå‘¨æŠ¥å½¢å¼ï¼Œç›´æ¥åœ¨ debian-riscv é‚®ä»¶åˆ—è¡¨ä¸­å‘å¸ƒã€‚

  ## å‚è€ƒé“¾æ¥

  - PLCT2022å¹´å¼€æºè·¯çº¿å›¾ https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
  - PLCTå®éªŒå®¤çš„å¼€æ”¾èŒä½(ç¤¾æ‹›) https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
  - PLCTå®éªŒå®¤çš„å¼€æ”¾èŒä½(å®ä¹ ç”Ÿ) https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
  - PLCT Weekly https://github.com/isrc-cas/PLCT-Weekly
  - PLCTå…¬å¼€æŠ¥å‘Šçš„Slidesï¼ˆéƒ¨åˆ†ï¼‰ https://github.com/isrc-cas/PLCT-Open-Reports
