# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 3539
attribute \keep 1
attribute \top 1
attribute \src "rvfi_testbench.sv:15.1-68.10"
module \rvfi_testbench
  wire width 8 $add$rvfi_testbench.sv:36$9_Y
  wire $auto$opt_reduce.cc:134:opt_mux$3149
  wire $auto$opt_reduce.cc:134:opt_mux$3155
  wire $auto$opt_reduce.cc:134:opt_mux$3157
  wire $auto$opt_reduce.cc:134:opt_mux$3159
  wire $auto$opt_reduce.cc:134:opt_mux$3161
  wire $auto$opt_reduce.cc:134:opt_mux$3163
  wire $auto$opt_reduce.cc:134:opt_mux$3165
  wire $auto$opt_reduce.cc:134:opt_mux$3167
  wire $auto$opt_reduce.cc:134:opt_mux$3169
  wire $auto$opt_reduce.cc:134:opt_mux$3171
  wire $auto$opt_reduce.cc:134:opt_mux$3173
  wire $auto$opt_reduce.cc:134:opt_mux$3175
  wire $auto$opt_reduce.cc:134:opt_mux$3177
  wire $auto$opt_reduce.cc:134:opt_mux$3179
  wire $auto$rtlil.cc:3097:Anyseq$3187
  wire $auto$rtlil.cc:3097:Anyseq$3189
  wire $auto$rtlil.cc:3097:Anyseq$3191
  wire $auto$rtlil.cc:3097:Anyseq$3193
  wire $auto$rtlil.cc:3097:Anyseq$3195
  wire $auto$rtlil.cc:3097:Anyseq$3197
  wire $auto$rtlil.cc:3097:Anyseq$3199
  wire $auto$rtlil.cc:3097:Anyseq$3201
  wire $auto$rtlil.cc:3097:Anyseq$3203
  wire $auto$rtlil.cc:3097:Anyseq$3205
  wire $auto$rtlil.cc:3097:Anyseq$3207
  wire $auto$rtlil.cc:3097:Anyseq$3209
  wire $auto$rtlil.cc:3097:Anyseq$3211
  wire $auto$rtlil.cc:3097:Anyseq$3213
  wire $auto$rtlil.cc:3097:Anyseq$3215
  wire $auto$rtlil.cc:3097:Anyseq$3217
  wire $auto$rtlil.cc:3097:Anyseq$3219
  wire $auto$rtlil.cc:3097:Anyseq$3221
  wire $auto$rtlil.cc:3097:Anyseq$3223
  wire $auto$rtlil.cc:3097:Anyseq$3225
  wire $auto$rtlil.cc:3097:Anyseq$3227
  wire $auto$rtlil.cc:3097:Anyseq$3229
  wire $auto$rtlil.cc:3097:Anyseq$3231
  wire $auto$rtlil.cc:3097:Anyseq$3233
  wire $auto$rtlil.cc:3097:Anyseq$3235
  wire $auto$rtlil.cc:3097:Anyseq$3237
  wire $auto$rtlil.cc:3097:Anyseq$3239
  wire $auto$rtlil.cc:3097:Anyseq$3241
  wire $auto$rtlil.cc:3097:Anyseq$3243
  wire $auto$rtlil.cc:3097:Anyseq$3245
  wire $auto$rtlil.cc:3097:Anyseq$3247
  wire $auto$rtlil.cc:3097:Anyseq$3249
  wire $auto$rtlil.cc:3097:Anyseq$3251
  wire $auto$rtlil.cc:3097:Anyseq$3253
  wire $auto$rtlil.cc:3097:Anyseq$3255
  wire $auto$rtlil.cc:3097:Anyseq$3257
  wire $auto$rtlil.cc:3097:Anyseq$3259
  wire $auto$rtlil.cc:3097:Anyseq$3261
  wire $auto$rtlil.cc:3097:Anyseq$3263
  wire $auto$rtlil.cc:3097:Anyseq$3265
  wire $auto$rtlil.cc:3097:Anyseq$3267
  wire $auto$rtlil.cc:3097:Anyseq$3269
  wire $auto$rtlil.cc:3097:Anyseq$3271
  wire $auto$rtlil.cc:3097:Anyseq$3273
  wire $auto$rtlil.cc:3097:Anyseq$3275
  wire $auto$rtlil.cc:3097:Anyseq$3277
  wire $auto$rtlil.cc:3097:Anyseq$3279
  wire $auto$rtlil.cc:3097:Anyseq$3281
  wire $auto$rtlil.cc:3097:Anyseq$3283
  wire $auto$rtlil.cc:3097:Anyseq$3285
  wire $auto$rtlil.cc:3097:Anyseq$3287
  wire $auto$rtlil.cc:3097:Anyseq$3289
  wire $auto$rtlil.cc:3097:Anyseq$3291
  wire $auto$rtlil.cc:3097:Anyseq$3293
  wire $auto$rtlil.cc:3097:Anyseq$3295
  wire $auto$rtlil.cc:3097:Anyseq$3297
  wire $auto$rtlil.cc:3097:Anyseq$3299
  wire $auto$rtlil.cc:3097:Anyseq$3301
  wire $auto$rtlil.cc:3097:Anyseq$3303
  wire $auto$rtlil.cc:3097:Anyseq$3305
  wire $auto$rtlil.cc:3097:Anyseq$3307
  wire $auto$rtlil.cc:3097:Anyseq$3309
  wire $auto$rtlil.cc:3097:Anyseq$3311
  wire $auto$rtlil.cc:3097:Anyseq$3313
  wire $auto$rtlil.cc:3097:Anyseq$3315
  wire $auto$rtlil.cc:3097:Anyseq$3317
  wire $auto$rtlil.cc:3097:Anyseq$3319
  wire $auto$rtlil.cc:3097:Anyseq$3321
  wire $auto$rtlil.cc:3097:Anyseq$3323
  wire $auto$rtlil.cc:3097:Anyseq$3325
  wire $auto$rtlil.cc:3097:Anyseq$3327
  wire $auto$rtlil.cc:3097:Anyseq$3329
  wire $auto$rtlil.cc:3097:Anyseq$3331
  wire $auto$rtlil.cc:3097:Anyseq$3333
  wire $auto$rtlil.cc:3097:Anyseq$3335
  wire $auto$rtlil.cc:3097:Anyseq$3337
  wire $auto$rtlil.cc:3097:Anyseq$3339
  wire $auto$rtlil.cc:3097:Anyseq$3341
  wire $auto$rtlil.cc:3097:Anyseq$3343
  wire $auto$rtlil.cc:3097:Anyseq$3345
  wire $auto$rtlil.cc:3097:Anyseq$3347
  wire $auto$rtlil.cc:3097:Anyseq$3349
  wire $auto$rtlil.cc:3097:Anyseq$3351
  wire $auto$rtlil.cc:3097:Anyseq$3353
  wire $auto$rtlil.cc:3097:Anyseq$3355
  wire $auto$rtlil.cc:3097:Anyseq$3357
  wire $auto$rtlil.cc:3097:Anyseq$3359
  wire $auto$rtlil.cc:3097:Anyseq$3361
  wire $auto$rtlil.cc:3097:Anyseq$3363
  wire $auto$rtlil.cc:3097:Anyseq$3365
  wire $auto$rtlil.cc:3097:Anyseq$3367
  wire $auto$rtlil.cc:3097:Anyseq$3369
  wire $auto$rtlil.cc:3097:Anyseq$3371
  wire $auto$rtlil.cc:3097:Anyseq$3373
  wire $auto$rtlil.cc:3097:Anyseq$3375
  wire $auto$rtlil.cc:3097:Anyseq$3377
  wire $auto$rtlil.cc:3097:Anyseq$3379
  wire $auto$rtlil.cc:3097:Anyseq$3381
  wire $auto$rtlil.cc:3097:Anyseq$3383
  wire $auto$rtlil.cc:3097:Anyseq$3385
  wire $auto$rtlil.cc:3097:Anyseq$3387
  wire $auto$rtlil.cc:3097:Anyseq$3389
  wire $auto$rtlil.cc:3097:Anyseq$3391
  wire $auto$rtlil.cc:3097:Anyseq$3393
  wire $auto$rtlil.cc:3097:Anyseq$3395
  wire $auto$rtlil.cc:3097:Anyseq$3397
  wire $auto$rtlil.cc:3097:Anyseq$3399
  wire $auto$rtlil.cc:3097:Anyseq$3401
  wire $auto$rtlil.cc:3097:Anyseq$3403
  wire $auto$rtlil.cc:3097:Anyseq$3405
  wire $auto$rtlil.cc:3097:Anyseq$3407
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3409
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3411
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3413
  wire $auto$rtlil.cc:3097:Anyseq$3415
  wire $auto$rtlil.cc:3097:Anyseq$3417
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3419
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3421
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3423
  wire $auto$rtlil.cc:3097:Anyseq$3425
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3427
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3429
  wire $auto$rtlil.cc:3097:Anyseq$3431
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3433
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3435
  wire $auto$rtlil.cc:3097:Anyseq$3437
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3439
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3441
  wire $auto$rtlil.cc:3097:Anyseq$3443
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3445
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3447
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3449
  wire $auto$rtlil.cc:3097:Anyseq$3451
  wire $auto$rtlil.cc:3097:Anyseq$3453
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3455
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3457
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3459
  wire $auto$rtlil.cc:3097:Anyseq$3461
  wire $auto$rtlil.cc:3097:Anyseq$3463
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3465
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3467
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3469
  wire $auto$rtlil.cc:3097:Anyseq$3471
  wire $auto$rtlil.cc:3097:Anyseq$3473
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3475
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3477
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3479
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3481
  wire $auto$rtlil.cc:3097:Anyseq$3483
  wire $auto$rtlil.cc:3097:Anyseq$3485
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3487
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3489
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3491
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3493
  wire $auto$rtlil.cc:3097:Anyseq$3495
  wire $auto$rtlil.cc:3097:Anyseq$3497
  wire width 8 $auto$rtlil.cc:3097:Anyseq$3499
  wire width 8 $auto$rtlil.cc:3097:Anyseq$3501
  wire width 8 $auto$rtlil.cc:3097:Anyseq$3503
  wire width 8 $auto$rtlil.cc:3097:Anyseq$3505
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3507
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3509
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3511
  wire $auto$rtlil.cc:3097:Anyseq$3513
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3515
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3517
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3519
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3521
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3523
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3525
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3527
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3529
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3531
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3533
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3535
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$3181
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.47-221.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "32"
  wire width 33 signed $auto$wreduce.cc:454:run$3182
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.39-241.76|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$3183
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.39-248.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$3184
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  wire width 32 $auto$wreduce.cc:454:run$3185
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  wire $eq$rvfi_testbench.sv:29$3_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_CHECK[0:0]$127
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_EN[0:0]$128
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_CHECK[0:0]$137
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_EN[0:0]$138
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_CHECK[0:0]$147
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_EN[0:0]$148
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_CHECK[0:0]$157
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_EN[0:0]$158
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$46_CHECK[0:0]$129
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$51_CHECK[0:0]$139
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$56_CHECK[0:0]$149
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$61_CHECK[0:0]$159
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:135.13-135.25"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:136.13-136.26"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:137.13-137.27"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:161.48-161.73"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$202_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$204_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$206_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$208_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.11-160.43"
  wire $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.11-150.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.11-153.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
  wire $flatten\checker_inst.$procmux$1005_Y
  wire $flatten\checker_inst.$procmux$1008_Y
  wire $flatten\checker_inst.$procmux$1010_Y
  wire $flatten\checker_inst.$procmux$1013_Y
  wire $flatten\checker_inst.$procmux$1042_Y
  wire $flatten\checker_inst.$procmux$1044_Y
  wire $flatten\checker_inst.$procmux$1047_Y
  wire $flatten\checker_inst.$procmux$1054_Y
  wire $flatten\checker_inst.$procmux$1056_Y
  wire $flatten\checker_inst.$procmux$1059_Y
  wire $flatten\checker_inst.$procmux$1078_Y
  wire $flatten\checker_inst.$procmux$1080_Y
  wire $flatten\checker_inst.$procmux$1083_Y
  wire $flatten\checker_inst.$procmux$1089_Y
  wire $flatten\checker_inst.$procmux$1092_Y
  wire $flatten\checker_inst.$procmux$1094_Y
  wire $flatten\checker_inst.$procmux$1097_Y
  wire $flatten\checker_inst.$procmux$1103_Y
  wire $flatten\checker_inst.$procmux$1106_Y
  wire $flatten\checker_inst.$procmux$1108_Y
  wire $flatten\checker_inst.$procmux$1111_Y
  wire $flatten\checker_inst.$procmux$1131_Y
  wire $flatten\checker_inst.$procmux$1134_Y
  wire $flatten\checker_inst.$procmux$1136_Y
  wire $flatten\checker_inst.$procmux$1139_Y
  wire $flatten\checker_inst.$procmux$1167_Y
  wire $flatten\checker_inst.$procmux$1173_Y
  wire $flatten\checker_inst.$procmux$463_Y
  wire $flatten\checker_inst.$procmux$469_Y
  wire $flatten\checker_inst.$procmux$481_Y
  wire $flatten\checker_inst.$procmux$493_Y
  wire $flatten\checker_inst.$procmux$505_Y
  wire $flatten\checker_inst.$procmux$510_Y
  wire $flatten\checker_inst.$procmux$513_Y
  wire $flatten\checker_inst.$procmux$518_Y
  wire $flatten\checker_inst.$procmux$521_Y
  wire $flatten\checker_inst.$procmux$526_Y
  wire $flatten\checker_inst.$procmux$529_Y
  wire $flatten\checker_inst.$procmux$534_Y
  wire $flatten\checker_inst.$procmux$537_Y
  wire $flatten\checker_inst.$procmux$543_Y
  wire $flatten\checker_inst.$procmux$545_Y
  wire $flatten\checker_inst.$procmux$548_Y
  wire $flatten\checker_inst.$procmux$554_Y
  wire $flatten\checker_inst.$procmux$556_Y
  wire $flatten\checker_inst.$procmux$559_Y
  wire $flatten\checker_inst.$procmux$565_Y
  wire $flatten\checker_inst.$procmux$567_Y
  wire $flatten\checker_inst.$procmux$570_Y
  wire $flatten\checker_inst.$procmux$576_Y
  wire $flatten\checker_inst.$procmux$578_Y
  wire $flatten\checker_inst.$procmux$581_Y
  wire $flatten\checker_inst.$procmux$587_Y
  wire $flatten\checker_inst.$procmux$590_Y
  wire $flatten\checker_inst.$procmux$596_Y
  wire $flatten\checker_inst.$procmux$599_Y
  wire $flatten\checker_inst.$procmux$614_Y
  wire $flatten\checker_inst.$procmux$617_Y
  wire $flatten\checker_inst.$procmux$632_Y
  wire $flatten\checker_inst.$procmux$635_Y
  wire $flatten\checker_inst.$procmux$641_Y
  wire $flatten\checker_inst.$procmux$643_Y
  wire $flatten\checker_inst.$procmux$646_Y
  wire $flatten\checker_inst.$procmux$652_Y
  wire $flatten\checker_inst.$procmux$654_Y
  wire $flatten\checker_inst.$procmux$657_Y
  wire $flatten\checker_inst.$procmux$664_Y
  wire $flatten\checker_inst.$procmux$666_Y
  wire $flatten\checker_inst.$procmux$669_Y
  wire $flatten\checker_inst.$procmux$676_Y
  wire $flatten\checker_inst.$procmux$678_Y
  wire $flatten\checker_inst.$procmux$681_Y
  wire $flatten\checker_inst.$procmux$700_Y
  wire $flatten\checker_inst.$procmux$702_Y
  wire $flatten\checker_inst.$procmux$705_Y
  wire $flatten\checker_inst.$procmux$711_Y
  wire $flatten\checker_inst.$procmux$714_Y
  wire $flatten\checker_inst.$procmux$716_Y
  wire $flatten\checker_inst.$procmux$719_Y
  wire $flatten\checker_inst.$procmux$725_Y
  wire $flatten\checker_inst.$procmux$728_Y
  wire $flatten\checker_inst.$procmux$730_Y
  wire $flatten\checker_inst.$procmux$733_Y
  wire $flatten\checker_inst.$procmux$753_Y
  wire $flatten\checker_inst.$procmux$756_Y
  wire $flatten\checker_inst.$procmux$758_Y
  wire $flatten\checker_inst.$procmux$761_Y
  wire $flatten\checker_inst.$procmux$790_Y
  wire $flatten\checker_inst.$procmux$792_Y
  wire $flatten\checker_inst.$procmux$795_Y
  wire $flatten\checker_inst.$procmux$802_Y
  wire $flatten\checker_inst.$procmux$804_Y
  wire $flatten\checker_inst.$procmux$807_Y
  wire $flatten\checker_inst.$procmux$826_Y
  wire $flatten\checker_inst.$procmux$828_Y
  wire $flatten\checker_inst.$procmux$831_Y
  wire $flatten\checker_inst.$procmux$837_Y
  wire $flatten\checker_inst.$procmux$840_Y
  wire $flatten\checker_inst.$procmux$842_Y
  wire $flatten\checker_inst.$procmux$845_Y
  wire $flatten\checker_inst.$procmux$851_Y
  wire $flatten\checker_inst.$procmux$854_Y
  wire $flatten\checker_inst.$procmux$856_Y
  wire $flatten\checker_inst.$procmux$859_Y
  wire $flatten\checker_inst.$procmux$879_Y
  wire $flatten\checker_inst.$procmux$882_Y
  wire $flatten\checker_inst.$procmux$884_Y
  wire $flatten\checker_inst.$procmux$887_Y
  wire $flatten\checker_inst.$procmux$916_Y
  wire $flatten\checker_inst.$procmux$918_Y
  wire $flatten\checker_inst.$procmux$921_Y
  wire $flatten\checker_inst.$procmux$928_Y
  wire $flatten\checker_inst.$procmux$930_Y
  wire $flatten\checker_inst.$procmux$933_Y
  wire $flatten\checker_inst.$procmux$952_Y
  wire $flatten\checker_inst.$procmux$954_Y
  wire $flatten\checker_inst.$procmux$957_Y
  wire $flatten\checker_inst.$procmux$963_Y
  wire $flatten\checker_inst.$procmux$966_Y
  wire $flatten\checker_inst.$procmux$968_Y
  wire $flatten\checker_inst.$procmux$971_Y
  wire $flatten\checker_inst.$procmux$977_Y
  wire $flatten\checker_inst.$procmux$980_Y
  wire $flatten\checker_inst.$procmux$982_Y
  wire $flatten\checker_inst.$procmux$985_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:53.24-53.36|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$and$insn_sw.v:53$264_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.54-46.76|rvfi_insn_check.sv:66.16-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.80-46.106|rvfi_insn_check.sv:66.16-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$255_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.23-46.76|rvfi_insn_check.sv:66.16-90.4"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_sw.v:46$254_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:51.46-51.68|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$mul$insn_sw.v:51$261_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:50.44-50.62|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$sub$insn_sw.v:50$258_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_ADDR[4:0]$291
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_DATA[31:0]$292
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_ADDR[4:0]$294
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_DATA[31:0]$295
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\pc_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$11\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$12\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$12\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$13\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$14\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\force_zero_lsb[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$2\ld_ctrl[4:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$2\s_ctrl[4:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\rd_addr_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$5\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$6\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$6\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$7\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$8\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.51-127.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$284_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.38-283.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554.51-554.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$361_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556.46-556.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$363_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556.46-556.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$364_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556.46-556.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$365_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229.39-229.51|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$317_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$331_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.53-473.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$332_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.73-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$334_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.42-493.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.62-493.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$340_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$385_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.99-643.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$400_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.59-532.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$358_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$368_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$333_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.42-493.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$341_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$397_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$399_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$401_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$403_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$405_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.33-184.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$306_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189.57-189.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$309_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190.57-190.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$312_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492.49-492.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$337_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.53-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$353_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.77-532.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$357_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.53-562.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$367_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.73-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$369_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554.51-554.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$360_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:699.45-699.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:699$412_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710.46-710.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$415_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737.44-737.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737$419_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276.38-276.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$324_Y
  wire $flatten\wrapper.\uut.$procmux$1184_CMP
  wire $flatten\wrapper.\uut.$procmux$1289_CMP
  wire $flatten\wrapper.\uut.$procmux$1428_CMP
  wire $flatten\wrapper.\uut.$procmux$1928_CMP
  wire $flatten\wrapper.\uut.$procmux$1952_CMP
  wire $flatten\wrapper.\uut.$procmux$1953_CMP
  wire $flatten\wrapper.\uut.$procmux$1954_CMP
  wire $flatten\wrapper.\uut.$procmux$1955_CMP
  wire $flatten\wrapper.\uut.$procmux$2193_CMP
  wire $flatten\wrapper.\uut.$procmux$2539_CMP
  wire $flatten\wrapper.\uut.$procmux$2774_CMP
  wire $flatten\wrapper.\uut.$procmux$2775_CMP
  wire $flatten\wrapper.\uut.$procmux$2777_CMP
  wire $flatten\wrapper.\uut.$procmux$2924_CMP
  wire $flatten\wrapper.\uut.$procmux$2925_CMP
  wire $flatten\wrapper.\uut.$procmux$2926_CMP
  wire $flatten\wrapper.\uut.$procmux$2927_CMP
  wire $flatten\wrapper.\uut.$procmux$2928_CMP
  wire $flatten\wrapper.\uut.$procmux$2929_CMP
  wire $flatten\wrapper.\uut.$procmux$2930_CMP
  wire $flatten\wrapper.\uut.$procmux$2960_CMP
  wire $flatten\wrapper.\uut.$procmux$2961_CMP
  wire $flatten\wrapper.\uut.$procmux$2962_CMP
  wire $flatten\wrapper.\uut.$procmux$2963_CMP
  wire $flatten\wrapper.\uut.$procmux$2964_CMP
  wire $flatten\wrapper.\uut.$procmux$2965_CMP
  wire $flatten\wrapper.\uut.$procmux$2966_CMP
  wire $flatten\wrapper.\uut.$procmux$2967_CMP
  wire $flatten\wrapper.\uut.$procmux$2968_CMP
  wire $flatten\wrapper.\uut.$procmux$2969_CMP
  wire $flatten\wrapper.\uut.$procmux$2970_CMP
  wire $flatten\wrapper.\uut.$procmux$2971_CMP
  wire $flatten\wrapper.\uut.$procmux$2972_CMP
  wire $flatten\wrapper.\uut.$procmux$2990_CMP
  wire $flatten\wrapper.\uut.$procmux$2991_CMP
  wire $flatten\wrapper.\uut.$procmux$2992_CMP
  wire $flatten\wrapper.\uut.$procmux$2993_CMP
  wire $flatten\wrapper.\uut.$procmux$2994_CMP
  wire $flatten\wrapper.\uut.$procmux$2995_CMP
  wire $flatten\wrapper.\uut.$procmux$3010_CMP
  wire $flatten\wrapper.\uut.$procmux$3011_CMP
  wire $flatten\wrapper.\uut.$procmux$3012_CMP
  wire $flatten\wrapper.\uut.$procmux$3013_CMP
  wire $flatten\wrapper.\uut.$procmux$3014_CMP
  wire $flatten\wrapper.\uut.$procmux$3015_CMP
  wire $flatten\wrapper.\uut.$procmux$3016_CMP
  wire $flatten\wrapper.\uut.$procmux$3017_CMP
  wire $flatten\wrapper.\uut.$procmux$3018_CMP
  wire $flatten\wrapper.\uut.$procmux$3019_CMP
  wire $flatten\wrapper.\uut.$procmux$3050_CMP
  wire $flatten\wrapper.\uut.$procmux$3051_CMP
  wire $flatten\wrapper.\uut.$procmux$3052_CMP
  wire $flatten\wrapper.\uut.$procmux$3053_CMP
  wire $flatten\wrapper.\uut.$procmux$3054_CMP
  wire $flatten\wrapper.\uut.$procmux$3057_CMP
  wire $flatten\wrapper.\uut.$procmux$3060_CMP
  wire $flatten\wrapper.\uut.$procmux$3062_CMP
  wire $flatten\wrapper.\uut.$procmux$3063_CMP
  wire $flatten\wrapper.\uut.$procmux$3064_CMP
  wire $flatten\wrapper.\uut.$procmux$3065_CMP
  wire $flatten\wrapper.\uut.$procmux$3077_CMP
  wire $flatten\wrapper.\uut.$procmux$3080_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710.45-710.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$416_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:700.51-700.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:700$413_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707.40-707.52|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707$414_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.38-234.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$318_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261.38-261.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$322_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.38-268.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227.38-227.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$316_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492.48-492.83|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$338_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:494.48-494.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:494$343_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507.55-507.90|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507$346_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.55-509.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$351_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:579.45-579.86|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:579$373_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581.78-581.117|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$377_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581.45-581.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$378_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.38-255.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$321_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:693.50-693.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:693$411_Y
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  wire $initstate$2_wire
  attribute \hdlname "checker_inst check"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.22-16.27"
  wire \checker_inst.check
  attribute \hdlname "checker_inst clock"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.8-16.13"
  wire \checker_inst.clock
  attribute \hdlname "checker_inst halt"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:28.50-28.54"
  wire \checker_inst.halt
  attribute \hdlname "checker_inst insn"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:26.34-26.38"
  wire width 32 \checker_inst.insn
  attribute \hdlname "checker_inst insn_pma_x"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.8-92.18"
  wire \checker_inst.insn_pma_x
  attribute \hdlname "checker_inst insn_spec addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:45.17-45.21|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.addr
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:33.14-33.25|rvfi_insn_check.sv:66.16-90.4"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \hdlname "checker_inst insn_spec insn_imm"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:30.17-30.25|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.insn_imm
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:34.14-34.25|rvfi_insn_check.sv:66.16-90.4"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \hdlname "checker_inst insn_spec insn_padding"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:29.17-29.29|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:32.14-32.22|rvfi_insn_check.sv:66.16-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \hdlname "checker_inst insn_spec insn_rs2"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:31.14-31.22|rvfi_insn_check.sv:66.16-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rs2
  attribute \hdlname "checker_inst insn_spec misa_ok"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:40.8-40.15|rvfi_insn_check.sv:66.16-90.4"
  wire \checker_inst.insn_spec.misa_ok
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:5.25-5.34|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:9.25-9.39|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:6.25-6.38|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:7.25-7.39|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:8.25-8.39|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:4.41-4.51|rvfi_insn_check.sv:66.16-90.4"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:22.25-22.38|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_addr
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:23.25-23.39|rvfi_insn_check.sv:66.16-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_rmask
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:25.25-25.39|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_wdata
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:24.25-24.39|rvfi_insn_check.sv:66.16-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_wmask
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:21.25-21.38|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.spec_pc_wdata
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:19.41-19.53|rvfi_insn_check.sv:66.16-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:20.25-20.38|rvfi_insn_check.sv:66.16-90.4"
  wire width 32 \checker_inst.insn_spec.spec_rd_wdata
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:17.41-17.54|rvfi_insn_check.sv:66.16-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:18.41-18.54|rvfi_insn_check.sv:66.16-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \hdlname "checker_inst insn_spec spec_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:16.41-16.50|rvfi_insn_check.sv:66.16-90.4"
  wire \checker_inst.insn_spec.spec_trap
  attribute \hdlname "checker_inst insn_spec spec_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:15.41-15.51|rvfi_insn_check.sv:66.16-90.4"
  wire \checker_inst.insn_spec.spec_valid
  attribute \hdlname "checker_inst intr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:29.50-29.54"
  wire \checker_inst.intr
  attribute \hdlname "checker_inst mem_access_fault"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:118.8-118.24"
  wire \checker_inst.mem_access_fault
  attribute \hdlname "checker_inst mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:39.34-39.42"
  wire width 32 \checker_inst.mem_addr
  attribute \hdlname "checker_inst mem_pma_r"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.20-92.29"
  wire \checker_inst.mem_pma_r
  attribute \hdlname "checker_inst mem_pma_w"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.31-92.40"
  wire \checker_inst.mem_pma_w
  attribute \hdlname "checker_inst mem_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:42.34-42.43"
  wire width 32 \checker_inst.mem_rdata
  attribute \hdlname "checker_inst mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:40.34-40.43"
  wire width 4 \checker_inst.mem_rmask
  attribute \hdlname "checker_inst mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:43.34-43.43"
  wire width 32 \checker_inst.mem_wdata
  attribute \hdlname "checker_inst mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:41.34-41.43"
  wire width 4 \checker_inst.mem_wmask
  attribute \hdlname "checker_inst pc_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:36.34-36.42"
  wire width 32 \checker_inst.pc_rdata
  attribute \hdlname "checker_inst pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:37.34-37.42"
  wire width 32 \checker_inst.pc_wdata
  attribute \hdlname "checker_inst rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:34.50-34.57"
  wire width 5 \checker_inst.rd_addr
  attribute \hdlname "checker_inst rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:35.34-35.42"
  wire width 32 \checker_inst.rd_wdata
  attribute \hdlname "checker_inst reset"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.15-16.20"
  wire \checker_inst.reset
  attribute \hdlname "checker_inst rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:30.50-30.58"
  wire width 5 \checker_inst.rs1_addr
  attribute \hdlname "checker_inst rs1_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:32.34-32.43"
  wire width 32 \checker_inst.rs1_rdata
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.34-63.51"
  wire width 32 \checker_inst.rs1_rdata_or_zero
  attribute \hdlname "checker_inst rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:31.50-31.58"
  wire width 5 \checker_inst.rs2_addr
  attribute \hdlname "checker_inst rs2_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:33.34-33.43"
  wire width 32 \checker_inst.rs2_rdata
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:64.34-64.51"
  wire width 32 \checker_inst.rs2_rdata_or_zero
  attribute \hdlname "checker_inst rvfi_halt"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.264-17.273"
  wire \checker_inst.rvfi_halt
  attribute \hdlname "checker_inst rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.146-17.155"
  wire width 32 \checker_inst.rvfi_insn
  attribute \hdlname "checker_inst rvfi_intr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.323-17.332"
  wire \checker_inst.rvfi_intr
  attribute \hdlname "checker_inst rvfi_ixl"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.441-17.449"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \hdlname "checker_inst rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.876-17.889"
  wire width 32 \checker_inst.rvfi_mem_addr
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1005-17.1019"
  wire width 32 \checker_inst.rvfi_mem_rdata
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.919-17.933"
  wire width 4 \checker_inst.rvfi_mem_rmask
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1048-17.1062"
  wire width 32 \checker_inst.rvfi_mem_wdata
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.962-17.976"
  wire width 4 \checker_inst.rvfi_mem_wmask
  attribute \hdlname "checker_inst rvfi_mode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.382-17.391"
  wire width 2 \checker_inst.rvfi_mode
  attribute \hdlname "checker_inst rvfi_order"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.103-17.113"
  wire width 64 \checker_inst.rvfi_order
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.790-17.803"
  wire width 32 \checker_inst.rvfi_pc_rdata
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.833-17.846"
  wire width 32 \checker_inst.rvfi_pc_wdata
  attribute \hdlname "checker_inst rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.704-17.716"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.747-17.760"
  wire width 32 \checker_inst.rvfi_rd_wdata
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.500-17.513"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.602-17.616"
  wire width 32 \checker_inst.rvfi_rs1_rdata
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.559-17.572"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.645-17.659"
  wire width 32 \checker_inst.rvfi_rs2_rdata
  attribute \hdlname "checker_inst rvfi_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.205-17.214"
  wire \checker_inst.rvfi_trap
  attribute \hdlname "checker_inst rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.44-17.54"
  wire \checker_inst.rvfi_valid
  attribute \hdlname "checker_inst spec_mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:58.34-58.47"
  wire width 32 \checker_inst.spec_mem_addr
  attribute \hdlname "checker_inst spec_mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:59.34-59.48"
  wire width 4 \checker_inst.spec_mem_rmask
  attribute \hdlname "checker_inst spec_mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:61.34-61.48"
  wire width 32 \checker_inst.spec_mem_wdata
  attribute \hdlname "checker_inst spec_mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:60.34-60.48"
  wire width 4 \checker_inst.spec_mem_wmask
  attribute \hdlname "checker_inst spec_pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:57.34-57.47"
  wire width 32 \checker_inst.spec_pc_wdata
  attribute \hdlname "checker_inst spec_rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:55.50-55.62"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \hdlname "checker_inst spec_rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:56.34-56.47"
  wire width 32 \checker_inst.spec_rd_wdata
  attribute \hdlname "checker_inst spec_rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:53.50-53.63"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \hdlname "checker_inst spec_rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:54.50-54.63"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \hdlname "checker_inst spec_trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:52.50-52.59"
  wire \checker_inst.spec_trap
  attribute \hdlname "checker_inst spec_valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:51.50-51.60"
  wire \checker_inst.spec_valid
  attribute \hdlname "checker_inst trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:27.50-27.54"
  wire \checker_inst.trap
  attribute \hdlname "checker_inst valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.19-25.24"
  wire \checker_inst.valid
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_testbench.sv:33.13-33.18"
  wire width 8 \cycle
  attribute \init 8'00000000
  attribute \src "rvfi_testbench.sv:32.12-32.21"
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.314-26.323"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.176-26.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.383-26.392"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.521-26.529"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1046-26.1059"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1205-26.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1099-26.1113"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1258-26.1272"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1152-26.1166"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.452-26.461"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.123-26.133"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.940-26.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.993-26.1006"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.834-26.846"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.887-26.900"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.590-26.603"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.712-26.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.659-26.672"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.765-26.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.245-26.254"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.54-26.64"
  wire \rvfi_valid
  attribute \hdlname "wrapper addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:11.25-11.29"
  wire width 32 \wrapper.addr
  attribute \hdlname "wrapper clock"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:2.16-2.21"
  wire \wrapper.clock
  attribute \hdlname "wrapper instr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:8.29-8.34"
  wire width 32 \wrapper.instr
  attribute \hdlname "wrapper pc"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.25-7.27"
  wire width 32 \wrapper.pc
  attribute \hdlname "wrapper rd_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:13.31-13.38"
  wire width 32 \wrapper.rd_data
  attribute \hdlname "wrapper reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:3.16-3.21"
  wire \wrapper.reset
  attribute \hdlname "wrapper rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.269-4.278"
  wire \wrapper.rvfi_halt
  attribute \hdlname "wrapper rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.149-4.158"
  wire width 32 \wrapper.rvfi_insn
  attribute \hdlname "wrapper rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.329-4.338"
  wire \wrapper.rvfi_intr
  attribute \hdlname "wrapper rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.449-4.457"
  wire width 2 \wrapper.rvfi_ixl
  attribute \hdlname "wrapper rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.893-4.906"
  wire width 32 \wrapper.rvfi_mem_addr
  attribute \hdlname "wrapper rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1025-4.1039"
  wire width 32 \wrapper.rvfi_mem_rdata
  attribute \hdlname "wrapper rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.937-4.951"
  wire width 4 \wrapper.rvfi_mem_rmask
  attribute \hdlname "wrapper rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1069-4.1083"
  wire width 32 \wrapper.rvfi_mem_wdata
  attribute \hdlname "wrapper rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.981-4.995"
  wire width 4 \wrapper.rvfi_mem_wmask
  attribute \hdlname "wrapper rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.389-4.398"
  wire width 2 \wrapper.rvfi_mode
  attribute \hdlname "wrapper rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.105-4.115"
  wire width 64 \wrapper.rvfi_order
  attribute \hdlname "wrapper rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.805-4.818"
  wire width 32 \wrapper.rvfi_pc_rdata
  attribute \hdlname "wrapper rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.849-4.862"
  wire width 32 \wrapper.rvfi_pc_wdata
  attribute \hdlname "wrapper rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.717-4.729"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \hdlname "wrapper rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.761-4.774"
  wire width 32 \wrapper.rvfi_rd_wdata
  attribute \hdlname "wrapper rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.509-4.522"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.613-4.627"
  wire width 32 \wrapper.rvfi_rs1_rdata
  attribute \hdlname "wrapper rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.569-4.582"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.657-4.671"
  wire width 32 \wrapper.rvfi_rs2_rdata
  attribute \hdlname "wrapper rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.209-4.218"
  wire \wrapper.rvfi_trap
  attribute \hdlname "wrapper rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.45-4.55"
  wire \wrapper.rvfi_valid
  attribute \hdlname "wrapper uut addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:9.25-9.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.addr
  attribute \hdlname "wrapper uut alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:25.17-25.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.alu_ctrl
  attribute \hdlname "wrapper uut alu_in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.18-78.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_1
  attribute \hdlname "wrapper uut alu_in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.28-78.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_2
  attribute \hdlname "wrapper uut b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:16.11-16.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.b_flag
  attribute \hdlname "wrapper uut clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:3.25-3.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.clk
  attribute \hdlname "wrapper uut ctrl_instr_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457.24-457.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.ctrl_instr_trap
  attribute \hdlname "wrapper uut dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.18-74.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.dst_data
  attribute \hdlname "wrapper uut force_zero_lsb"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:81.11-81.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.force_zero_lsb
  attribute \hdlname "wrapper uut funct3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:455.17-455.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.funct3
  attribute \hdlname "wrapper uut funct7"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:456.17-456.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.funct7
  attribute \hdlname "wrapper uut imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:75.18-75.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.imm_ext
  attribute \hdlname "wrapper uut imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:23.17-23.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.imm_sel
  attribute \hdlname "wrapper uut instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:5.25-5.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.instr
  attribute \hdlname "wrapper uut instr_index"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:72.18-72.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.instr_index
  attribute \hdlname "wrapper uut ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:24.17-24.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.ld_ctrl
  attribute \hdlname "wrapper uut opcode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:27.17-27.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.opcode
  attribute \hdlname "wrapper uut pc"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:8.25-8.27|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc
  attribute \hdlname "wrapper uut pc_next"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.18-76.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_next
  attribute \hdlname "wrapper uut pc_plus_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.27-76.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_plus_4
  attribute \hdlname "wrapper uut pc_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:20.17-20.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.pc_sel
  attribute \hdlname "wrapper uut rd_addr_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:103.11-103.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rd_addr_sel
  attribute \hdlname "wrapper uut rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:6.25-6.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data
  attribute \hdlname "wrapper uut rd_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:75.27-75.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data_ext
  attribute \hdlname "wrapper uut rd_data_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.17-21.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.rd_data_sel
  attribute \hdlname "wrapper uut reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:4.25-4.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.reset
  attribute \hdlname "wrapper uut result"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:213.18-213.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.result
  attribute \hdlname "wrapper uut rf_dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.17-73.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_dst_addr
  attribute \hdlname "wrapper uut rf_dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.28-74.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rf_dst_data
  attribute \hdlname "wrapper uut rf_src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.30-73.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_1
  attribute \hdlname "wrapper uut rf_src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.45-73.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_2
  attribute \hdlname "wrapper uut rf_wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:17.11-17.19|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rf_wr_en
  attribute \hdlname "wrapper uut rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:365.17-365.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rmask
  attribute \hdlname "wrapper uut rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.272-12.281|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_halt
  attribute \hdlname "wrapper uut rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.152-12.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_insn
  attribute \hdlname "wrapper uut rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.332-12.341|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_intr
  attribute \hdlname "wrapper uut rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.452-12.460|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_ixl
  attribute \hdlname "wrapper uut rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.896-12.909|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_addr
  attribute \hdlname "wrapper uut rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.1028-12.1042|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_rdata
  attribute \hdlname "wrapper uut rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.940-12.954|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_rmask
  attribute \hdlname "wrapper uut rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.1072-12.1086|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_wdata
  attribute \hdlname "wrapper uut rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.984-12.998|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_wmask
  attribute \hdlname "wrapper uut rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.392-12.401|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_mode
  attribute \hdlname "wrapper uut rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.108-12.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.rvfi_order
  attribute \hdlname "wrapper uut rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.808-12.821|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_rdata
  attribute \hdlname "wrapper uut rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.852-12.865|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_wdata
  attribute \hdlname "wrapper uut rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.720-12.732|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rd_addr
  attribute \hdlname "wrapper uut rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.764-12.777|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rd_wdata
  attribute \hdlname "wrapper uut rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.512-12.525|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs1_addr
  attribute \hdlname "wrapper uut rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.616-12.630|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs1_rdata
  attribute \hdlname "wrapper uut rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.572-12.585|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs2_addr
  attribute \hdlname "wrapper uut rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.660-12.674|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs2_rdata
  attribute \hdlname "wrapper uut rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.212-12.221|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_trap
  attribute \hdlname "wrapper uut rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.48-12.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_valid
  attribute \hdlname "wrapper uut s_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.17-402.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.s_ctrl
  attribute \hdlname "wrapper uut src_1_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:18.11-18.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_1_sel
  attribute \hdlname "wrapper uut src_2_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:19.11-19.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_2_sel
  attribute \hdlname "wrapper uut src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.18-77.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_1
  attribute \hdlname "wrapper uut src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.30-77.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_2
  attribute \hdlname "wrapper uut target"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.38-76.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.target
  attribute \hdlname "wrapper uut wr_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:10.25-10.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.wr_data
  attribute \hdlname "wrapper uut wr_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:403.18-403.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.wr_data_ext
  attribute \hdlname "wrapper uut wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:7.25-7.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.wr_en
  attribute \hdlname "wrapper wr_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:12.25-12.32"
  wire width 32 \wrapper.wr_data
  attribute \hdlname "wrapper wr_en"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:10.24-10.29"
  wire width 4 \wrapper.wr_en
  attribute \src "rvfi_testbench.sv:36.28-36.58"
  cell $add $add$rvfi_testbench.sv:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_reg
    connect \B $auto$wreduce.cc:454:run$3185 [0]
    connect \Y $add$rvfi_testbench.sv:36$9_Y
  end
  attribute \src "rvfi_testbench.sv:26.1273-29.39"
  cell $assume $assume$rvfi_testbench.sv:26$4
    connect \A $eq$rvfi_testbench.sv:29$3_Y
    connect \EN 1'1
  end
  attribute \src "rvfi_testbench.sv:35.2-37.5"
  cell $sdff $auto$ff.cc:262:slice$3536
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000001
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $add$rvfi_testbench.sv:36$9_Y
    connect \Q \cycle_reg
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:117.5-131.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3537
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clock
    connect \D $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$284_Y
    connect \Q \wrapper.uut.instr_index
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:117.5-131.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3538
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \checker_inst.pc_wdata
    connect \Q \wrapper.uut.pc
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2775_CMP $flatten\wrapper.\uut.$procmux$2774_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3149
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2930_CMP $flatten\wrapper.\uut.$procmux$2929_CMP $flatten\wrapper.\uut.$procmux$2928_CMP $flatten\wrapper.\uut.$procmux$2926_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3155
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2926_CMP $flatten\wrapper.\uut.$procmux$2924_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3157
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2930_CMP $flatten\wrapper.\uut.$procmux$2928_CMP $flatten\wrapper.\uut.$procmux$2927_CMP $flatten\wrapper.\uut.$procmux$2925_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3159
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2928_CMP $flatten\wrapper.\uut.$procmux$2925_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3161
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2930_CMP $flatten\wrapper.\uut.$procmux$2929_CMP $flatten\wrapper.\uut.$procmux$2927_CMP $flatten\wrapper.\uut.$procmux$2926_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3163
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2930_CMP $flatten\wrapper.\uut.$procmux$2926_CMP $flatten\wrapper.\uut.$procmux$2924_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3165
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2929_CMP $flatten\wrapper.\uut.$procmux$2928_CMP $flatten\wrapper.\uut.$procmux$2927_CMP $flatten\wrapper.\uut.$procmux$2925_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3167
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2967_CMP $flatten\wrapper.\uut.$procmux$2960_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3169
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2968_CMP $flatten\wrapper.\uut.$procmux$2961_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3171
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2969_CMP $flatten\wrapper.\uut.$procmux$2962_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3173
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2970_CMP $flatten\wrapper.\uut.$procmux$2963_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3175
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2971_CMP $flatten\wrapper.\uut.$procmux$2964_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3177
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2972_CMP $flatten\wrapper.\uut.$procmux$2965_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3179
  end
  cell $anyseq $auto$setundef.cc:501:execute$3186
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3187
  end
  cell $anyseq $auto$setundef.cc:501:execute$3188
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3189
  end
  cell $anyseq $auto$setundef.cc:501:execute$3190
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3191
  end
  cell $anyseq $auto$setundef.cc:501:execute$3192
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3193
  end
  cell $anyseq $auto$setundef.cc:501:execute$3194
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3195
  end
  cell $anyseq $auto$setundef.cc:501:execute$3196
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3197
  end
  cell $anyseq $auto$setundef.cc:501:execute$3198
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3199
  end
  cell $anyseq $auto$setundef.cc:501:execute$3200
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3201
  end
  cell $anyseq $auto$setundef.cc:501:execute$3202
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3203
  end
  cell $anyseq $auto$setundef.cc:501:execute$3204
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3205
  end
  cell $anyseq $auto$setundef.cc:501:execute$3206
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3207
  end
  cell $anyseq $auto$setundef.cc:501:execute$3208
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3209
  end
  cell $anyseq $auto$setundef.cc:501:execute$3210
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3211
  end
  cell $anyseq $auto$setundef.cc:501:execute$3212
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3213
  end
  cell $anyseq $auto$setundef.cc:501:execute$3214
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3215
  end
  cell $anyseq $auto$setundef.cc:501:execute$3216
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3217
  end
  cell $anyseq $auto$setundef.cc:501:execute$3218
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3219
  end
  cell $anyseq $auto$setundef.cc:501:execute$3220
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3221
  end
  cell $anyseq $auto$setundef.cc:501:execute$3222
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3223
  end
  cell $anyseq $auto$setundef.cc:501:execute$3224
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3225
  end
  cell $anyseq $auto$setundef.cc:501:execute$3226
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3227
  end
  cell $anyseq $auto$setundef.cc:501:execute$3228
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3229
  end
  cell $anyseq $auto$setundef.cc:501:execute$3230
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3231
  end
  cell $anyseq $auto$setundef.cc:501:execute$3232
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3233
  end
  cell $anyseq $auto$setundef.cc:501:execute$3234
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3235
  end
  cell $anyseq $auto$setundef.cc:501:execute$3236
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3237
  end
  cell $anyseq $auto$setundef.cc:501:execute$3238
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3239
  end
  cell $anyseq $auto$setundef.cc:501:execute$3240
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3241
  end
  cell $anyseq $auto$setundef.cc:501:execute$3242
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3243
  end
  cell $anyseq $auto$setundef.cc:501:execute$3244
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3245
  end
  cell $anyseq $auto$setundef.cc:501:execute$3246
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3247
  end
  cell $anyseq $auto$setundef.cc:501:execute$3248
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3249
  end
  cell $anyseq $auto$setundef.cc:501:execute$3250
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3251
  end
  cell $anyseq $auto$setundef.cc:501:execute$3252
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3253
  end
  cell $anyseq $auto$setundef.cc:501:execute$3254
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3255
  end
  cell $anyseq $auto$setundef.cc:501:execute$3256
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3257
  end
  cell $anyseq $auto$setundef.cc:501:execute$3258
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3259
  end
  cell $anyseq $auto$setundef.cc:501:execute$3260
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3261
  end
  cell $anyseq $auto$setundef.cc:501:execute$3262
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3263
  end
  cell $anyseq $auto$setundef.cc:501:execute$3264
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3265
  end
  cell $anyseq $auto$setundef.cc:501:execute$3266
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3267
  end
  cell $anyseq $auto$setundef.cc:501:execute$3268
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3269
  end
  cell $anyseq $auto$setundef.cc:501:execute$3270
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3271
  end
  cell $anyseq $auto$setundef.cc:501:execute$3272
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3273
  end
  cell $anyseq $auto$setundef.cc:501:execute$3274
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3275
  end
  cell $anyseq $auto$setundef.cc:501:execute$3276
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3277
  end
  cell $anyseq $auto$setundef.cc:501:execute$3278
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3279
  end
  cell $anyseq $auto$setundef.cc:501:execute$3280
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3281
  end
  cell $anyseq $auto$setundef.cc:501:execute$3282
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3283
  end
  cell $anyseq $auto$setundef.cc:501:execute$3284
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3285
  end
  cell $anyseq $auto$setundef.cc:501:execute$3286
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3287
  end
  cell $anyseq $auto$setundef.cc:501:execute$3288
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3289
  end
  cell $anyseq $auto$setundef.cc:501:execute$3290
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3291
  end
  cell $anyseq $auto$setundef.cc:501:execute$3292
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3293
  end
  cell $anyseq $auto$setundef.cc:501:execute$3294
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3295
  end
  cell $anyseq $auto$setundef.cc:501:execute$3296
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3297
  end
  cell $anyseq $auto$setundef.cc:501:execute$3298
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3299
  end
  cell $anyseq $auto$setundef.cc:501:execute$3300
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3301
  end
  cell $anyseq $auto$setundef.cc:501:execute$3302
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3303
  end
  cell $anyseq $auto$setundef.cc:501:execute$3304
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3305
  end
  cell $anyseq $auto$setundef.cc:501:execute$3306
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3307
  end
  cell $anyseq $auto$setundef.cc:501:execute$3308
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3309
  end
  cell $anyseq $auto$setundef.cc:501:execute$3310
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3311
  end
  cell $anyseq $auto$setundef.cc:501:execute$3312
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3313
  end
  cell $anyseq $auto$setundef.cc:501:execute$3314
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3315
  end
  cell $anyseq $auto$setundef.cc:501:execute$3316
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3317
  end
  cell $anyseq $auto$setundef.cc:501:execute$3318
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3319
  end
  cell $anyseq $auto$setundef.cc:501:execute$3320
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3321
  end
  cell $anyseq $auto$setundef.cc:501:execute$3322
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3323
  end
  cell $anyseq $auto$setundef.cc:501:execute$3324
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3325
  end
  cell $anyseq $auto$setundef.cc:501:execute$3326
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3327
  end
  cell $anyseq $auto$setundef.cc:501:execute$3328
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3329
  end
  cell $anyseq $auto$setundef.cc:501:execute$3330
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3331
  end
  cell $anyseq $auto$setundef.cc:501:execute$3332
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3333
  end
  cell $anyseq $auto$setundef.cc:501:execute$3334
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3335
  end
  cell $anyseq $auto$setundef.cc:501:execute$3336
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3337
  end
  cell $anyseq $auto$setundef.cc:501:execute$3338
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3339
  end
  cell $anyseq $auto$setundef.cc:501:execute$3340
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3341
  end
  cell $anyseq $auto$setundef.cc:501:execute$3342
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3343
  end
  cell $anyseq $auto$setundef.cc:501:execute$3344
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3345
  end
  cell $anyseq $auto$setundef.cc:501:execute$3346
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3347
  end
  cell $anyseq $auto$setundef.cc:501:execute$3348
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3349
  end
  cell $anyseq $auto$setundef.cc:501:execute$3350
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3351
  end
  cell $anyseq $auto$setundef.cc:501:execute$3352
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3353
  end
  cell $anyseq $auto$setundef.cc:501:execute$3354
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3355
  end
  cell $anyseq $auto$setundef.cc:501:execute$3356
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3357
  end
  cell $anyseq $auto$setundef.cc:501:execute$3358
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3359
  end
  cell $anyseq $auto$setundef.cc:501:execute$3360
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3361
  end
  cell $anyseq $auto$setundef.cc:501:execute$3362
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3363
  end
  cell $anyseq $auto$setundef.cc:501:execute$3364
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3365
  end
  cell $anyseq $auto$setundef.cc:501:execute$3366
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3367
  end
  cell $anyseq $auto$setundef.cc:501:execute$3368
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3369
  end
  cell $anyseq $auto$setundef.cc:501:execute$3370
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3371
  end
  cell $anyseq $auto$setundef.cc:501:execute$3372
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3373
  end
  cell $anyseq $auto$setundef.cc:501:execute$3374
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3375
  end
  cell $anyseq $auto$setundef.cc:501:execute$3376
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3377
  end
  cell $anyseq $auto$setundef.cc:501:execute$3378
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3379
  end
  cell $anyseq $auto$setundef.cc:501:execute$3380
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3381
  end
  cell $anyseq $auto$setundef.cc:501:execute$3382
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3383
  end
  cell $anyseq $auto$setundef.cc:501:execute$3384
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3385
  end
  cell $anyseq $auto$setundef.cc:501:execute$3386
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3387
  end
  cell $anyseq $auto$setundef.cc:501:execute$3388
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3389
  end
  cell $anyseq $auto$setundef.cc:501:execute$3390
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3391
  end
  cell $anyseq $auto$setundef.cc:501:execute$3392
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3393
  end
  cell $anyseq $auto$setundef.cc:501:execute$3394
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3395
  end
  cell $anyseq $auto$setundef.cc:501:execute$3396
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3397
  end
  cell $anyseq $auto$setundef.cc:501:execute$3398
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3399
  end
  cell $anyseq $auto$setundef.cc:501:execute$3400
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3401
  end
  cell $anyseq $auto$setundef.cc:501:execute$3402
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3403
  end
  cell $anyseq $auto$setundef.cc:501:execute$3404
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3405
  end
  cell $anyseq $auto$setundef.cc:501:execute$3406
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3407
  end
  cell $anyseq $auto$setundef.cc:501:execute$3408
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3409
  end
  cell $anyseq $auto$setundef.cc:501:execute$3410
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3411
  end
  cell $anyseq $auto$setundef.cc:501:execute$3412
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3413
  end
  cell $anyseq $auto$setundef.cc:501:execute$3414
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3415
  end
  cell $anyseq $auto$setundef.cc:501:execute$3416
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3417
  end
  cell $anyseq $auto$setundef.cc:501:execute$3418
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3419
  end
  cell $anyseq $auto$setundef.cc:501:execute$3420
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3421
  end
  cell $anyseq $auto$setundef.cc:501:execute$3422
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3423
  end
  cell $anyseq $auto$setundef.cc:501:execute$3424
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3425
  end
  cell $anyseq $auto$setundef.cc:501:execute$3426
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3427
  end
  cell $anyseq $auto$setundef.cc:501:execute$3428
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3429
  end
  cell $anyseq $auto$setundef.cc:501:execute$3430
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3431
  end
  cell $anyseq $auto$setundef.cc:501:execute$3432
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3433
  end
  cell $anyseq $auto$setundef.cc:501:execute$3434
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3435
  end
  cell $anyseq $auto$setundef.cc:501:execute$3436
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3437
  end
  cell $anyseq $auto$setundef.cc:501:execute$3438
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3439
  end
  cell $anyseq $auto$setundef.cc:501:execute$3440
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3441
  end
  cell $anyseq $auto$setundef.cc:501:execute$3442
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3443
  end
  cell $anyseq $auto$setundef.cc:501:execute$3444
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3445
  end
  cell $anyseq $auto$setundef.cc:501:execute$3446
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3447
  end
  cell $anyseq $auto$setundef.cc:501:execute$3448
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3449
  end
  cell $anyseq $auto$setundef.cc:501:execute$3450
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3451
  end
  cell $anyseq $auto$setundef.cc:501:execute$3452
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3453
  end
  cell $anyseq $auto$setundef.cc:501:execute$3454
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3455
  end
  cell $anyseq $auto$setundef.cc:501:execute$3456
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3457
  end
  cell $anyseq $auto$setundef.cc:501:execute$3458
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3459
  end
  cell $anyseq $auto$setundef.cc:501:execute$3460
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3461
  end
  cell $anyseq $auto$setundef.cc:501:execute$3462
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3463
  end
  cell $anyseq $auto$setundef.cc:501:execute$3464
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3465
  end
  cell $anyseq $auto$setundef.cc:501:execute$3466
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3467
  end
  cell $anyseq $auto$setundef.cc:501:execute$3468
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3469
  end
  cell $anyseq $auto$setundef.cc:501:execute$3470
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3471
  end
  cell $anyseq $auto$setundef.cc:501:execute$3472
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3473
  end
  cell $anyseq $auto$setundef.cc:501:execute$3474
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3475
  end
  cell $anyseq $auto$setundef.cc:501:execute$3476
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3477
  end
  cell $anyseq $auto$setundef.cc:501:execute$3478
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3479
  end
  cell $anyseq $auto$setundef.cc:501:execute$3480
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3481
  end
  cell $anyseq $auto$setundef.cc:501:execute$3482
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3483
  end
  cell $anyseq $auto$setundef.cc:501:execute$3484
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3485
  end
  cell $anyseq $auto$setundef.cc:501:execute$3486
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3487
  end
  cell $anyseq $auto$setundef.cc:501:execute$3488
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3489
  end
  cell $anyseq $auto$setundef.cc:501:execute$3490
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3491
  end
  cell $anyseq $auto$setundef.cc:501:execute$3492
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3493
  end
  cell $anyseq $auto$setundef.cc:501:execute$3494
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3495
  end
  cell $anyseq $auto$setundef.cc:501:execute$3496
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3497
  end
  cell $anyseq $auto$setundef.cc:501:execute$3498
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$3499
  end
  cell $anyseq $auto$setundef.cc:501:execute$3500
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$3501
  end
  cell $anyseq $auto$setundef.cc:501:execute$3502
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$3503
  end
  cell $anyseq $auto$setundef.cc:501:execute$3504
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$3505
  end
  cell $anyseq $auto$setundef.cc:501:execute$3506
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3507
  end
  cell $anyseq $auto$setundef.cc:501:execute$3508
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3509
  end
  cell $anyseq $auto$setundef.cc:501:execute$3510
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3511
  end
  cell $anyseq $auto$setundef.cc:501:execute$3512
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3513
  end
  cell $anyseq $auto$setundef.cc:501:execute$3514
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3515
  end
  cell $anyseq $auto$setundef.cc:501:execute$3516
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3517
  end
  cell $anyseq $auto$setundef.cc:501:execute$3518
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3519
  end
  cell $anyseq $auto$setundef.cc:501:execute$3520
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3521
  end
  cell $anyseq $auto$setundef.cc:501:execute$3522
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3523
  end
  cell $anyseq $auto$setundef.cc:501:execute$3524
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3525
  end
  cell $anyseq $auto$setundef.cc:501:execute$3526
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3527
  end
  cell $anyseq $auto$setundef.cc:501:execute$3528
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3529
  end
  cell $anyseq $auto$setundef.cc:501:execute$3530
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3531
  end
  cell $anyseq $auto$setundef.cc:501:execute$3532
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3533
  end
  cell $anyseq $auto$setundef.cc:501:execute$3534
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3535
  end
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  cell $eq $eq$rvfi_testbench.sv:29$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $initstate$2_wire
    connect \Y $eq$rvfi_testbench.sv:29$3_Y
  end
  attribute \src "rvfi_testbench.sv:53.12-53.23"
  cell $eq $eq$rvfi_testbench.sv:53$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 5'10100
    connect \Y \checker_inst.check
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.57-134.18"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:133$216
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:134.19-135.26"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:134$217
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:135.27-136.27"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:135$218
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:136.28-137.28"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:136$219
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.24-144.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:143$220
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.24-147.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:146$221
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.30-151.41"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:150$222
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.30-154.41"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:153$223
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:154.42-156.38"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:154$224
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.39-157.40"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:156$225
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.41-158.76"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:157$226
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.50-161.79"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:160$227
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.36-166.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:165$228
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_CHECK[0:0]$127
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_EN[0:0]$128
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.36-166.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:165$233
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_CHECK[0:0]$137
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_EN[0:0]$138
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.36-166.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:165$238
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_CHECK[0:0]$147
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_EN[0:0]$148
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.36-166.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:165$243
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_CHECK[0:0]$157
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_EN[0:0]$158
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:166.30-167.64"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:166$229
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$46_CHECK[0:0]$129
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_EN[0:0]$128
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:166.30-167.64"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:166$234
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$51_CHECK[0:0]$139
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_EN[0:0]$138
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:166.30-167.64"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:166$239
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$56_CHECK[0:0]$149
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_EN[0:0]$148
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:166.30-167.64"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:166$244
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$61_CHECK[0:0]$159
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_EN[0:0]$158
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$230
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$235
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$240
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$245
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$231
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$236
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$241
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$246
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.36-173.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:172$232
    connect \A $auto$rtlil.cc:3097:Anyseq$3187
    connect \EN 1'0
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:176.9-178.31"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$248
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.30-131.23"
  cell $assume $flatten\checker_inst.$assume$rvfi_insn_check.sv:130$215
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:135.13-135.25"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rd_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:136.13-136.26"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rd_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:137.13-137.27"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_wmask
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rs1_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rs2_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_pc_wdata
    connect \B \checker_inst.pc_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:161.48-161.73"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_addr
    connect \B \checker_inst.mem_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_wdata [7:0]
    connect \B \checker_inst.mem_wdata [7:0]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$202_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_wdata [15:8]
    connect \B \checker_inst.mem_wdata [15:8]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$204_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_wdata [23:16]
    connect \B \checker_inst.mem_wdata [23:16]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$206_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:167.16-167.63"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_wdata [31:24]
    connect \B \checker_inst.mem_wdata [31:24]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$208_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [7:0]
    connect \B \checker_inst.mem_wdata [7:0]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [15:8]
    connect \B \checker_inst.mem_wdata [15:8]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [23:16]
    connect \B \checker_inst.mem_wdata [23:16]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [31:24]
    connect \B \checker_inst.mem_wdata [31:24]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_trap
    connect \B \checker_inst.trap
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:118.62-118.90"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:118$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_wmask
    connect \B 1'0
    connect \Y \checker_inst.mem_access_fault
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.check
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.rvfi_valid
    connect \Y \checker_inst.valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.reset
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.11-160.43"
  cell $logic_or $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_wmask
    connect \B 4'0000
    connect \Y $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.11-150.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.11-153.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1005
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3189
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$1005_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1008
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1005_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3191
    connect \S \checker_inst.spec_mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$1008_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1010
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1008_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3193
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1010_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1013
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1010_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3195
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1013_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1015
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3197
    connect \B $flatten\checker_inst.$procmux$1013_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1042
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1042_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1044
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1042_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1044_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1047
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1044_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1047_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1049
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1047_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_EN[0:0]$158
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1054
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3199
    connect \B \checker_inst.mem_wmask [3]
    connect \S \checker_inst.spec_mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1054_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1056
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1054_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3201
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1056_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1059
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1056_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3203
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1059_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1061
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3205
    connect \B $flatten\checker_inst.$procmux$1059_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$60_CHECK[0:0]$157
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1078
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3207
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$208_Y
    connect \S \checker_inst.spec_mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1078_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1080
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1078_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3209
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1080_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1083
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1080_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3211
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1083_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1085
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3213
    connect \B $flatten\checker_inst.$procmux$1083_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$61_CHECK[0:0]$159
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1089
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1089_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1092
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1089_Y
    connect \B 1'0
    connect \S \checker_inst.spec_mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1092_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1094
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1092_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1094_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1097
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1094_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1097_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1099
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1097_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1103
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3215
    connect \B \checker_inst.rvfi_mem_rmask [3]
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1103_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1106
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1103_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3217
    connect \S \checker_inst.spec_mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1106_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1108
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1106_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3219
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1108_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1111
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1108_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3221
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1111_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1113
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3223
    connect \B $flatten\checker_inst.$procmux$1111_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1131
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3225
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1131_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$1134
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1131_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3227
    connect \S \checker_inst.spec_mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1134_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1136
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1134_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3229
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1136_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1139
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1136_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3231
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1139_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1141
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3233
    connect \B $flatten\checker_inst.$procmux$1139_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1167
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1167_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1169
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1167_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1173
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3235
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1173_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1175
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3237
    connect \B $flatten\checker_inst.$procmux$1173_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$456
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$459
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3239
    connect \B \checker_inst.spec_valid
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$463
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$463_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$465
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$463_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$469
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3241
    connect \B \checker_inst.trap
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$469_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$471
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3243
    connect \B $flatten\checker_inst.$procmux$469_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$481
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3245
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$481_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$483
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3247
    connect \B $flatten\checker_inst.$procmux$481_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$493
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3249
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$493_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$495
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3251
    connect \B $flatten\checker_inst.$procmux$493_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$505
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3253
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183_Y
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$505_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$507
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3255
    connect \B $flatten\checker_inst.$procmux$505_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$510
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$510_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$513
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$510_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$513_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$515
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$513_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$518
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3257
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$518_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$521
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$518_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3259
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$521_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$523
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3261
    connect \B $flatten\checker_inst.$procmux$521_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$526_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$529
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$526_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$529_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$531
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$529_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$534
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3263
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$534_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$537
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$534_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3265
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$537_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$539
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3267
    connect \B $flatten\checker_inst.$procmux$537_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.7-151.42|rvfi_insn_check.sv:150.11-150.29"
  cell $mux $flatten\checker_inst.$procmux$543
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y $flatten\checker_inst.$procmux$543_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$545
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$543_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$545_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$548
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$545_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$548_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$548_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.7-151.42|rvfi_insn_check.sv:150.11-150.29"
  cell $mux $flatten\checker_inst.$procmux$554
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3269
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y $flatten\checker_inst.$procmux$554_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$556
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$554_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3271
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$556_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$559
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$556_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3273
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$559_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$561
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3275
    connect \B $flatten\checker_inst.$procmux$559_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.7-154.42|rvfi_insn_check.sv:153.11-153.29"
  cell $mux $flatten\checker_inst.$procmux$565
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
    connect \Y $flatten\checker_inst.$procmux$565_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$567
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$565_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$567_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$570
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$567_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$570_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$572
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$570_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.7-154.42|rvfi_insn_check.sv:153.11-153.29"
  cell $mux $flatten\checker_inst.$procmux$576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3277
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
    connect \Y $flatten\checker_inst.$procmux$576_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$578
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$576_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3279
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$578_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$581
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$578_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3281
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$581_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$583
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3283
    connect \B $flatten\checker_inst.$procmux$581_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$587
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$587_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$590
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$587_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$590_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$592
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$590_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$596
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3285
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$596_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$599
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$596_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3287
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$599_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$601
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3289
    connect \B $flatten\checker_inst.$procmux$599_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$614
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3291
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$614_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$617
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$614_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3293
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$617_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$619
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3295
    connect \B $flatten\checker_inst.$procmux$617_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$632
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3297
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$632_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$635
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$632_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3299
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$635_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$637
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3301
    connect \B $flatten\checker_inst.$procmux$635_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.7-162.10|rvfi_insn_check.sv:160.11-160.43"
  cell $mux $flatten\checker_inst.$procmux$641
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
    connect \Y $flatten\checker_inst.$procmux$641_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$643
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$641_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$643_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$646
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$643_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$646_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$648
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$646_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.7-162.10|rvfi_insn_check.sv:160.11-160.43"
  cell $mux $flatten\checker_inst.$procmux$652
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3303
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199_Y
    connect \S $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
    connect \Y $flatten\checker_inst.$procmux$652_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$654
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$652_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3305
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$654_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$657
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$654_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3307
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$657_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$659
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3309
    connect \B $flatten\checker_inst.$procmux$657_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$664
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$664_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$666
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$664_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$666_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$669
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$666_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$669_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$669_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_EN[0:0]$128
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$676
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3311
    connect \B \checker_inst.mem_wmask [0]
    connect \S \checker_inst.spec_mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$676_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$678
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$676_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3313
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$678_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$681
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$678_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3315
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$681_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$683
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3317
    connect \B $flatten\checker_inst.$procmux$681_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$45_CHECK[0:0]$127
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$700
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3319
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$202_Y
    connect \S \checker_inst.spec_mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$700_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$702
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$700_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3321
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$702_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$705
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$702_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3323
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$705_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$707
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3325
    connect \B $flatten\checker_inst.$procmux$705_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$46_CHECK[0:0]$129
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$711
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$711_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$714
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$711_Y
    connect \B 1'0
    connect \S \checker_inst.spec_mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$714_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$716
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$714_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$716_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$719
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$716_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$719_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$721
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$719_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$725
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3327
    connect \B \checker_inst.rvfi_mem_rmask [0]
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$725_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$728
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$725_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3329
    connect \S \checker_inst.spec_mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$728_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$730
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$728_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3331
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$730_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$733
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$730_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3333
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$733_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$735
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3335
    connect \B $flatten\checker_inst.$procmux$733_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$753
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3337
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$753_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$756
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$753_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3339
    connect \S \checker_inst.spec_mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$756_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$758
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$756_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3341
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$758_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$761
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$758_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3343
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$761_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$763
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3345
    connect \B $flatten\checker_inst.$procmux$761_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$802
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3347
    connect \B \checker_inst.mem_wmask [1]
    connect \S \checker_inst.spec_mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$802_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$804
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$802_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3349
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$804_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$807
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$804_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3351
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$807_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$809
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3353
    connect \B $flatten\checker_inst.$procmux$807_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_CHECK[0:0]$137
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$814
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$790_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$816
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$790_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$792_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$819
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$792_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$795_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$821
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$795_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$50_EN[0:0]$138
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$826
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3355
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$204_Y
    connect \S \checker_inst.spec_mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$826_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$828
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$826_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3357
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$828_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$831
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$828_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3359
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$831_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$833
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3361
    connect \B $flatten\checker_inst.$procmux$831_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$51_CHECK[0:0]$139
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$837
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$837_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$840
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$837_Y
    connect \B 1'0
    connect \S \checker_inst.spec_mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$840_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$842
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$840_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$842_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$845
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$842_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$845_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$847
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$845_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$851
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3363
    connect \B \checker_inst.rvfi_mem_rmask [1]
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$851_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$854
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$851_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3365
    connect \S \checker_inst.spec_mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$854_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$856
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$854_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3367
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$856_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$859
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$856_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3369
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$859_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$861
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3371
    connect \B $flatten\checker_inst.$procmux$859_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$879
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3373
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$879_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$882
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$879_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3375
    connect \S \checker_inst.spec_mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$882_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$884
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$882_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3377
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$884_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$887
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$884_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3379
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$887_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$889
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3381
    connect \B $flatten\checker_inst.$procmux$887_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$916
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$916_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$918
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$916_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$918_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$921
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$918_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$921_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$923
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$921_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_EN[0:0]$148
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$928
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3383
    connect \B \checker_inst.mem_wmask [2]
    connect \S \checker_inst.spec_mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$928_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$930
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$928_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3385
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$930_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$933
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$930_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3387
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$933_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$935
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3389
    connect \B $flatten\checker_inst.$procmux$933_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:165$55_CHECK[0:0]$147
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$952
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3391
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$206_Y
    connect \S \checker_inst.spec_mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$952_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$954
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$952_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3393
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$954_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$957
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$954_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3395
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$957_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$959
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3397
    connect \B $flatten\checker_inst.$procmux$957_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:166$56_CHECK[0:0]$149
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$963
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$963_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$966
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$963_Y
    connect \B 1'0
    connect \S \checker_inst.spec_mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$966_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$968
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$966_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$968_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$971
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$968_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$971_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$973
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$971_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$977
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3399
    connect \B \checker_inst.rvfi_mem_rmask [2]
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$977_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:165.8-171.11|rvfi_insn_check.sv:165.12-165.29"
  cell $mux $flatten\checker_inst.$procmux$980
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$977_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3401
    connect \S \checker_inst.spec_mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$980_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$982
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$980_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3403
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$982_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$985
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$982_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3405
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$985_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$987
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3407
    connect \B $flatten\checker_inst.$procmux$985_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.54-63.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:63$69
    parameter \WIDTH 32
    connect \A 0
    connect \B \checker_inst.rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:64.54-64.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:64$71
    parameter \WIDTH 32
    connect \A 0
    connect \B \checker_inst.rs2_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
    connect \Y \checker_inst.insn_spec.rvfi_rs2_rdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:45.24-45.49|rvfi_insn_check.sv:66.16-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_sw.v:45$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] }
    connect \Y \checker_inst.insn_spec.addr
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:52.26-52.43|rvfi_insn_check.sv:66.16-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_sw.v:52$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 3'100
    connect \Y \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:49.26-49.42|rvfi_insn_check.sv:66.16-90.4"
  cell $and $flatten\checker_inst.\insn_spec.$and$insn_sw.v:49$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \checker_inst.spec_mem_addr
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:53.24-53.36|rvfi_insn_check.sv:66.16-90.4"
  cell $and $flatten\checker_inst.\insn_spec.$and$insn_sw.v:53$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.addr
    connect \B 2'11
    connect \Y $flatten\checker_inst.\insn_spec.$and$insn_sw.v:53$264_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.54-46.76|rvfi_insn_check.sv:66.16-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.80-46.106|rvfi_insn_check.sv:66.16-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [6:0]
    connect \B 6'100011
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$255_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.23-46.76|rvfi_insn_check.sv:66.16-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_sw.v:46$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_sw.v:46$254_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:46.23-46.106|rvfi_insn_check.sv:66.16-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_sw.v:46$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_sw.v:46$254_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$255_Y
    connect \Y \checker_inst.spec_valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:51.46-51.68|rvfi_insn_check.sv:66.16-90.4"
  cell $mul $flatten\checker_inst.\insn_spec.$mul$insn_sw.v:51$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $flatten\checker_inst.\insn_spec.$sub$insn_sw.v:50$258_Y
    connect \Y $flatten\checker_inst.\insn_spec.$mul$insn_sw.v:51$261_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:53.23-53.42|rvfi_insn_check.sv:66.16-90.4"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$ne$insn_sw.v:53$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$and$insn_sw.v:53$264_Y
    connect \Y \checker_inst.spec_trap
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:50.27-50.63|rvfi_insn_check.sv:66.16-90.4"
  cell $shl $flatten\checker_inst.\insn_spec.$shl$insn_sw.v:50$259
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $flatten\checker_inst.\insn_spec.$sub$insn_sw.v:50$258_Y
    connect \Y \checker_inst.spec_mem_wmask
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:51.27-51.69|rvfi_insn_check.sv:66.16-90.4"
  cell $shl $flatten\checker_inst.\insn_spec.$shl$insn_sw.v:51$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.rvfi_rs2_rdata
    connect \B $flatten\checker_inst.\insn_spec.$mul$insn_sw.v:51$261_Y
    connect \Y \checker_inst.spec_mem_wdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_sw.v:50.44-50.62|rvfi_insn_check.sv:66.16-90.4"
  cell $sub $flatten\checker_inst.\insn_spec.$sub$insn_sw.v:50$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.addr
    connect \B \checker_inst.spec_mem_addr
    connect \Y $flatten\checker_inst.\insn_spec.$sub$insn_sw.v:50$258_Y
  end
  attribute \reg "instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$268
    parameter \WIDTH 32
    connect \Y \wrapper.uut.instr
  end
  attribute \reg "rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$269
    parameter \WIDTH 32
    connect \Y \checker_inst.mem_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.51-127.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \wrapper.uut.instr_index
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$284_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.47-221.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221$315
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$3182 [31:0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94.24-94.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94$278
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 4'0100
    connect \Y \wrapper.uut.pc_plus_4
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:99.37-99.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:99$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B \wrapper.uut.imm_ext
    connect \Y \wrapper.uut.target
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.38-283.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554.51-554.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$360_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$361_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556.46-556.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$360_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$363_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556.46-556.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$363_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$364_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556.46-556.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$364_Y
    connect \B \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$365_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229.39-229.51|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$316_Y
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$317_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$331_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.53-473.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$332_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.73-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$334_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.42-493.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.62-493.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$340_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$385_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.99-643.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$400_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$353_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.59-532.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$353_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$357_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$358_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$340_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$358_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$367_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$368_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$368_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$369_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$385_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$358_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$405_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$353_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$331_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$332_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$333_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$333_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.42-493.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$340_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$341_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$397_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$397_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$331_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$399_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$399_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$400_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$401_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$401_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$332_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$403_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.39-643.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$403_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$405_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$331_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.39-241.76|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$319
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$3183 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.39-248.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$3184 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492.49-492.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$337_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.53-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$353_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.77-532.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \B 6'100000
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$357_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.53-562.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$367_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.73-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$369_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36.25-36.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \checker_inst.rvfi_valid
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554.51-554.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$360_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:699.45-699.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:699$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:699$412_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710.46-710.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wrapper.uut.target [1:0]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$415_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737.44-737.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737$419_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276.38-276.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$324_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1181
    parameter \WIDTH 1
    connect \A \wrapper.uut.result [1]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$14\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1184_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100111
    connect \Y $flatten\wrapper.\uut.$procmux$1184_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1197
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3409
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1217
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3411
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$10\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1237
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$3413
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$10\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1245
    parameter \WIDTH 2
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737$419_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737$419_Y }
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$10\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1253
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3415
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1261
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3417
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.33-721.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:721.29-747.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1269
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:737$419_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$366_Y
    connect \Y $flatten\wrapper.\uut.$12\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1286
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:700$413_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $flatten\wrapper.\uut.$13\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1289_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100011
    connect \Y $flatten\wrapper.\uut.$procmux$1289_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1306
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:699$412_Y 1'0 \wrapper.uut.instr [14:13] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3419
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1328
    parameter \WIDTH 3
    connect \A 3'011
    connect \B $auto$rtlil.cc:3097:Anyseq$3421
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $flatten\wrapper.\uut.$9\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1350
    parameter \WIDTH 3
    connect \A 3'100
    connect \B $auto$rtlil.cc:3097:Anyseq$3423
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $flatten\wrapper.\uut.$9\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1360
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:693$411_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $auto$wreduce.cc:454:run$3181 [0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1370
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3425
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.33-674.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674.29-701.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1408
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:674$410_Y
    connect \Y $flatten\wrapper.\uut.$3\rd_addr_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1419
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
    connect \Y $flatten\wrapper.\uut.$12\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1428_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110011
    connect \Y $flatten\wrapper.\uut.$procmux$1428_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1453
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [30] \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3427
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
    connect \Y $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1518
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3429
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
    connect \Y $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1551
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3431
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
    connect \Y $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.38-643.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1585
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:643$407_Y
    connect \Y $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.38-629.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1618
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$12\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$11\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.38-629.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1646
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3433
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.38-629.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1702
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3435
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.38-629.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1730
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3437
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.38-629.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:629.34-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1758
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$9\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.29-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1786
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$11\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
    connect \Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.29-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1808
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3439
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
    connect \Y $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.29-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1852
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3441
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
    connect \Y $flatten\wrapper.\uut.$6\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.29-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1874
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3443
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
    connect \Y $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.33-615.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615.29-668.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1896
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$9\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:615$389_Y
    connect \Y $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:605.42-605.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:605.38-608.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1919
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$351_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
    connect \Y $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1928_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'100011
    connect \Y $flatten\wrapper.\uut.$procmux$1928_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:603.37-603.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:603.33-608.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1937
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507$346_Y
    connect \S $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \Y $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:583.37-589.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1951
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$3445
    connect \B 16'0001001001001000
    connect \S { $flatten\wrapper.\uut.$procmux$1955_CMP $flatten\wrapper.\uut.$procmux$1954_CMP $flatten\wrapper.\uut.$procmux$1953_CMP $flatten\wrapper.\uut.$procmux$1952_CMP }
    connect \Y $flatten\wrapper.\uut.$8\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:583.37-589.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1952_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1:0]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$1952_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:583.37-589.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1953_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1:0]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$1953_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:583.37-589.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1954_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1:0]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$1954_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:583.37-589.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$1955_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1:0]
    connect \Y $flatten\wrapper.\uut.$procmux$1955_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:580.42-580.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:580.38-590.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1975
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$8\wr_en[3:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$378_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$339_Y
    connect \Y $flatten\wrapper.\uut.$7\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:578.37-578.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:578.33-590.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1993
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$7\wr_en[3:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:579$373_Y
    connect \S $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \Y $flatten\wrapper.\uut.$6\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2008
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2032
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3447
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2056
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$3449
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$5\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2103
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3451
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2115
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3453
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2138
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$6\wr_en[3:0]
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$5\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2150
    parameter \WIDTH 5
    connect \A { \wrapper.uut.instr [14:12] \wrapper.uut.result [1:0] }
    connect \B 5'01000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$2\s_ctrl[4:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.33-562.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562.29-610.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2162
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:562$370_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2187
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$2193_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2219
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:556$365_Y \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3455
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2249
    parameter \WIDTH 3
    connect \A { 2'00 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:554$361_Y }
    connect \B $auto$rtlil.cc:3097:Anyseq$3457
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$4\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2279
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3459
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2310
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3461
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2326
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3463
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.38-532.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532.34-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2342
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:532$359_Y
    connect \Y $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2373
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2399
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3465
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2425
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\imm_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3467
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$3\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2451
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3469
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$3\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2477
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_2_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3471
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2490
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3473
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.33-518.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518.29-557.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2503
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:518$354_Y
    connect \Y $flatten\wrapper.\uut.$5\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:508.42-508.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:508.38-511.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2530
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$351_Y
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$341_Y
    connect \Y $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2539_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2539_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.37-506.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.33-511.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2550
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507$346_Y
    connect \S $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \Y $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.42-493.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.38-496.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2567
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:494$343_Y
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$341_Y
    connect \Y $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:491.37-491.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:491.33-496.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2587
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$338_Y
    connect \S $flatten\checker_inst.\insn_spec.$eq$insn_sw.v:46$253_Y
    connect \Y $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2604
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2632
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3475
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2646
    parameter \WIDTH 5
    connect \A { \wrapper.uut.instr [14:12] \wrapper.uut.result [1:0] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3477
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\ld_ctrl[4:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2660
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3479
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2686
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $auto$rtlil.cc:3097:Anyseq$3481
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2713
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3483
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2727
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3485
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2741
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.33-473.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473.29-513.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2768
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:473$335_Y
    connect \Y $flatten\wrapper.\uut.$2\force_zero_lsb[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2773
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$13\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707$414_Y $flatten\wrapper.\uut.$14\ctrl_instr_trap[0:0] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1928_CMP $flatten\wrapper.\uut.$procmux$1428_CMP $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$2777_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $auto$opt_reduce.cc:134:opt_mux$3149 }
    connect \Y \checker_inst.trap
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10111
    connect \Y $flatten\wrapper.\uut.$procmux$2774_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110111
    connect \Y $flatten\wrapper.\uut.$procmux$2775_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1101111
    connect \Y $flatten\wrapper.\uut.$procmux$2777_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2801
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\force_zero_lsb[0:0] $flatten\wrapper.\uut.$2\rd_addr_sel[0:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$1928_CMP }
    connect \Y \wrapper.uut.force_zero_lsb
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2805
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$3487
    connect \B { $flatten\wrapper.\uut.$2\alu_ctrl[3:0] $flatten\wrapper.\uut.$3\alu_ctrl[3:0] $flatten\wrapper.\uut.$5\alu_ctrl[3:0] $flatten\wrapper.\uut.$6\alu_ctrl[3:0] $flatten\wrapper.\uut.$9\alu_ctrl[3:0] $flatten\wrapper.\uut.$10\alu_ctrl[3:0] 4'0000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1928_CMP $flatten\wrapper.\uut.$procmux$1428_CMP $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $flatten\wrapper.\uut.$procmux$2774_CMP }
    connect \Y \wrapper.uut.alu_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2816
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3489
    connect \B $flatten\wrapper.\uut.$2\ld_ctrl[4:0]
    connect \S $flatten\wrapper.\uut.$procmux$2539_CMP
    connect \Y \wrapper.uut.ld_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2824
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3491
    connect \B { $flatten\wrapper.\uut.$2\imm_sel[2:0] $flatten\wrapper.\uut.$3\imm_sel[2:0] $flatten\wrapper.\uut.$5\imm_sel[2:0] $flatten\wrapper.\uut.$9\imm_sel[2:0] 3'100 $flatten\wrapper.\uut.$10\imm_sel[2:0] 3'101 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1928_CMP $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$2777_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $auto$opt_reduce.cc:134:opt_mux$3149 }
    connect \Y \wrapper.uut.imm_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2845
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3493
    connect \B { $flatten\wrapper.\uut.$2\rd_data_sel[2:0] $flatten\wrapper.\uut.$3\rd_data_sel[2:0] $flatten\wrapper.\uut.$6\rd_data_sel[2:0] $flatten\wrapper.\uut.$9\rd_data_sel[2:0] 3'010 $flatten\wrapper.\uut.$10\rd_data_sel[2:0] 6'011000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1428_CMP $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$2777_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $flatten\wrapper.\uut.$procmux$2775_CMP $flatten\wrapper.\uut.$procmux$2774_CMP }
    connect \Y \wrapper.uut.rd_data_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2858
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $auto$wreduce.cc:454:run$3181 [0] 1'0 $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$416_Y $flatten\wrapper.\uut.$10\pc_sel[1:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$2777_CMP $flatten\wrapper.\uut.$procmux$1184_CMP }
    connect \Y \wrapper.uut.pc_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2867
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3495
    connect \B { $flatten\wrapper.\uut.$2\src_2_sel[0:0] $flatten\wrapper.\uut.$3\src_2_sel[0:0] $flatten\wrapper.\uut.$5\src_2_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_2_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1928_CMP $flatten\wrapper.\uut.$procmux$1428_CMP $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $flatten\wrapper.\uut.$procmux$2774_CMP }
    connect \Y \wrapper.uut.src_2_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2876
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3497
    connect \B { $flatten\wrapper.\uut.$2\src_1_sel[0:0] $flatten\wrapper.\uut.$3\src_1_sel[0:0] $flatten\wrapper.\uut.$5\src_1_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_1_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1928_CMP $flatten\wrapper.\uut.$procmux$1428_CMP $flatten\wrapper.\uut.$procmux$1289_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $flatten\wrapper.\uut.$procmux$2774_CMP }
    connect \Y \wrapper.uut.src_1_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2885
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rf_wr_en[0:0] $flatten\wrapper.\uut.$5\rf_wr_en[0:0] $flatten\wrapper.\uut.$8\rf_wr_en[0:0] $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707$414_Y $flatten\wrapper.\uut.$12\rf_wr_en[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2539_CMP $flatten\wrapper.\uut.$procmux$2193_CMP $flatten\wrapper.\uut.$procmux$1428_CMP $flatten\wrapper.\uut.$procmux$2777_CMP $flatten\wrapper.\uut.$procmux$1184_CMP $auto$opt_reduce.cc:134:opt_mux$3149 }
    connect \Y \wrapper.uut.rf_wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2898
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $flatten\wrapper.\uut.$5\wr_en[3:0]
    connect \S $flatten\wrapper.\uut.$procmux$1928_CMP
    connect \Y \checker_inst.mem_wmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2912
    parameter \WIDTH 5
    connect \A 5'01000
    connect \B $flatten\wrapper.\uut.$2\s_ctrl[4:0]
    connect \S $flatten\wrapper.\uut.$procmux$1928_CMP
    connect \Y \wrapper.uut.s_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.9-794.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2919
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rd_addr_sel[0:0] $flatten\wrapper.\uut.$3\rd_addr_sel[0:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1928_CMP $flatten\wrapper.\uut.$procmux$1289_CMP }
    connect \Y \wrapper.uut.rd_addr_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2923
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$3499
    connect \B { \checker_inst.rs2_rdata [7:0] 8'00000000 \checker_inst.rs2_rdata [15:8] \checker_inst.rs2_rdata [31:24] }
    connect \S { $flatten\wrapper.\uut.$procmux$2927_CMP $auto$opt_reduce.cc:134:opt_mux$3155 $flatten\wrapper.\uut.$procmux$2925_CMP $flatten\wrapper.\uut.$procmux$2924_CMP }
    connect \Y \checker_inst.mem_wdata [31:24]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2924_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$2924_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2925_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$2925_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2926_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2926_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2927_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2927_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2928_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2928_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2929_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2929_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2930_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2930_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2932
    parameter \S_WIDTH 3
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$3501
    connect \B { \checker_inst.rs2_rdata [7:0] 8'00000000 \checker_inst.rs2_rdata [15:8] }
    connect \S { $flatten\wrapper.\uut.$procmux$2929_CMP $auto$opt_reduce.cc:134:opt_mux$3159 $auto$opt_reduce.cc:134:opt_mux$3157 }
    connect \Y \checker_inst.mem_wdata [15:8]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2941
    parameter \S_WIDTH 3
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$3503
    connect \B { 8'00000000 \checker_inst.rs2_rdata [7:0] \checker_inst.rs2_rdata [23:16] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$3163 $auto$opt_reduce.cc:134:opt_mux$3161 $flatten\wrapper.\uut.$procmux$2924_CMP }
    connect \Y \checker_inst.mem_wdata [23:16]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.9-417.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2950
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$3505
    connect \B { 8'00000000 \checker_inst.rs2_rdata [7:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$3167 $auto$opt_reduce.cc:134:opt_mux$3165 }
    connect \Y \checker_inst.mem_wdata [7:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2959
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 28'1111000100100100100000111100
    connect \S { $flatten\wrapper.\uut.$procmux$2966_CMP $auto$opt_reduce.cc:134:opt_mux$3179 $auto$opt_reduce.cc:134:opt_mux$3177 $auto$opt_reduce.cc:134:opt_mux$3175 $auto$opt_reduce.cc:134:opt_mux$3173 $auto$opt_reduce.cc:134:opt_mux$3171 $auto$opt_reduce.cc:134:opt_mux$3169 }
    connect \Y \checker_inst.rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2960_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10110
    connect \Y $flatten\wrapper.\uut.$procmux$2960_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2961_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10100
    connect \Y $flatten\wrapper.\uut.$procmux$2961_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2962_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$2962_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2963_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10010
    connect \Y $flatten\wrapper.\uut.$procmux$2963_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2964_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10001
    connect \Y $flatten\wrapper.\uut.$procmux$2964_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2965_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10000
    connect \Y $flatten\wrapper.\uut.$procmux$2965_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2966_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$2966_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2967_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$2967_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2968_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2968_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2969_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2969_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2970_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2970_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2971_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2971_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2972_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2972_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:347.9-362.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2974
    parameter \S_WIDTH 13
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3507
    connect \B { \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7:0] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15:8] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23:16] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31:24] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15:0] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31:16] \checker_inst.mem_rdata 24'000000000000000000000000 \checker_inst.mem_rdata [7:0] 24'000000000000000000000000 \checker_inst.mem_rdata [15:8] 24'000000000000000000000000 \checker_inst.mem_rdata [23:16] 24'000000000000000000000000 \checker_inst.mem_rdata [31:24] 16'0000000000000000 \checker_inst.mem_rdata [15:0] 16'0000000000000000 \checker_inst.mem_rdata [31:16] }
    connect \S { $flatten\wrapper.\uut.$procmux$2972_CMP $flatten\wrapper.\uut.$procmux$2971_CMP $flatten\wrapper.\uut.$procmux$2970_CMP $flatten\wrapper.\uut.$procmux$2969_CMP $flatten\wrapper.\uut.$procmux$2968_CMP $flatten\wrapper.\uut.$procmux$2967_CMP $flatten\wrapper.\uut.$procmux$2966_CMP $flatten\wrapper.\uut.$procmux$2965_CMP $flatten\wrapper.\uut.$procmux$2964_CMP $flatten\wrapper.\uut.$procmux$2963_CMP $flatten\wrapper.\uut.$procmux$2962_CMP $flatten\wrapper.\uut.$procmux$2961_CMP $flatten\wrapper.\uut.$procmux$2960_CMP }
    connect \Y \wrapper.uut.rd_data_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2989
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3509
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] 27'000000000000000000000000000 \wrapper.uut.instr [24:20] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [7] \wrapper.uut.instr [30:25] \wrapper.uut.instr [11:8] 1'0 \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 \wrapper.uut.instr [31:12] 12'000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2995_CMP $flatten\wrapper.\uut.$procmux$2994_CMP $flatten\wrapper.\uut.$procmux$2993_CMP $flatten\wrapper.\uut.$procmux$2992_CMP $flatten\wrapper.\uut.$procmux$2991_CMP $flatten\wrapper.\uut.$procmux$2990_CMP }
    connect \Y \wrapper.uut.imm_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2990_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2990_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2991_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2991_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2992_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2993_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2993_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2994_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2995_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3009
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3511
    connect \B { $auto$wreduce.cc:454:run$3182 [31:0] $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$316_Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$318_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$3183 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$3184 [0] $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$321_Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$322_Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323_Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$324_Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325_Y }
    connect \S { $flatten\wrapper.\uut.$procmux$3019_CMP $flatten\wrapper.\uut.$procmux$3018_CMP $flatten\wrapper.\uut.$procmux$3017_CMP $flatten\wrapper.\uut.$procmux$3016_CMP $flatten\wrapper.\uut.$procmux$3015_CMP $flatten\wrapper.\uut.$procmux$3014_CMP $flatten\wrapper.\uut.$procmux$3013_CMP $flatten\wrapper.\uut.$procmux$3012_CMP $flatten\wrapper.\uut.$procmux$3011_CMP $flatten\wrapper.\uut.$procmux$3010_CMP }
    connect \Y \wrapper.uut.result
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$procmux$3010_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$3011_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1101
    connect \Y $flatten\wrapper.\uut.$procmux$3012_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$3013_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$3014_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$3015_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$3016_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$3017_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$3018_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$3019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$3019_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3026
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3513
    connect \B { $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$317_Y $auto$wreduce.cc:454:run$3183 [0] $auto$wreduce.cc:454:run$3184 [0] }
    connect \S { $flatten\wrapper.\uut.$procmux$3018_CMP $flatten\wrapper.\uut.$procmux$3016_CMP $flatten\wrapper.\uut.$procmux$3015_CMP }
    connect \Y \wrapper.uut.b_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$3031
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$3034
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3515
    connect \B \checker_inst.rd_wdata
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_DATA[31:0]$292
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$3037
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3517
    connect \B \checker_inst.rd_addr
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_ADDR[4:0]$291
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$3040
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$3043
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$306_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$3519
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_DATA[31:0]$295
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$3046
    parameter \WIDTH 5
    connect \A \checker_inst.rd_addr
    connect \B $auto$rtlil.cc:3097:Anyseq$3521
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_ADDR[4:0]$294
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3049
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3523
    connect \B { \wrapper.uut.result \wrapper.uut.rd_data_ext \wrapper.uut.pc_plus_4 \wrapper.uut.imm_ext 32'00000000000000000000000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$3054_CMP $flatten\wrapper.\uut.$procmux$3053_CMP $flatten\wrapper.\uut.$procmux$3052_CMP $flatten\wrapper.\uut.$procmux$3051_CMP $flatten\wrapper.\uut.$procmux$3050_CMP }
    connect \Y \wrapper.uut.rf_dst_data
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3050_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$3050_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$3051_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3052_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$3052_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3053_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$3053_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$3054_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \Y $flatten\wrapper.\uut.$procmux$3054_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:154.9-158.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3055
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3525
    connect \B { \checker_inst.rs2_rdata \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$3057_CMP \wrapper.uut.src_2_sel }
    connect \Y \wrapper.uut.alu_in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:154.9-158.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$3057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_2_sel
    connect \Y $flatten\wrapper.\uut.$procmux$3057_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:146.9-150.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3058
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3527
    connect \B { \checker_inst.rs1_rdata \wrapper.uut.pc }
    connect \S { $flatten\wrapper.\uut.$procmux$3060_CMP \wrapper.uut.src_1_sel }
    connect \Y \wrapper.uut.alu_in_1
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:146.9-150.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$3060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_1_sel
    connect \Y $flatten\wrapper.\uut.$procmux$3060_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3061
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3529
    connect \B { \wrapper.uut.pc_plus_4 \wrapper.uut.target \wrapper.uut.result \wrapper.uut.result [31:1] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$3065_CMP $flatten\wrapper.\uut.$procmux$3064_CMP $flatten\wrapper.\uut.$procmux$3063_CMP $flatten\wrapper.\uut.$procmux$3062_CMP }
    connect \Y \checker_inst.pc_wdata
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$3062_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$3063_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$3064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$3064_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$3065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \Y $flatten\wrapper.\uut.$procmux$3065_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:105.9-109.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3075
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3531
    connect \B { \wrapper.uut.instr [11:7] 5'00000 }
    connect \S { $flatten\wrapper.\uut.$procmux$3077_CMP \wrapper.uut.rd_addr_sel }
    connect \Y \checker_inst.rd_addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:105.9-109.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$3077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_addr_sel
    connect \Y $flatten\wrapper.\uut.$procmux$3077_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:83.9-87.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$3078
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3533
    connect \B { \wrapper.uut.result \wrapper.uut.result [31:2] 2'00 }
    connect \S { $flatten\wrapper.\uut.$procmux$3080_CMP \wrapper.uut.force_zero_lsb }
    connect \Y \checker_inst.mem_addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:83.9-87.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$3080_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.force_zero_lsb
    connect \Y $flatten\wrapper.\uut.$procmux$3080_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710.45-710.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$415_Y
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:710$416_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:700.51-700.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:700$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \checker_inst.pc_wdata [1:0]
    connect \Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:700$413_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707.40-707.52|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.target [1:0]
    connect \Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:707$414_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.38-234.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shl $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$318
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$318_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261.38-261.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shr $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$322
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$322_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.38-268.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sshr $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227.38-227.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sub $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$316
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$316_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182.33-182.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$305
    parameter \WIDTH 32
    connect \A \wrapper.uut.rf_dst_data
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
    connect \Y \checker_inst.rd_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189.22-189.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$310
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$309_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y \checker_inst.rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190.22-190.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$313
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$312_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y \checker_inst.rs2_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:28.21-28.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:28$273
    parameter \WIDTH 7
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \wrapper.uut.opcode
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492.48-492.83|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$338
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$337_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$338_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:494.48-494.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:494$343
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.result [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:494$343_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507.55-507.90|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507$346
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$337_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:507$346_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.55-509.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$351
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.result [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$351_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:579.45-579.86|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:579$373
    parameter \WIDTH 4
    connect \A 4'1111
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:492$337_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:579$373_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581.78-581.117|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$377
    parameter \WIDTH 4
    connect \A 4'0011
    connect \B 4'1100
    connect \S \wrapper.uut.result [1]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$377_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581.45-581.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$378
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$377_Y
    connect \B 4'0000
    connect \S \wrapper.uut.result [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:581$378_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.38-255.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$321_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:693.50-693.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:693$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \B \wrapper.uut.b_flag
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:693$411_Y
  end
  attribute \module_not_derived 1
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "rvfi_testbench.sv:41.12-41.21"
  cell $lt $lt$rvfi_testbench.sv:41$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 1'1
    connect \Y \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  cell $ne $ne$rvfi_testbench.sv:36$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cycle_reg
    connect \B 8'11111111
    connect \Y $auto$wreduce.cc:454:run$3185 [0]
  end
  attribute \src "rvfi_testbench.sv:33.21-33.42"
  cell $mux $ternary$rvfi_testbench.sv:33$6
    parameter \WIDTH 8
    connect \A \cycle_reg
    connect \B 8'00000000
    connect \S \reset
    connect \Y \cycle
  end
  attribute \hdlname "wrapper uut mem"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:177.18-177.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mem_v2 \wrapper.uut.mem
    parameter \ABITS 5
    parameter \INIT 1024'x
    parameter \MEMID "\\wrapper.uut.mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 6'000000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 6'000000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    parameter \WR_PRIORITY_MASK 4'0000
    parameter \WR_WIDE_CONTINUATION 2'00
    connect \RD_ADDR { \checker_inst.rd_addr \wrapper.uut.instr [19:15] \wrapper.uut.instr [24:20] }
    connect \RD_ARST 3'000
    connect \RD_CLK $auto$rtlil.cc:3097:Anyseq$3535
    connect \RD_DATA { $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$306_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$309_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$312_DATA }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_ADDR[4:0]$294 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_ADDR[4:0]$291 }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_DATA[31:0]$295 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_DATA[31:0]$292 }
    connect \WR_EN { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] }
  end
  connect $auto$wreduce.cc:454:run$3181 [1] 1'0
  connect $auto$wreduce.cc:454:run$3183 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3184 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3185 [31:1] 31'0000000000000000000000000000000
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$270_EN[31:0]$293 [31] }
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$271_EN[31:0]$296 [31] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.uut.instr
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.uut.instr [14:12]
  connect \checker_inst.insn_spec.insn_imm { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] }
  connect \checker_inst.insn_spec.insn_opcode \wrapper.uut.instr [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.uut.instr [19:15]
  connect \checker_inst.insn_spec.insn_rs2 \wrapper.uut.instr [24:20]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.insn_spec.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr \checker_inst.spec_mem_addr
  connect \checker_inst.insn_spec.spec_mem_rmask 4'0000
  connect \checker_inst.insn_spec.spec_mem_wdata \checker_inst.spec_mem_wdata
  connect \checker_inst.insn_spec.spec_mem_wmask \checker_inst.spec_mem_wmask
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr 5'00000
  connect \checker_inst.insn_spec.spec_rd_wdata 0
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.insn_spec.spec_trap \checker_inst.spec_trap
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rmask \checker_inst.rvfi_mem_rmask
  connect \checker_inst.pc_rdata \wrapper.uut.pc
  connect \checker_inst.rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rs2_rdata_or_zero \checker_inst.insn_spec.rvfi_rs2_rdata
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'01
  connect \checker_inst.rvfi_mem_addr \checker_inst.mem_addr
  connect \checker_inst.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.uut.instr_index
  connect \checker_inst.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \checker_inst.rd_addr
  connect \checker_inst.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \checker_inst.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \checker_inst.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rvfi_rs2_rdata \checker_inst.rs2_rdata
  connect \checker_inst.rvfi_trap \checker_inst.trap
  connect \checker_inst.spec_mem_rmask 4'0000
  connect \checker_inst.spec_rd_addr 5'00000
  connect \checker_inst.spec_rd_wdata 0
  connect \checker_inst.spec_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.spec_rs2_addr \wrapper.uut.instr [24:20]
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.uut.instr
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \checker_inst.mem_addr
  connect \rvfi_mem_rdata \checker_inst.mem_rdata
  connect \rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \rvfi_mem_wdata \checker_inst.mem_wdata
  connect \rvfi_mem_wmask \checker_inst.mem_wmask
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.uut.instr_index
  connect \rvfi_pc_rdata \wrapper.uut.pc
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \checker_inst.rd_addr
  connect \rvfi_rd_wdata \checker_inst.rd_wdata
  connect \rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \rvfi_rs2_rdata \checker_inst.rs2_rdata
  connect \rvfi_trap \checker_inst.trap
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.addr \checker_inst.mem_addr
  connect \wrapper.clock \clock
  connect \wrapper.instr \wrapper.uut.instr
  connect \wrapper.pc \wrapper.uut.pc
  connect \wrapper.rd_data \checker_inst.mem_rdata
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.uut.instr
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'01
  connect \wrapper.rvfi_mem_addr \checker_inst.mem_addr
  connect \wrapper.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \checker_inst.rd_addr
  connect \wrapper.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.rvfi_rs2_rdata \checker_inst.rs2_rdata
  connect \wrapper.rvfi_trap \checker_inst.trap
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.addr \checker_inst.mem_addr
  connect \wrapper.uut.clk \clock
  connect \wrapper.uut.ctrl_instr_trap \checker_inst.trap
  connect \wrapper.uut.dst_data \wrapper.uut.rf_dst_data
  connect \wrapper.uut.funct3 \wrapper.uut.instr [14:12]
  connect \wrapper.uut.funct7 \wrapper.uut.instr [31:25]
  connect \wrapper.uut.pc_next \checker_inst.pc_wdata
  connect \wrapper.uut.rd_data \checker_inst.mem_rdata
  connect \wrapper.uut.reset \reset
  connect \wrapper.uut.rf_dst_addr \checker_inst.rd_addr
  connect \wrapper.uut.rf_src_addr_1 \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rf_src_addr_2 \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_halt 1'0
  connect \wrapper.uut.rvfi_insn \wrapper.uut.instr
  connect \wrapper.uut.rvfi_intr 1'0
  connect \wrapper.uut.rvfi_ixl 2'01
  connect \wrapper.uut.rvfi_mem_addr \checker_inst.mem_addr
  connect \wrapper.uut.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.uut.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.uut.rvfi_mode 2'11
  connect \wrapper.uut.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.uut.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.uut.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.uut.rvfi_rd_addr \checker_inst.rd_addr
  connect \wrapper.uut.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.uut.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.uut.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_rs2_rdata \checker_inst.rs2_rdata
  connect \wrapper.uut.rvfi_trap \checker_inst.trap
  connect \wrapper.uut.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.src_data_1 \checker_inst.rs1_rdata
  connect \wrapper.uut.src_data_2 \checker_inst.rs2_rdata
  connect \wrapper.uut.wr_data \checker_inst.mem_wdata
  connect \wrapper.uut.wr_data_ext \checker_inst.mem_wdata
  connect \wrapper.uut.wr_en \checker_inst.mem_wmask
  connect \wrapper.wr_data \checker_inst.mem_wdata
  connect \wrapper.wr_en \checker_inst.mem_wmask
end
