# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SomethingDifferent.srcs/sources_1/new/Led_AXI_AttemptInfi.vhd" \

# Do not sort compile order
nosort
