
*** Running vivado
    with args -log zc706_fmc216_layer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zc706_fmc216_layer.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source zc706_fmc216_layer.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/ip_repo/AXI_ZC706_FMC216_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/utils_1/imports/synth_1/vc707_fmc216_vivado.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/4dsp_test/527_vc707_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/utils_1/imports/synth_1/vc707_fmc216_vivado.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top zc706_fmc216_layer -part xc7z045ffg900-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zc706_fmc216_layer' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/new/zc706_fmc216_layer.vhd:112]
INFO: [Synth 8-638] synthesizing module 'vc707_fmc216_vivado' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:141]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010000000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'sip_cid_ex' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:70' bound to instance 'sip_cid_ex_0' of component 'sip_cid_ex' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:655]
INFO: [Synth 8-638] synthesizing module 'sip_cid_ex' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:92]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010000000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:70' bound to instance 'i_cid' of component 'cid' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:131]
INFO: [Synth 8-638] synthesizing module 'cid' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:97]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid_regs' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:70' bound to instance 'i_cid_regs' of component 'cid_regs' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:137]
INFO: [Synth 8-638] synthesizing module 'cid_regs' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:95]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'cid_stellar_cmd' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:70' bound to instance 'i_cid_stellar_cmd' of component 'cid_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'cid_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:108]
	Parameter start_addr bound to: 28'b0000000000000010000000000000 
	Parameter stop_addr bound to: 28'b0000000000000010001111111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:148]
INFO: [Synth 8-638] synthesizing module 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pulse2pulse' (1#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:159]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:169]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:179]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'cid_stellar_cmd' (2#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_stellar_cmd.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'cid_regs' (3#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid_regs.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'cid' (4#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/cid.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'sip_cid_ex' (5#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/sip_cid_ex.vhd:92]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000000010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'sip_i2c_master' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:10' bound to instance 'sip_i2c_master_0' of component 'sip_i2c_master' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:673]
INFO: [Synth 8-638] synthesizing module 'sip_i2c_master' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:36]
	Parameter GLOBAL_START_ADDR_GEN bound to: 28'b0000000000000000000000000000 
	Parameter GLOBAL_STOP_ADDR_GEN bound to: 28'b0000000000000001111111111111 
	Parameter PRIVATE_START_ADDR_GEN bound to: 28'b0000000000000010010000000000 
	Parameter PRIVATE_STOP_ADDR_GEN bound to: 28'b0000000000010010001111111111 
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:8' bound to instance 'i2c_master_inst' of component 'i2c_master' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:81]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:32]
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'i2c_master_stellar_cmd' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:71' bound to instance 'i2c_master_stellar_cmd_inst' of component 'i2c_master_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:221]
INFO: [Synth 8-638] synthesizing module 'i2c_master_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:106]
	Parameter START_ADDR bound to: 28'b0000000000000010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010001111111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:153]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:163]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:173]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:183]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:193]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p5' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_stellar_cmd' (6#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_stellar_cmd.vhd:106]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-3491] module 'i2c_master_top' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:74' bound to instance 'i2c_master_top_inst' of component 'i2c_master_top' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:769]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:102]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:190]
INFO: [Synth 8-3491] module 'i2c_master_byte_ctrl' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:78' bound to instance 'byte_ctrl' of component 'i2c_master_byte_ctrl' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:279]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:112]
INFO: [Synth 8-3491] module 'i2c_master_bit_ctrl' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:148' bound to instance 'bit_ctrl' of component 'i2c_master_bit_ctrl' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (7#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_bit_ctrl.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (8#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_byte_ctrl.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (9#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master_top.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element wb_adr_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:604]
WARNING: [Synth 8-6014] Unused sequential element wb_dat_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (10#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:32]
INFO: [Synth 8-113] binding component instance 'iobuf_scl' to cell 'IOBUF' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:109]
INFO: [Synth 8-113] binding component instance 'iobuf_sda' to cell 'IOBUF' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'sip_i2c_master' (11#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/sip_i2c_master.vhd:36]
INFO: [Synth 8-3491] module 'sip_cmd12_mux' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:64' bound to instance 'sip_cmd12_mux_0' of component 'sip_cmd12_mux' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:694]
INFO: [Synth 8-638] synthesizing module 'sip_cmd12_mux' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element mux_proc.data_mux_out_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element mux_proc.dval_mux_out_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'sip_cmd12_mux' (12#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cmd12_mux/sip_cmd12_mux.vhd:126]
INFO: [Synth 8-3491] module 'sip_vc707_mac_engine_sgmii' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:64' bound to instance 'sip_vc707_mac_engine_sgmii_0' of component 'sip_vc707_mac_engine_sgmii' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:726]
INFO: [Synth 8-638] synthesizing module 'sip_vc707_mac_engine_sgmii' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:136]
INFO: [Synth 8-3491] module 'mac_engine' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:22' bound to instance 'mac_engine_inst' of component 'mac_engine' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:239]
INFO: [Synth 8-638] synthesizing module 'mac_engine' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'mac_engine' (13#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd:113]
WARNING: [Synth 8-3848] Net gpio_led in module/entity sip_vc707_mac_engine_sgmii does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:87]
WARNING: [Synth 8-3848] Net phy_reset_l in module/entity sip_vc707_mac_engine_sgmii does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:88]
WARNING: [Synth 8-3848] Net phy_mdc in module/entity sip_vc707_mac_engine_sgmii does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:89]
WARNING: [Synth 8-3848] Net sgmii_tx_p in module/entity sip_vc707_mac_engine_sgmii does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:94]
WARNING: [Synth 8-3848] Net sgmii_tx_n in module/entity sip_vc707_mac_engine_sgmii does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'sip_vc707_mac_engine_sgmii' (14#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd:136]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-3491] module 'sip_fmc216_8lane' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:67' bound to instance 'sip_fmc216_8lane_0' of component 'sip_fmc216_8lane' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:779]
INFO: [Synth 8-638] synthesizing module 'sip_fmc216_8lane' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:197]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010010010000000000 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-638] synthesizing module 'fmc216' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
	Parameter GLOBAL_START_ADDR_GEN bound to: 28'b0000000000000000000000000000 
	Parameter GLOBAL_STOP_ADDR_GEN bound to: 28'b0000000000000001111111111111 
	Parameter PRIVATE_START_ADDR_GEN bound to: 28'b0000000000010010010000000000 
	Parameter PRIVATE_STOP_ADDR_GEN bound to: 28'b0000000000010100001111111110 
INFO: [Synth 8-638] synthesizing module 'fmc216_ctrl' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:102]
	Parameter START_ADDR bound to: 28'b0000000000010010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010000111111 
	Parameter NB_CONVERTERS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fmc216_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:106]
	Parameter START_ADDR bound to: 28'b0000000000010010010000000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010000111111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:153]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:163]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:173]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:183]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:193]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p5' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fmc216_stellar_cmd' (15#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd:106]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'ibufds_trig' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element trigger_sel_reg_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'fmc216_ctrl' (16#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216_ctrl.vhd:102]
INFO: [Synth 8-638] synthesizing module 'jesd204b_vc707_8lane_dac' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:98]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dac_wrapper' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd:64]
INFO: [Synth 8-638] synthesizing module 'dac38j84_jesd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:73]
	Parameter OCTETS bound to: 4 - type: integer 
	Parameter F bound to: 1 - type: integer 
	Parameter K bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'sysref' is read in the process but is not in the sensitivity list [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:166]
WARNING: [Synth 8-614] signal 'syncb' is read in the process but is not in the sensitivity list [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:176]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element frame_count_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element multiframe_count_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'dac38j84_jesd' (17#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac38j84_jesd.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dac_wrapper' (18#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/dac_wrapper.vhd:64]
WARNING: [Synth 8-3848] Net o_status in module/entity jesd204b_vc707_8lane_dac does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'jesd204b_vc707_8lane_dac' (19#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd:98]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_dac_sync_inst' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:417]
INFO: [Synth 8-638] synthesizing module 'wfm' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd:108]
	Parameter WIDTH_INPUT bound to: 64 - type: integer 
	Parameter WIDTH_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse2pulse__parameterized1' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pulse2pulse__parameterized1' (19#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:19]
INFO: [Synth 8-638] synthesizing module 'dac3283_wfm_output_fifo' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/dac3283_wfm_output_fifo_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'wfm_ctrl' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:39]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dac3283_wfm_dpram' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/dac3283_wfm_dpram_stub.vhdl:19]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:125]
INFO: [Synth 8-226] default block is never used [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'wfm_ctrl' (20#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wfm_output_fifo' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/wfm_output_fifo_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'wfm' (21#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm.vhd:108]
INFO: [Synth 8-638] synthesizing module 'xcvr_wrapper' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/xcvr_fmc216_stub.vhdl:393]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_refclk_n_inst' to cell 'IBUF' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:895]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_refclk_p_inst' to cell 'IBUF' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'xcvr_wrapper' (22#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/xcvr_wrapper.vhd:74]
INFO: [Synth 8-638] synthesizing module 'sip_freq_cnt16' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:32]
	Parameter START_ADDR bound to: 28'b0000000000010010010001000000 
	Parameter STOP_ADDR bound to: 28'b0000000000010010010001001111 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p_trigger_inst' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'sip_freq_cnt16' (23#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_freq_cnt16.vhd:32]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFDS_sysref' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:542]
INFO: [Synth 8-113] binding component instance 'BUFG_sysref' to cell 'BUFG' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:552]
	Parameter DQS_BIAS bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFDS_lmkclk' to cell 'IBUFDS' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:561]
INFO: [Synth 8-113] binding component instance 'BUFG_lmkclk' to cell 'BUFG' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:571]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[15].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[14].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[13].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[12].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[11].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[10].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[9].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[8].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[7].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[6].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[5].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[4].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[3].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[2].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[1].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_wfm_repeat[0].wfm_playback_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:435]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jesd204b_inst0'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:350]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fmc216_ctrl_inst'. This will prevent further optimization [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element cmd_busy_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:531]
WARNING: [Synth 8-3848] Net out_cmd1 in module/entity fmc216 does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:157]
WARNING: [Synth 8-3848] Net out_cmd_val1 in module/entity fmc216 does not have driver. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'fmc216' (24#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/fmc216.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'sip_fmc216_8lane' (25#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd:197]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010100001111111111 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'sip_router_s1d16' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:64' bound to instance 'sip_router_s1d16_0' of component 'sip_router_s1d16' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:864]
INFO: [Synth 8-638] synthesizing module 'sip_router_s1d16' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:164]
	Parameter global_start_addr_gen bound to: 28'b0000000000000000000000000000 
	Parameter global_stop_addr_gen bound to: 28'b0000000000000001111111111111 
	Parameter private_start_addr_gen bound to: 28'b0000000000010100001111111111 
	Parameter private_stop_addr_gen bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:70' bound to instance 'i_router_s1d5' of component 'router_s1d16' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:292]
INFO: [Synth 8-638] synthesizing module 'router_s1d16' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:182]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16_regs' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:70' bound to instance 'i_router_s1d16_regs' of component 'router_s1d16_regs' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:256]
INFO: [Synth 8-638] synthesizing module 'router_s1d16_regs' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:113]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'router_s1d16_stellar_cmd' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:70' bound to instance 'i_router_s1d16_stellar_cmd' of component 'router_s1d16_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'router_s1d16_stellar_cmd' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:108]
	Parameter start_addr bound to: 28'b0000000000010100001111111111 
	Parameter stop_addr bound to: 28'b0000000000010100010000000010 
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p0' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:148]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p1' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:159]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p2' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:169]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p3' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:179]
INFO: [Synth 8-3491] module 'pulse2pulse' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_cid_ex/pulse2pulse.vhd:8' bound to instance 'p2p4' of component 'pulse2pulse' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16_stellar_cmd' (26#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16_regs' (27#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16_regs.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element stop_gen[0].stop_proc.stop_mux_vect_reg was removed.  [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'router_s1d16' (28#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/router_s1d16.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'sip_router_s1d16' (29#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_router_s1d16/sip_router_s1d16.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'vc707_fmc216_vivado' (30#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/vc707_fmc216_vivado.vhd:141]
INFO: [Synth 8-638] synthesizing module 'processing_system_wrapper' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/hdl/processing_system_wrapper.vhd:62]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735' bound to instance 'gpio_2_pins_tri_iobuf_0' of component 'IOBUF' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/hdl/processing_system_wrapper.vhd:128]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735' bound to instance 'gpio_2_pins_tri_iobuf_1' of component 'IOBUF' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/hdl/processing_system_wrapper.vhd:135]
INFO: [Synth 8-3491] module 'processing_system' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1332' bound to instance 'processing_system_i' of component 'processing_system' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/hdl/processing_system_wrapper.vhd:142]
INFO: [Synth 8-638] synthesizing module 'processing_system' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1385]
INFO: [Synth 8-3491] module 'processing_system_AXI_ZC706_FMC216_0_2' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_AXI_ZC706_FMC216_0_2_stub.vhdl:5' bound to instance 'AXI_ZC706_FMC216_0' of component 'processing_system_AXI_ZC706_FMC216_0_2' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1778]
INFO: [Synth 8-638] synthesizing module 'processing_system_AXI_ZC706_FMC216_0_2' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_AXI_ZC706_FMC216_0_2_stub.vhdl:45]
INFO: [Synth 8-3491] module 'processing_system_axi_gpio_0_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'processing_system_axi_gpio_0_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1815]
INFO: [Synth 8-638] synthesizing module 'processing_system_axi_gpio_0_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'processing_system_axi_gpio_1_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'processing_system_axi_gpio_1_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1840]
INFO: [Synth 8-638] synthesizing module 'processing_system_axi_gpio_1_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_axi_gpio_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'processing_system_clk_wiz_0_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'processing_system_clk_wiz_0_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1864]
INFO: [Synth 8-638] synthesizing module 'processing_system_clk_wiz_0_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'processing_system_processing_system7_0_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'processing_system_processing_system7_0_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1872]
INFO: [Synth 8-638] synthesizing module 'processing_system_processing_system7_0_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_processing_system7_0_0_stub.vhdl:78]
INFO: [Synth 8-638] synthesizing module 'processing_system_ps7_0_axi_periph_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:749]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_YI8BVS' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_YI8BVS' (32#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_57YDEX' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_57YDEX' (33#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_18QVW6I' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_18QVW6I' (34#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:269]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1IPCZKM' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:393]
INFO: [Synth 8-3491] module 'processing_system_auto_pc_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'processing_system_auto_pc_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:576]
INFO: [Synth 8-638] synthesizing module 'processing_system_auto_pc_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1IPCZKM' (35#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:393]
INFO: [Synth 8-3491] module 'processing_system_xbar_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'processing_system_xbar_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1246]
INFO: [Synth 8-638] synthesizing module 'processing_system_xbar_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'processing_system_ps7_0_axi_periph_0' (36#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:749]
INFO: [Synth 8-3491] module 'processing_system_rst_ps7_0_50M_0' declared at 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'processing_system_rst_ps7_0_50M_0' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'processing_system_rst_ps7_0_50M_0' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/.Xil/Vivado-44700-DESKTOP-A0RH3KH/realtime/processing_system_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'processing_system' (37#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/synth/processing_system.vhd:1385]
INFO: [Synth 8-256] done synthesizing module 'processing_system_wrapper' (38#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/hdl/processing_system_wrapper.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'zc706_fmc216_layer' (39#1) [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.srcs/sources_1/new/zc706_fmc216_layer.vhd:112]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1IPCZKM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1IPCZKM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_18QVW6I is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_18QVW6I is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_18QVW6I is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_18QVW6I is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_57YDEX is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_57YDEX is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_57YDEX is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_57YDEX is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_YI8BVS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_YI8BVS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_YI8BVS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_YI8BVS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module processing_system_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[31] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[30] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[29] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[28] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[27] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[26] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[25] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[24] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[23] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[22] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[21] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[20] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[19] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[18] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[17] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[16] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[15] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[14] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[13] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[12] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[11] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[10] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[9] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[8] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[7] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[6] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[5] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[4] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[3] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[2] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[1] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_clkin[0] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[31] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[30] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[29] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[28] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[27] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[26] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[25] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[24] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[23] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[22] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[21] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[20] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[19] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[18] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[17] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[16] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[15] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[14] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[13] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[12] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[11] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[10] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[9] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[8] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[7] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[6] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[5] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[4] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[3] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[1] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_rstin[0] in module sip_router_s1d16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[31] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[30] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[29] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[28] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[27] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[26] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[25] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[24] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[23] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[22] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[21] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[20] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[3] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[2] in module xcvr_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port xcvr_ctrl[1] in module xcvr_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.508 ; gain = 47.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.508 ; gain = 47.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.508 ; gain = 47.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1290.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/processing_system7_0'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/processing_system7_0'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_axi_gpio_0_0/processing_system_axi_gpio_0_0/processing_system_axi_gpio_0_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/axi_gpio_0'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_axi_gpio_0_0/processing_system_axi_gpio_0_0/processing_system_axi_gpio_0_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/axi_gpio_0'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_xbar_0/processing_system_xbar_0/processing_system_xbar_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_xbar_0/processing_system_xbar_0/processing_system_xbar_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_auto_pc_0/processing_system_auto_pc_0/processing_system_auto_pc_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_auto_pc_0/processing_system_auto_pc_0/processing_system_auto_pc_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_rst_ps7_0_50M_0/processing_system_rst_ps7_0_50M_0/processing_system_rst_ps7_0_50M_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/rst_ps7_0_50M'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_rst_ps7_0_50M_0/processing_system_rst_ps7_0_50M_0/processing_system_rst_ps7_0_50M_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/rst_ps7_0_50M'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/clk_wiz_0'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/clk_wiz_0'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_axi_gpio_1_0/processing_system_axi_gpio_1_0/processing_system_axi_gpio_1_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/axi_gpio_1'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_axi_gpio_1_0/processing_system_axi_gpio_1_0/processing_system_axi_gpio_1_0_in_context.xdc] for cell 'zynq_inst/processing_system_i/axi_gpio_1'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_AXI_ZC706_FMC216_0_2/processing_system_AXI_ZC706_FMC216_0_2/processing_system_AXI_ZC706_FMC216_0_2_in_context.xdc] for cell 'zynq_inst/processing_system_i/AXI_ZC706_FMC216_0'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_AXI_ZC706_FMC216_0_2/processing_system_AXI_ZC706_FMC216_0_2/processing_system_AXI_ZC706_FMC216_0_2_in_context.xdc] for cell 'zynq_inst/processing_system_i/AXI_ZC706_FMC216_0'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216/xcvr_fmc216_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216/xcvr_fmc216_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/wfm_output_fifo/wfm_output_fifo/wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo/dac3283_wfm_output_fifo_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/dac3283_wfm_dpram/dac3283_wfm_dpram/dac3283_wfm_dpram_in_context.xdc] for cell 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst'
Parsing XDC File [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1418.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1418.578 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_input_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst' at clock pin 'clka' is different from the actual clock period '3.879', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_inst/processing_system_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_inst/processing_system_i/axi_gpio_1' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n_0. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n_0. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p_0. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p_0. (constraint file  c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/bd/processing_system/ip/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0/processing_system_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/processing_system_i/AXI_ZC706_FMC216_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[0].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[1].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[2].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[3].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[4].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[5].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[6].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[7].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[8].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[9].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[10].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[11].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[12].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[13].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[14].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[15].wfm_playback_inst0 /wfm_output_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[0].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[1].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[2].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[3].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[4].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[5].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[6].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[7].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[8].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[9].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[10].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[11].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[12].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[13].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[14].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[15].wfm_playback_inst0 /wfm_input_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[0].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[1].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[2].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[3].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[4].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[5].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[6].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[7].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[8].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[9].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[10].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[11].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[12].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[13].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[14].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/\gen_wfm_repeat[15].wfm_playback_inst0 /wfm_ctrl_inst/wfm_dpram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'statemachine.c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'jesd_state_reg' in module 'dac38j84_jesd'
INFO: [Synth 8-802] inferred FSM for state register 'config_state_reg' in module 'dac38j84_jesd'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__1'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__2'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__3'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__4'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__5'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__6'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__7'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__8'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__9'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__10'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__11'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__12'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__13'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__14'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl__xdcDup__15'
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '16' to '15' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'wfm_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'wfm_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                 start_a |                            00001 |                            00001
                 start_b |                            00010 |                            00010
                 start_c |                            00011 |                            00011
                 start_d |                            00100 |                            00100
                 start_e |                            00101 |                            00101
                  stop_a |                            00110 |                            00110
                  stop_b |                            00111 |                            00111
                  stop_c |                            01000 |                            01000
                  stop_d |                            01001 |                            01001
                    wr_a |                            01010 |                            01110
                    wr_b |                            01011 |                            01111
                    wr_c |                            01100 |                            10000
                    wr_d |                            01101 |                            10001
                    rd_a |                            01110 |                            01010
                    rd_b |                            01111 |                            01011
                    rd_c |                            10000 |                            01100
                    rd_d |                            10001 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                st_start |                              001 |                              001
                 st_read |                              010 |                              010
                st_write |                              011 |                              011
                  st_ack |                              100 |                              100
                 st_stop |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statemachine.c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg_reg[7]' [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_i2c_master/i2c_master.vhd:270]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'config_state_reg' using encoding 'sequential' in module 'dac38j84_jesd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                jesd_cgs |                              000 |                             0000
         jesd_ila0_start |                              001 |                             0001
               jesd_ila0 |                              010 |                             0010
           jesd_ila0_end |                              011 |                             0011
       jesd_config_start |                              100 |                             0100
             jesd_config |                              101 |                             0101
         jesd_config_end |                              110 |                             0110
              jesd_data0 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jesd_state_reg' using encoding 'sequential' in module 'dac38j84_jesd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             rd_st_start |                               00 |                               00
              rd_st_data |                               01 |                               01
            rd_st_stall0 |                               10 |                               10
            rd_st_stall1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'wfm_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wr_st_start |                               00 |                               00
              wr_st_data |                               01 |                               01
              wr_st_save |                               10 |                               10
              wr_st_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'wfm_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 64    
	   2 Input   28 Bit       Adders := 10    
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 41    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 57    
	               32 Bit    Registers := 175   
	               29 Bit    Registers := 32    
	               28 Bit    Registers := 8     
	               16 Bit    Registers := 21    
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 50    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 1125  
+---Muxes : 
	   2 Input   64 Bit        Muxes := 14    
	 289 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 79    
	   2 Input   32 Bit        Muxes := 34    
	   5 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 9     
	  24 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 21    
	  15 Input    3 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 8     
	   8 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 34    
	   4 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 311   
	  18 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 8     
	  22 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_req_delay_reg' and it is trimmed from '15' to '14' bits. [C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/Src/sip_fmc216_8lane/wfm_ctrl.vhd:249]
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[7][7]) is unused and will be removed from module i2c_master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|wfm_ctrl    | rd_data_out_valid_reg | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |dac3283_wfm_dpram                        |        16|
|2     |dac3283_wfm_output_fifo                  |        16|
|3     |wfm_output_fifo                          |        16|
|4     |xcvr_fmc216                              |         1|
|5     |processing_system_auto_pc_0              |         1|
|6     |processing_system_xbar_0                 |         1|
|7     |processing_system_AXI_ZC706_FMC216_0_2   |         1|
|8     |processing_system_axi_gpio_0_0           |         1|
|9     |processing_system_axi_gpio_1_0           |         1|
|10    |processing_system_clk_wiz_0_0            |         1|
|11    |processing_system_processing_system7_0_0 |         1|
|12    |processing_system_rst_ps7_0_50M_0        |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |dac3283_wfm_dpram                             |    16|
|17    |dac3283_wfm_output_fifo                       |    16|
|33    |processing_system_AXI_ZC706_FMC216_0_2_bbox   |     1|
|34    |processing_system_auto_pc_0_bbox              |     1|
|35    |processing_system_axi_gpio_0_0_bbox           |     1|
|36    |processing_system_axi_gpio_1_0_bbox           |     1|
|37    |processing_system_clk_wiz_0_0_bbox            |     1|
|38    |processing_system_processing_system7_0_0_bbox |     1|
|39    |processing_system_rst_ps7_0_50M_0_bbox        |     1|
|40    |processing_system_xbar_0_bbox                 |     1|
|41    |wfm_output_fifo                               |    16|
|57    |xcvr_fmc216                                   |     1|
|58    |BUFG                                          |     3|
|59    |CARRY4                                        |   437|
|60    |LUT1                                          |  1198|
|61    |LUT2                                          |   746|
|62    |LUT3                                          |  1037|
|63    |LUT4                                          |  1145|
|64    |LUT5                                          |   525|
|65    |LUT6                                          |   962|
|66    |MUXF7                                         |    20|
|67    |SRL16E                                        |    16|
|68    |FDCE                                          |  1549|
|69    |FDPE                                          |    68|
|70    |FDRE                                          |  7772|
|71    |FDSE                                          |   208|
|72    |IBUF                                          |    19|
|73    |IBUFDS                                        |     7|
|74    |IOBUF                                         |     4|
|75    |OBUF                                          |    21|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.711 ; gain = 192.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 658 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 1435.711 ; gain = 47.156
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1435.711 ; gain = 192.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1435.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1456.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Synth Design complete, checksum: 73a5951
INFO: [Common 17-83] Releasing license: Synthesis
290 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 1456.770 ; gain = 213.418
INFO: [Common 17-1381] The checkpoint 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.runs/synth_1/zc706_fmc216_layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zc706_fmc216_layer_utilization_synth.rpt -pb zc706_fmc216_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 11:38:39 2023...
