Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  maxv
Quartus root          :  /home/student/intelFPGA_lite/18.1/quartus/linux64/
Quartus sim root      :  /home/student/intelFPGA_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  midsem_2.vho
Sim SDF File       :  midsem_2_vhd.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /home/student/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File midsem_2_run_msim_gate_vhdl.do already exists - backing up current file as midsem_2_run_msim_gate_vhdl.do.bak
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
