ISim log file
Running: /home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: at 185 ns(10000): Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation can not advance in time because signals can not resolve to a stable value in File "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.v" Line 176. Please correct this code in order to advance past the current simulation time.
 in File "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.v" Line 176 
ERROR: 
INFO: Simulator is stopped.
# exit 0
