
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sum[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014652    0.053990    0.036435    0.036435 ^ clk (in)
                                                         clk (net)
                      0.053993    0.000000    0.036435 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.036837    0.042987    0.101890    0.138325 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.043002    0.000402    0.138727 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.039806    0.044974    0.100272    0.238999 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.044974    0.000099    0.239098 ^ _289_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.003636    0.034661    0.192659    0.431757 ^ _289_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net48 (net)
                      0.034661    0.000054    0.431811 ^ output48/A (sky130_fd_sc_hd__buf_2)
     1    0.034261    0.128145    0.138630    0.570441 ^ output48/X (sky130_fd_sc_hd__buf_2)
                                                         sum[3] (net)
                      0.128146    0.000198    0.570639 ^ sum[3] (out)
                                              0.570639   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.570639   data arrival time
---------------------------------------------------------------------------------------------
                                             19.179361   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 4
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
