<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3828" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3828{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3828{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3828{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3828{left:69px;bottom:1086px;letter-spacing:0.13px;}
#t5_3828{left:155px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.01px;}
#t6_3828{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3828{left:69px;bottom:1045px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#t8_3828{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t9_3828{left:69px;bottom:982px;letter-spacing:0.13px;}
#ta_3828{left:155px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tb_3828{left:69px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3828{left:69px;bottom:941px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#td_3828{left:69px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_3828{left:69px;bottom:867px;letter-spacing:-0.09px;}
#tf_3828{left:154px;bottom:867px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tg_3828{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3828{left:69px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#ti_3828{left:69px;bottom:809px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_3828{left:69px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3828{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_3828{left:69px;bottom:751px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3828{left:69px;bottom:734px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3828{left:69px;bottom:717px;letter-spacing:-0.11px;}
#to_3828{left:69px;bottom:693px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tp_3828{left:69px;bottom:676px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_3828{left:69px;bottom:652px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tr_3828{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3828{left:69px;bottom:610px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3828{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3828{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3828{left:69px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3828{left:69px;bottom:501px;letter-spacing:0.13px;}
#tx_3828{left:151px;bottom:501px;letter-spacing:0.15px;word-spacing:-0.08px;}
#ty_3828{left:150px;bottom:480px;letter-spacing:0.15px;word-spacing:0.01px;}
#tz_3828{left:69px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3828{left:69px;bottom:439px;letter-spacing:-0.18px;word-spacing:-1.25px;}
#t11_3828{left:69px;bottom:422px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t12_3828{left:69px;bottom:396px;}
#t13_3828{left:95px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_3828{left:69px;bottom:373px;}
#t15_3828{left:95px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t16_3828{left:69px;bottom:352px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t17_3828{left:69px;bottom:335px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t18_3828{left:69px;bottom:318px;letter-spacing:-0.34px;}
#t19_3828{left:69px;bottom:268px;letter-spacing:-0.09px;}
#t1a_3828{left:154px;bottom:268px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1b_3828{left:69px;bottom:244px;letter-spacing:-0.19px;word-spacing:-0.38px;}
#t1c_3828{left:69px;bottom:220px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1d_3828{left:69px;bottom:194px;}
#t1e_3828{left:95px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3828{left:255px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_3828{left:95px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_3828{left:95px;bottom:163px;letter-spacing:-0.16px;word-spacing:-0.44px;}

.s1_3828{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3828{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3828{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3828{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3828{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3828{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3828{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3828{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3828" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3828Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3828" style="-webkit-user-select: none;"><object width="935" height="1210" data="3828/3828.svg" type="image/svg+xml" id="pdf3828" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3828" class="t s1_3828">20-120 </span><span id="t2_3828" class="t s1_3828">Vol. 3B </span>
<span id="t3_3828" class="t s2_3828">PERFORMANCE MONITORING </span>
<span id="t4_3828" class="t s3_3828">20.6.3.8.4 </span><span id="t5_3828" class="t s3_3828">Writing a PEBS Interrupt Service Routine </span>
<span id="t6_3828" class="t s4_3828">The PEBS facilities share the same interrupt vector and interrupt service routine (called the DS ISR) with the non- </span>
<span id="t7_3828" class="t s4_3828">precise event-based sampling and BTS facilities. To handle PEBS interrupts, PEBS handler code must be included in </span>
<span id="t8_3828" class="t s4_3828">the DS ISR. See Section 18.4.9.5, “Writing the DS Interrupt Service Routine,” for guidelines for writing the DS ISR. </span>
<span id="t9_3828" class="t s3_3828">20.6.3.8.5 </span><span id="ta_3828" class="t s3_3828">Other DS Mechanism Implications </span>
<span id="tb_3828" class="t s4_3828">The DS mechanism is not available in the SMM. It is disabled on transition to the SMM mode. Similarly the DS </span>
<span id="tc_3828" class="t s4_3828">mechanism is disabled on the generation of a machine check exception and is cleared on processor RESET and INIT. </span>
<span id="td_3828" class="t s4_3828">The DS mechanism is available in real address mode. </span>
<span id="te_3828" class="t s5_3828">20.6.3.9 </span><span id="tf_3828" class="t s5_3828">Operating System Implications </span>
<span id="tg_3828" class="t s4_3828">The DS mechanism can be used by the operating system as a debugging extension to facilitate failure analysis. </span>
<span id="th_3828" class="t s4_3828">When using this facility, a 25 to 30 times slowdown can be expected due to the effects of the trace store occurring </span>
<span id="ti_3828" class="t s4_3828">on every taken branch. </span>
<span id="tj_3828" class="t s4_3828">Depending upon intended usage, the instruction pointers that are part of the branch records or the PEBS records </span>
<span id="tk_3828" class="t s4_3828">need to have an association with the corresponding process. One solution requires the ability for the DS specific </span>
<span id="tl_3828" class="t s4_3828">operating system module to be chained to the context switch. A separate buffer can then be maintained for each </span>
<span id="tm_3828" class="t s4_3828">process of interest and the MSR pointing to the configuration area saved and setup appropriately on each context </span>
<span id="tn_3828" class="t s4_3828">switch. </span>
<span id="to_3828" class="t s4_3828">If the BTS facility has been enabled, then it must be disabled and state stored on transition of the system to a sleep </span>
<span id="tp_3828" class="t s4_3828">state in which processor context is lost. The state must be restored on return from the sleep state. </span>
<span id="tq_3828" class="t s4_3828">It is required that an interrupt gate be used for the DS interrupt as opposed to a trap gate to prevent the generation </span>
<span id="tr_3828" class="t s4_3828">of an endless interrupt loop. </span>
<span id="ts_3828" class="t s4_3828">Pages that contain buffers must have mappings to the same physical address for all processes/logical processors, </span>
<span id="tt_3828" class="t s4_3828">such that any change to CR3 will not change DS addresses. If this requirement cannot be satisfied (that is, the </span>
<span id="tu_3828" class="t s4_3828">feature is enabled on a per thread/process basis), then the operating system must ensure that the feature is </span>
<span id="tv_3828" class="t s4_3828">enabled/disabled appropriately in the context switch code. </span>
<span id="tw_3828" class="t s6_3828">20.6.4 </span><span id="tx_3828" class="t s6_3828">Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based </span>
<span id="ty_3828" class="t s6_3828">on Intel NetBurst® Microarchitecture </span>
<span id="tz_3828" class="t s4_3828">The performance monitoring capability of processors based on Intel NetBurst microarchitecture and supporting </span>
<span id="t10_3828" class="t s4_3828">Intel Hyper-Threading Technology is similar to that described in Section 20.6.3. However, the capability is extended </span>
<span id="t11_3828" class="t s4_3828">so that: </span>
<span id="t12_3828" class="t s7_3828">• </span><span id="t13_3828" class="t s4_3828">Performance counters can be programmed to select events qualified by logical processor IDs. </span>
<span id="t14_3828" class="t s7_3828">• </span><span id="t15_3828" class="t s4_3828">Performance monitoring interrupts can be directed to a specific logical processor within the physical processor. </span>
<span id="t16_3828" class="t s4_3828">The sections below describe performance counters, event qualification by logical processor ID, and special purpose </span>
<span id="t17_3828" class="t s4_3828">bits in ESCRs/CCCRs. They also describe MSR_PEBS_ENABLE, MSR_PEBS_MATRIX_VERT, and MSR_TC_PRE- </span>
<span id="t18_3828" class="t s4_3828">CISE_EVENT. </span>
<span id="t19_3828" class="t s5_3828">20.6.4.1 </span><span id="t1a_3828" class="t s5_3828">ESCR MSRs </span>
<span id="t1b_3828" class="t s4_3828">Figure 20-51 shows the layout of an ESCR MSR in processors supporting Intel Hyper-Threading Technology. </span>
<span id="t1c_3828" class="t s4_3828">The functions of the flags and fields are as follows: </span>
<span id="t1d_3828" class="t s7_3828">• </span><span id="t1e_3828" class="t s8_3828">T1_USR flag, bit 0 — </span><span id="t1f_3828" class="t s4_3828">When set, events are counted when thread 1 (logical processor 1) is executing at a </span>
<span id="t1g_3828" class="t s4_3828">current privilege level (CPL) of 1, 2, or 3. These privilege levels are generally used by application code and </span>
<span id="t1h_3828" class="t s4_3828">unprotected operating system code. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
