Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio.ip --block-symbol-file --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio --family=Agilex --part=AGFB014R24B2E2V
Info: dipsw_pio.altera_avalon_pio_inst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio --family=Agilex --part=AGFB014R24B2E2V
Info: dipsw_pio.altera_avalon_pio_inst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: dipsw_pio: "Transforming system: dipsw_pio"
Info: dipsw_pio: "Naming system components in system: dipsw_pio"
Info: dipsw_pio: "Processing generation queue"
Info: dipsw_pio: "Generating: dipsw_pio"
Info: dipsw_pio: "Generating: dipsw_pio_altera_avalon_pio_1920_xdlv2ly"
Info: altera_avalon_pio_inst: Starting RTL generation for module 'dipsw_pio_altera_avalon_pio_1920_xdlv2ly'
Info: altera_avalon_pio_inst:   Generation command is [exec /home/wisig/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dipsw_pio_altera_avalon_pio_1920_xdlv2ly --dir=/tmp/alt9726_917766606917448339.dir/0045_altera_avalon_pio_inst_gen/ --quartus_dir=/home/wisig/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9726_917766606917448339.dir/0045_altera_avalon_pio_inst_gen//dipsw_pio_altera_avalon_pio_1920_xdlv2ly_component_configuration.pl  --do_build_sim=0  ]
Info: altera_avalon_pio_inst: Done RTL generation for module 'dipsw_pio_altera_avalon_pio_1920_xdlv2ly'
Info: dipsw_pio: Done "dipsw_pio" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
