<p>When user Press &quot;Generate RTL&quot; button the IP-XACT file get generated.</p><p>The name of the file &lt;project_name&gt;.xml</p><p>The file comply with <span>IEEE Std 1685-2014</span></p><p>The contain several sections with information about the IP block being emitted.</p><h3 id="IP-XACTconfiguration-BusInterfaces">Bus Interfaces</h3><p>The list of all Ncore sockets exposed outside Top level.</p><p><strong>&lt;ipxact:busInterfaces&gt; [ &lt;ipxact:busInterfaces&gt; ]#</strong></p><p>Depend on configuration this section can contain multiple AXI, ACE, ACE-Lite, OCP, APB protocol sockets.</p><p>Each socket <strong>&lt;ipxact:busInterface&gt;</strong> describes mapping of physical pins to the there logical roles.</p><blockquote><p>note: Some ACE may contain AWUNIQUE signal mapping that is incompatible with old amba.com/AMBA4/ACE/r0p0_0 schema.</p></blockquote><h3 id="IP-XACTconfiguration-MemoryMaps">Memory Maps</h3><p><strong>&lt;ipxact:memoryMaps&gt; [ &lt;ipxact:memoryMap&gt; ]#</strong></p><p>A memory map is defined for each CSR slave interface of a component.</p><p>The memoryMaps element contains a list of memoryMap elements. One per Ncore unit.</p><h3 id="IP-XACTconfiguration-ModelPorts">Model Ports</h3><p><strong>&lt;ipxact:model&gt;&lt;ipxact:ports&gt; [ &lt;ipxact:port&gt; ]#</strong></p><p>Contains the list of ports for Ncore top module.</p><p><br/></p>