###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:34:11 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg/Q  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.229
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.028 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg  | CLK ^ -> Q ^ | DFFSR | 0.041 | 0.229 |   0.229 |    0.257 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | D ^          | DFFSR | 0.041 | 0.000 |   0.229 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.028 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg/D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /crc_vld_d_reg/Q  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.229
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.028 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_d_reg  | CLK ^ -> Q ^ | DFFSR | 0.041 | 0.229 |   0.229 |    0.257 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg | D ^          | DFFSR | 0.041 | 0.000 |   0.229 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.028 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.250
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.126 | 
     | \tx_core/tx_crc/crcpkt1 /U2997                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   0.181 |    0.183 | 
     | \tx_core/tx_crc/crcpkt1 /U1201                     | B v -> Y ^   | OAI21X1  | 0.058 | 0.069 |   0.250 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.058 | 0.000 |   0.250 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.001 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.124 |   0.124 |    0.122 | 
     | \tx_core/tx_crc/crcpkt1 /U3719                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.180 |    0.179 | 
     | \tx_core/tx_crc/crcpkt1 /U3720                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.074 |   0.254 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.001 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.123 |   0.123 |    0.121 | 
     | \tx_core/tx_crc/crcpkt2 /U3744                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.180 |    0.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3746                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.121 | 
     | \tx_core/tx_crc/crcpkt2 /U3462                     | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   0.179 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3464                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.121 | 
     | \tx_core/tx_crc/crcpkt2 /U3329                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.180 |    0.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3331                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.075 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.121 | 
     | \tx_core/tx_crc/crcpkt0 /U1825                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.179 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3741                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.076 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.124 |   0.124 |    0.122 | 
     | \tx_core/tx_crc/crcpkt1 /U3291                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.180 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3293                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.256
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.124 |   0.124 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /U3001                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.180 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3004                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.256 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.124 |   0.124 |    0.122 | 
     | \tx_core/tx_crc/crcpkt1 /U3390                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.181 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3391                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.075 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.255
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.124 |   0.124 |    0.122 | 
     | \tx_core/tx_crc/crcpkt1 /U3384                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   0.182 |    0.180 | 
     | \tx_core/tx_crc/crcpkt1 /U1203                     | B v -> Y ^   | OAI21X1  | 0.061 | 0.073 |   0.255 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.061 | 0.000 |   0.255 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.256
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.124 |   0.124 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /U1804                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.181 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3335                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   0.256 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.256 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.256
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.121 | 
     | \tx_core/tx_crc/crcpkt0 /U3711                     | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   0.179 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3713                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.256 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.256 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.256
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.124 |   0.124 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /U3394                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.180 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3396                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.256 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.256 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.256
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /U3385                     | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   0.179 |    0.176 | 
     | \tx_core/tx_crc/crcpkt1 /U3387                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.256 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.256 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.257
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.124 |   0.124 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /U3449                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.181 |    0.177 | 
     | \tx_core/tx_crc/crcpkt1 /U3450                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.257 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.257 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.257
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.125 |   0.125 |    0.121 | 
     | \tx_core/tx_crc/crcpkt2 /U3360                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.181 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3362                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   0.257 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.257 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.257
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.121 | 
     | \tx_core/tx_crc/crcpkt0 /U1843                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.182 |    0.178 | 
     | \tx_core/tx_crc/crcpkt0 /U3276                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.075 |   0.257 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.257 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.257
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.124 |   0.124 |    0.120 | 
     | \tx_core/tx_crc/crcpkt0 /U3766                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.181 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3768                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.076 |   0.257 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.257 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.257
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.125 |   0.125 |    0.121 | 
     | \tx_core/tx_crc/crcpkt0 /U3510                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.181 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3512                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.076 |   0.257 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.257 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.258
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.120 | 
     | \tx_core/tx_crc/crcpkt2 /U3355                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.181 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3357                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   0.257 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.258 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.004 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.258
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.125 |   0.125 |    0.120 | 
     | \tx_core/tx_crc/crcpkt1 /U3750                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.181 |    0.177 | 
     | \tx_core/tx_crc/crcpkt1 /U3752                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   0.258 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.258 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.258
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.120 | 
     | \tx_core/tx_crc/crcpkt1 /U3275                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   0.183 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3277                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.075 |   0.258 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.258 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.258
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.125 |   0.125 |    0.120 | 
     | \tx_core/tx_crc/crcpkt2 /U1825                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.181 |    0.176 | 
     | \tx_core/tx_crc/crcpkt2 /U3368                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.258 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.258 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.258
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.119 | 
     | \tx_core/tx_crc/crcpkt0 /U3260                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.180 |    0.175 | 
     | \tx_core/tx_crc/crcpkt0 /U3262                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.078 |   0.258 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   0.258 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.118 | 
     | \tx_core/tx_crc/crcpkt1 /U3569                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   0.182 |    0.177 | 
     | \tx_core/tx_crc/crcpkt1 /U3571                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.258 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.119 | 
     | \tx_core/tx_crc/crcpkt0 /U2948                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.182 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U2951                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.078 | 0.126 |   0.126 |    0.121 | 
     | \tx_core/tx_crc/crcpkt2 /U3686                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.183 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3688                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.120 | 
     | \tx_core/tx_crc/crcpkt0 /U3396                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.182 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3398                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.119 | 
     | \tx_core/tx_crc/crcpkt2 /U3554                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.182 |    0.176 | 
     | \tx_core/tx_crc/crcpkt2 /U3556                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.119 | 
     | \tx_core/tx_crc/crcpkt0 /U3401                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.182 |    0.176 | 
     | \tx_core/tx_crc/crcpkt0 /U3403                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[19] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[19] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[19]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.124 |   0.124 |    0.118 | 
     | \tx_core/tx_crc/crcpkt1 /U3779                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   0.182 |    0.176 | 
     | \tx_core/tx_crc/crcpkt1 /U3780                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[19]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.259
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.078 | 0.127 |   0.127 |    0.120 | 
     | \tx_core/tx_crc/crcpkt0 /U3506                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.183 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3507                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.076 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17]         | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.259 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[21] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.126 |   0.126 |    0.120 | 
     | \tx_core/tx_crc/crcpkt0 /U3408                     | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   0.183 |    0.176 | 
     | \tx_core/tx_crc/crcpkt0 /U3409                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.259 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.078 | 0.126 |   0.126 |    0.120 | 
     | \tx_core/tx_crc/crcpkt1 /U3457                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.183 |    0.177 | 
     | \tx_core/tx_crc/crcpkt1 /U3459                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.126 |   0.126 |    0.119 | 
     | \tx_core/tx_crc/crcpkt0 /U3598                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.183 |    0.177 | 
     | \tx_core/tx_crc/crcpkt0 /U3600                     | B v -> Y ^   | MUX2X1   | 0.063 | 0.076 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.063 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[19] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[19] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[19]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.119 | 
     | \tx_core/tx_crc/crcpkt2 /U3775                     | A ^ -> Y v   | INVX1    | 0.053 | 0.059 |   0.184 |    0.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3776                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[19]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.078 | 0.126 |   0.126 |    0.119 | 
     | \tx_core/tx_crc/crcpkt2 /U3066                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.183 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3069                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.127 |   0.127 |    0.120 | 
     | \tx_core/tx_crc/crcpkt2 /U3458                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.184 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3459                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.261
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.116 | 
     | \tx_core/tx_crc/crcpkt2 /U3722                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   0.181 |    0.174 | 
     | \tx_core/tx_crc/crcpkt2 /U3723                     | B v -> Y ^   | OAI22X1  | 0.078 | 0.080 |   0.261 |    0.254 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29]         | D ^          | DFFPOSX1 | 0.078 | 0.000 |   0.261 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.125 |   0.125 |    0.118 | 
     | \tx_core/tx_crc/crcpkt1 /U1803                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.182 |    0.175 | 
     | \tx_core/tx_crc/crcpkt1 /U3339                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.125 |   0.125 |    0.118 | 
     | \tx_core/tx_crc/crcpkt1 /U3686                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.182 |    0.175 | 
     | \tx_core/tx_crc/crcpkt1 /U3688                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.118 | 
     | \tx_core/tx_crc/crcpkt1 /U3745                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   0.185 |    0.178 | 
     | \tx_core/tx_crc/crcpkt1 /U3747                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[17] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.260
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[17]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.118 | 
     | \tx_core/tx_crc/crcpkt1 /U3453                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   0.184 |    0.177 | 
     | \tx_core/tx_crc/crcpkt1 /U3454                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   0.260 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[17]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.260 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.261
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.125 |   0.125 |    0.118 | 
     | \tx_core/tx_crc/crcpkt0 /U3706                     | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   0.182 |    0.175 | 
     | \tx_core/tx_crc/crcpkt0 /U3708                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.079 |   0.261 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   0.261 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.261
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.008 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.126 |   0.126 |    0.118 | 
     | \tx_core/tx_crc/crcpkt2 /U3371                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.183 |    0.175 | 
     | \tx_core/tx_crc/crcpkt2 /U3374                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   0.261 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   0.261 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.008 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.261
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.008 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.078 | 0.126 |   0.126 |    0.119 | 
     | \tx_core/tx_crc/crcpkt0 /U3412                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   0.184 |    0.176 | 
     | \tx_core/tx_crc/crcpkt0 /U3414                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   0.261 |    0.253 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   0.261 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.008 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.261
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.008 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.078 | 0.127 |   0.127 |    0.119 | 
     | \tx_core/tx_crc/crcpkt2 /U1824                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   0.185 |    0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U3316                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   0.261 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   0.261 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.008 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.262
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.008 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.123 |   0.123 |    0.116 | 
     | \tx_core/tx_crc/crcpkt1 /U3599                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   0.182 |    0.174 | 
     | \tx_core/tx_crc/crcpkt1 /U3600                     | B v -> Y ^   | OAI22X1  | 0.078 | 0.080 |   0.262 |    0.254 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | D ^          | DFFPOSX1 | 0.078 | 0.000 |   0.262 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.008 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

