t 2 A input
t 8 B input
t 3 Ci input
t 6 S output
t 9 Co output

n 1 gnd!
n 0 vdd!
n 2 /A
n 3 /Ci
n 4 /net15
n 5 /net12
n 6 /S
n 7 /net11
n 8 /B
n 9 /Co
n 11 /I3/net8
n 15 /I3/I2/net11

; pmos Instance /I3/I2/M1 = auLvs device Q0
d pmos D G S B (p D S)
i 0 pmos 11 8 0 0 " m 1 l 180e-9 w 540e-9 "

; pmos Instance /I3/I2/M0 = auLvs device Q1
i 1 pmos 11 2 0 0 " m 1 l 180e-9 w 540e-9 "

; nmos Instance /I3/I2/M3 = auLvs device Q2
d nmos D G S B (p D S)
i 2 nmos 15 8 1 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I3/I2/M2 = auLvs device Q3
i 3 nmos 11 2 15 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I3/I3/M0 = auLvs device Q4
i 4 nmos 5 11 1 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I3/I3/M1 = auLvs device Q5
i 5 pmos 5 11 0 0 " m 1 l 180e-9 w 450e-9 "
n 23 /I2/net8
n 27 /I2/I2/net11

; pmos Instance /I2/I2/M1 = auLvs device Q6
i 6 pmos 23 3 0 0 " m 1 l 180e-9 w 540e-9 "

; pmos Instance /I2/I2/M0 = auLvs device Q7
i 7 pmos 23 7 0 0 " m 1 l 180e-9 w 540e-9 "

; nmos Instance /I2/I2/M3 = auLvs device Q8
i 8 nmos 27 3 1 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I2/M2 = auLvs device Q9
i 9 nmos 23 7 27 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I2/I3/M0 = auLvs device Q10
i 10 nmos 4 23 1 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I2/I3/M1 = auLvs device Q11
i 11 pmos 4 23 0 0 " m 1 l 180e-9 w 450e-9 "
n 36 /I4/net4

; nmos Instance /I4/I2/M0 = auLvs device Q12
i 12 nmos 9 36 1 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I2/M1 = auLvs device Q13
i 13 pmos 9 36 0 0 " m 1 l 180e-9 w 450e-9 "
n 42 /I4/I0/net14

; nmos Instance /I4/I0/M1 = auLvs device Q14
i 14 nmos 36 5 1 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I4/I0/M0 = auLvs device Q15
i 15 nmos 36 4 1 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I4/I0/M3 = auLvs device Q16
i 16 pmos 42 4 0 0 " m 1 l 180e-9 w 1.62e-6 "

; pmos Instance /I4/I0/M2 = auLvs device Q17
i 17 pmos 36 5 42 0 " m 1 l 180e-9 w 1.62e-6 "
n 46 /I1/net15

; nmos Instance /I1/M5 = auLvs device Q18
i 18 nmos 6 46 3 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I1/M1 = auLvs device Q19
i 19 nmos 6 3 46 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I1/M0 = auLvs device Q20
i 20 nmos 46 7 1 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I1/M7 = auLvs device Q21
i 21 pmos 6 7 3 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I1/M3 = auLvs device Q22
i 22 pmos 6 3 7 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I1/M2 = auLvs device Q23
i 23 pmos 46 7 0 0 " m 1 l 180e-9 w 270e-9 "
n 50 /I0/net15

; nmos Instance /I0/M5 = auLvs device Q24
i 24 nmos 7 50 8 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/M1 = auLvs device Q25
i 25 nmos 7 8 50 1 " m 1 l 180e-9 w 270e-9 "

; nmos Instance /I0/M0 = auLvs device Q26
i 26 nmos 50 2 1 1 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/M7 = auLvs device Q27
i 27 pmos 7 2 8 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/M3 = auLvs device Q28
i 28 pmos 7 8 2 0 " m 1 l 180e-9 w 270e-9 "

; pmos Instance /I0/M2 = auLvs device Q29
i 29 pmos 50 2 0 0 " m 1 l 180e-9 w 270e-9 "
t 0 vdd! global
t 1 gnd! global

