<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SparcGenSubtargetInfo.inc source code [llvm/build/lib/Target/Sparc/SparcGenSubtargetInfo.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Sparc/SparcGenSubtargetInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Sparc</a>/<a href='SparcGenSubtargetInfo.inc.html'>SparcGenSubtargetInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Subtarget Enumeration Source Fragment                                      *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h.html#52" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h.html#52" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">Sparc</span> {</td></tr>
<tr><th id="15">15</th><td><b>enum</b> {</td></tr>
<tr><th id="16">16</th><td>  <dfn class="enum" id="llvm::Sparc::DetectRoundChange" title='llvm::Sparc::DetectRoundChange' data-ref="llvm::Sparc::DetectRoundChange" data-ref-filename="llvm..Sparc..DetectRoundChange">DetectRoundChange</dfn> = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureHardQuad" title='llvm::Sparc::FeatureHardQuad' data-ref="llvm::Sparc::FeatureHardQuad" data-ref-filename="llvm..Sparc..FeatureHardQuad">FeatureHardQuad</dfn> = <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureLeon" title='llvm::Sparc::FeatureLeon' data-ref="llvm::Sparc::FeatureLeon" data-ref-filename="llvm..Sparc..FeatureLeon">FeatureLeon</dfn> = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureNoFMULS" title='llvm::Sparc::FeatureNoFMULS' data-ref="llvm::Sparc::FeatureNoFMULS" data-ref-filename="llvm..Sparc..FeatureNoFMULS">FeatureNoFMULS</dfn> = <var>3</var>,</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureNoFSMULD" title='llvm::Sparc::FeatureNoFSMULD' data-ref="llvm::Sparc::FeatureNoFSMULD" data-ref-filename="llvm..Sparc..FeatureNoFSMULD">FeatureNoFSMULD</dfn> = <var>4</var>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::Sparc::FeaturePWRPSR" title='llvm::Sparc::FeaturePWRPSR' data-ref="llvm::Sparc::FeaturePWRPSR" data-ref-filename="llvm..Sparc..FeaturePWRPSR">FeaturePWRPSR</dfn> = <var>5</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureSoftFloat" title='llvm::Sparc::FeatureSoftFloat' data-ref="llvm::Sparc::FeatureSoftFloat" data-ref-filename="llvm..Sparc..FeatureSoftFloat">FeatureSoftFloat</dfn> = <var>6</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureSoftMulDiv" title='llvm::Sparc::FeatureSoftMulDiv' data-ref="llvm::Sparc::FeatureSoftMulDiv" data-ref-filename="llvm..Sparc..FeatureSoftMulDiv">FeatureSoftMulDiv</dfn> = <var>7</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureV8Deprecated" title='llvm::Sparc::FeatureV8Deprecated' data-ref="llvm::Sparc::FeatureV8Deprecated" data-ref-filename="llvm..Sparc..FeatureV8Deprecated">FeatureV8Deprecated</dfn> = <var>8</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureV9" title='llvm::Sparc::FeatureV9' data-ref="llvm::Sparc::FeatureV9" data-ref-filename="llvm..Sparc..FeatureV9">FeatureV9</dfn> = <var>9</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureVIS" title='llvm::Sparc::FeatureVIS' data-ref="llvm::Sparc::FeatureVIS" data-ref-filename="llvm..Sparc..FeatureVIS">FeatureVIS</dfn> = <var>10</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureVIS2" title='llvm::Sparc::FeatureVIS2' data-ref="llvm::Sparc::FeatureVIS2" data-ref-filename="llvm..Sparc..FeatureVIS2">FeatureVIS2</dfn> = <var>11</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::Sparc::FeatureVIS3" title='llvm::Sparc::FeatureVIS3' data-ref="llvm::Sparc::FeatureVIS3" data-ref-filename="llvm..Sparc..FeatureVIS3">FeatureVIS3</dfn> = <var>12</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::Sparc::FixAllFDIVSQRT" title='llvm::Sparc::FixAllFDIVSQRT' data-ref="llvm::Sparc::FixAllFDIVSQRT" data-ref-filename="llvm..Sparc..FixAllFDIVSQRT">FixAllFDIVSQRT</dfn> = <var>13</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::Sparc::InsertNOPLoad" title='llvm::Sparc::InsertNOPLoad' data-ref="llvm::Sparc::InsertNOPLoad" data-ref-filename="llvm..Sparc..InsertNOPLoad">InsertNOPLoad</dfn> = <var>14</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::Sparc::LeonCASA" title='llvm::Sparc::LeonCASA' data-ref="llvm::Sparc::LeonCASA" data-ref-filename="llvm..Sparc..LeonCASA">LeonCASA</dfn> = <var>15</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::Sparc::LeonCycleCounter" title='llvm::Sparc::LeonCycleCounter' data-ref="llvm::Sparc::LeonCycleCounter" data-ref-filename="llvm..Sparc..LeonCycleCounter">LeonCycleCounter</dfn> = <var>16</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::Sparc::UMACSMACSupport" title='llvm::Sparc::UMACSMACSupport' data-ref="llvm::Sparc::UMACSMACSupport" data-ref-filename="llvm..Sparc..UMACSMACSupport">UMACSMACSupport</dfn> = <var>17</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::Sparc::UsePopc" title='llvm::Sparc::UsePopc' data-ref="llvm::Sparc::UsePopc" data-ref-filename="llvm..Sparc..UsePopc">UsePopc</dfn> = <var>18</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::Sparc::NumSubtargetFeatures" title='llvm::Sparc::NumSubtargetFeatures' data-ref="llvm::Sparc::NumSubtargetFeatures" data-ref-filename="llvm..Sparc..NumSubtargetFeatures">NumSubtargetFeatures</dfn> = <var>19</var></td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td>} <i>// end namespace Sparc</i></td></tr>
<tr><th id="38">38</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="10">endif</span> // GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</span></u></td></tr>
<tr><th id="44">44</th><td><u>#undef GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="47">47</th><td><i>// Sorted (by key) array of values for CPU features.</i></td></tr>
<tr><th id="48">48</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV SparcFeatureKV[] = {</td></tr>
<tr><th id="49">49</th><td>  { <q>"deprecated-v8"</q>, <q>"Enable deprecated V8 instructions in V9 mode"</q>, Sparc::FeatureV8Deprecated, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="50">50</th><td>  { <q>"detectroundchange"</q>, <q>"LEON3 erratum detection: Detects any rounding mode change request: use only the round-to-nearest rounding mode"</q>, Sparc::DetectRoundChange, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="51">51</th><td>  { <q>"fixallfdivsqrt"</q>, <q>"LEON erratum fix: Fix FDIVS/FDIVD/FSQRTS/FSQRTD instructions with NOPs and floating-point store"</q>, Sparc::FixAllFDIVSQRT, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="52">52</th><td>  { <q>"hard-quad-float"</q>, <q>"Enable quad-word floating point instructions"</q>, Sparc::FeatureHardQuad, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="53">53</th><td>  { <q>"hasleoncasa"</q>, <q>"Enable CASA instruction for LEON3 and LEON4 processors"</q>, Sparc::LeonCASA, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="54">54</th><td>  { <q>"hasumacsmac"</q>, <q>"Enable UMAC and SMAC for LEON3 and LEON4 processors"</q>, Sparc::UMACSMACSupport, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="55">55</th><td>  { <q>"insertnopload"</q>, <q>"LEON3 erratum fix: Insert a NOP instruction after every single-cycle load instruction when the next instruction is another load/store instruction"</q>, Sparc::InsertNOPLoad, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="56">56</th><td>  { <q>"leon"</q>, <q>"Enable LEON extensions"</q>, Sparc::FeatureLeon, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="57">57</th><td>  { <q>"leoncyclecounter"</q>, <q>"Use the Leon cycle counter register"</q>, Sparc::LeonCycleCounter, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="58">58</th><td>  { <q>"leonpwrpsr"</q>, <q>"Enable the PWRPSR instruction"</q>, Sparc::FeaturePWRPSR, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="59">59</th><td>  { <q>"no-fmuls"</q>, <q>"Disable the fmuls instruction."</q>, Sparc::FeatureNoFMULS, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="60">60</th><td>  { <q>"no-fsmuld"</q>, <q>"Disable the fsmuld instruction."</q>, Sparc::FeatureNoFSMULD, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="61">61</th><td>  { <q>"popc"</q>, <q>"Use the popc (population count) instruction"</q>, Sparc::UsePopc, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="62">62</th><td>  { <q>"soft-float"</q>, <q>"Use software emulation for floating point"</q>, Sparc::FeatureSoftFloat, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="63">63</th><td>  { <q>"soft-mul-div"</q>, <q>"Use software emulation for integer multiply and divide"</q>, Sparc::FeatureSoftMulDiv, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="64">64</th><td>  { <q>"v9"</q>, <q>"Enable SPARC-V9 instructions"</q>, Sparc::FeatureV9, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="65">65</th><td>  { <q>"vis"</q>, <q>"Enable UltraSPARC Visual Instruction Set extensions"</q>, Sparc::FeatureVIS, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="66">66</th><td>  { <q>"vis2"</q>, <q>"Enable Visual Instruction Set extensions II"</q>, Sparc::FeatureVIS2, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="67">67</th><td>  { <q>"vis3"</q>, <q>"Enable Visual Instruction Set extensions III"</q>, Sparc::FeatureVIS3, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="68">68</th><td>};</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#ifdef DBGFIELD</u></td></tr>
<tr><th id="71">71</th><td><u>#error "&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro"</u></td></tr>
<tr><th id="72">72</th><td><u>#endif</u></td></tr>
<tr><th id="73">73</th><td><u>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</u></td></tr>
<tr><th id="74">74</th><td><u>#define DBGFIELD(x) x,</u></td></tr>
<tr><th id="75">75</th><td><u>#else</u></td></tr>
<tr><th id="76">76</th><td><u>#define DBGFIELD(x)</u></td></tr>
<tr><th id="77">77</th><td><u>#endif</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>// Functional units for "LEON2Itineraries"</i></td></tr>
<tr><th id="80">80</th><td><b>namespace</b> LEON2ItinerariesFU {</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> InstrStage::FuncUnits LEONIU = <var>1ULL</var> &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> InstrStage::FuncUnits LEONFPU = <var>1ULL</var> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="83">83</th><td>} <i>// end namespace LEON2ItinerariesFU</i></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>// Functional units for "LEON3Itineraries"</i></td></tr>
<tr><th id="86">86</th><td><b>namespace</b> LEON3ItinerariesFU {</td></tr>
<tr><th id="87">87</th><td>  <em>const</em> InstrStage::FuncUnits LEONIU = <var>1ULL</var> &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> InstrStage::FuncUnits LEONFPU = <var>1ULL</var> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="89">89</th><td>} <i>// end namespace LEON3ItinerariesFU</i></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>// Functional units for "LEON4Itineraries"</i></td></tr>
<tr><th id="92">92</th><td><b>namespace</b> LEON4ItinerariesFU {</td></tr>
<tr><th id="93">93</th><td>  <em>const</em> InstrStage::FuncUnits LEONIU = <var>1ULL</var> &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> InstrStage::FuncUnits LEONFPU = <var>1ULL</var> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="95">95</th><td>} <i>// end namespace LEON4ItinerariesFU</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><b>extern</b> <em>const</em> llvm::InstrStage SparcStages[] = {</td></tr>
<tr><th id="98">98</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, llvm::InstrStage::Required }, <i>// No itinerary</i></td></tr>
<tr><th id="99">99</th><td>  { <var>1</var>, LEON2ItinerariesFU::LEONIU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 1</i></td></tr>
<tr><th id="100">100</th><td>  { <var>1</var>, LEON2ItinerariesFU::LEONFPU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 2</i></td></tr>
<tr><th id="101">101</th><td>  { <var>1</var>, LEON2ItinerariesFU::LEONIU | LEON2ItinerariesFU::LEONFPU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 3</i></td></tr>
<tr><th id="102">102</th><td>  { <var>1</var>, LEON3ItinerariesFU::LEONIU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 4</i></td></tr>
<tr><th id="103">103</th><td>  { <var>1</var>, LEON3ItinerariesFU::LEONFPU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 5</i></td></tr>
<tr><th id="104">104</th><td>  { <var>1</var>, LEON3ItinerariesFU::LEONIU | LEON3ItinerariesFU::LEONFPU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 6</i></td></tr>
<tr><th id="105">105</th><td>  { <var>1</var>, LEON4ItinerariesFU::LEONIU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 7</i></td></tr>
<tr><th id="106">106</th><td>  { <var>1</var>, LEON4ItinerariesFU::LEONFPU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 8</i></td></tr>
<tr><th id="107">107</th><td>  { <var>1</var>, LEON4ItinerariesFU::LEONIU | LEON4ItinerariesFU::LEONFPU, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 9</i></td></tr>
<tr><th id="108">108</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, llvm::InstrStage::Required } <i>// End stages</i></td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SparcOperandCycles[] = {</td></tr>
<tr><th id="111">111</th><td>  <var>0</var>, <i>// No itinerary</i></td></tr>
<tr><th id="112">112</th><td>  <var>1</var>,   <var>1</var>, <i>// 1-2</i></td></tr>
<tr><th id="113">113</th><td>  <var>7</var>,   <var>1</var>, <i>// 3-4</i></td></tr>
<tr><th id="114">114</th><td>  <var>2</var>,   <var>1</var>, <i>// 5-6</i></td></tr>
<tr><th id="115">115</th><td>  <var>2</var>,   <var>1</var>, <i>// 7-8</i></td></tr>
<tr><th id="116">116</th><td>  <var>7</var>,   <var>1</var>, <i>// 9-10</i></td></tr>
<tr><th id="117">117</th><td>  <var>36</var>,   <var>1</var>, <i>// 11-12</i></td></tr>
<tr><th id="118">118</th><td>  <var>20</var>,   <var>1</var>, <i>// 13-14</i></td></tr>
<tr><th id="119">119</th><td>  <var>21</var>,   <var>1</var>, <i>// 15-16</i></td></tr>
<tr><th id="120">120</th><td>  <var>16</var>,   <var>1</var>, <i>// 17-18</i></td></tr>
<tr><th id="121">121</th><td>  <var>2</var>,   <var>1</var>, <i>// 19-20</i></td></tr>
<tr><th id="122">122</th><td>  <var>65</var>,   <var>1</var>, <i>// 21-22</i></td></tr>
<tr><th id="123">123</th><td>  <var>37</var>,   <var>1</var>, <i>// 23-24</i></td></tr>
<tr><th id="124">124</th><td>  <var>2</var>,   <var>1</var>, <i>// 25-26</i></td></tr>
<tr><th id="125">125</th><td>  <var>2</var>,   <var>1</var>, <i>// 27-28</i></td></tr>
<tr><th id="126">126</th><td>  <var>1</var>,   <var>1</var>, <i>// 29-30</i></td></tr>
<tr><th id="127">127</th><td>  <var>35</var>,   <var>1</var>, <i>// 31-32</i></td></tr>
<tr><th id="128">128</th><td>  <var>5</var>,   <var>1</var>, <i>// 33-34</i></td></tr>
<tr><th id="129">129</th><td>  <var>2</var>,   <var>1</var>, <i>// 35-36</i></td></tr>
<tr><th id="130">130</th><td>  <var>3</var>,   <var>1</var>, <i>// 37-38</i></td></tr>
<tr><th id="131">131</th><td>  <var>5</var>,   <var>1</var>, <i>// 39-40</i></td></tr>
<tr><th id="132">132</th><td>  <var>1</var>,   <var>1</var>, <i>// 41-42</i></td></tr>
<tr><th id="133">133</th><td>  <var>7</var>,   <var>1</var>, <i>// 43-44</i></td></tr>
<tr><th id="134">134</th><td>  <var>3</var>,   <var>1</var>, <i>// 45-46</i></td></tr>
<tr><th id="135">135</th><td>  <var>2</var>,   <var>1</var>, <i>// 47-48</i></td></tr>
<tr><th id="136">136</th><td>  <var>4</var>,   <var>1</var>, <i>// 49-50</i></td></tr>
<tr><th id="137">137</th><td>  <var>17</var>,   <var>1</var>, <i>// 51-52</i></td></tr>
<tr><th id="138">138</th><td>  <var>16</var>,   <var>1</var>, <i>// 53-54</i></td></tr>
<tr><th id="139">139</th><td>  <var>4</var>,   <var>1</var>, <i>// 55-56</i></td></tr>
<tr><th id="140">140</th><td>  <var>4</var>,   <var>1</var>, <i>// 57-58</i></td></tr>
<tr><th id="141">141</th><td>  <var>2</var>,   <var>1</var>, <i>// 59-60</i></td></tr>
<tr><th id="142">142</th><td>  <var>25</var>,   <var>1</var>, <i>// 61-62</i></td></tr>
<tr><th id="143">143</th><td>  <var>24</var>,   <var>1</var>, <i>// 63-64</i></td></tr>
<tr><th id="144">144</th><td>  <var>4</var>,   <var>1</var>, <i>// 65-66</i></td></tr>
<tr><th id="145">145</th><td>  <var>2</var>,   <var>1</var>, <i>// 67-68</i></td></tr>
<tr><th id="146">146</th><td>  <var>1</var>,   <var>1</var>, <i>// 69-70</i></td></tr>
<tr><th id="147">147</th><td>  <var>35</var>,   <var>1</var>, <i>// 71-72</i></td></tr>
<tr><th id="148">148</th><td>  <var>2</var>,   <var>1</var>, <i>// 73-74</i></td></tr>
<tr><th id="149">149</th><td>  <var>1</var>,   <var>1</var>, <i>// 75-76</i></td></tr>
<tr><th id="150">150</th><td>  <var>4</var>,   <var>1</var>, <i>// 77-78</i></td></tr>
<tr><th id="151">151</th><td>  <var>5</var>,   <var>1</var>, <i>// 79-80</i></td></tr>
<tr><th id="152">152</th><td>  <var>4</var>,   <var>1</var>, <i>// 81-82</i></td></tr>
<tr><th id="153">153</th><td>  <var>1</var>,   <var>1</var>, <i>// 83-84</i></td></tr>
<tr><th id="154">154</th><td>  <var>7</var>,   <var>1</var>, <i>// 85-86</i></td></tr>
<tr><th id="155">155</th><td>  <var>3</var>,   <var>1</var>, <i>// 87-88</i></td></tr>
<tr><th id="156">156</th><td>  <var>2</var>,   <var>1</var>, <i>// 89-90</i></td></tr>
<tr><th id="157">157</th><td>  <var>4</var>,   <var>1</var>, <i>// 91-92</i></td></tr>
<tr><th id="158">158</th><td>  <var>17</var>,   <var>1</var>, <i>// 93-94</i></td></tr>
<tr><th id="159">159</th><td>  <var>16</var>,   <var>1</var>, <i>// 95-96</i></td></tr>
<tr><th id="160">160</th><td>  <var>4</var>,   <var>1</var>, <i>// 97-98</i></td></tr>
<tr><th id="161">161</th><td>  <var>4</var>,   <var>1</var>, <i>// 99-100</i></td></tr>
<tr><th id="162">162</th><td>  <var>2</var>,   <var>1</var>, <i>// 101-102</i></td></tr>
<tr><th id="163">163</th><td>  <var>25</var>,   <var>1</var>, <i>// 103-104</i></td></tr>
<tr><th id="164">164</th><td>  <var>24</var>,   <var>1</var>, <i>// 105-106</i></td></tr>
<tr><th id="165">165</th><td>  <var>4</var>,   <var>1</var>, <i>// 107-108</i></td></tr>
<tr><th id="166">166</th><td>  <var>1</var>,   <var>1</var>, <i>// 109-110</i></td></tr>
<tr><th id="167">167</th><td>  <var>1</var>,   <var>1</var>, <i>// 111-112</i></td></tr>
<tr><th id="168">168</th><td>  <var>35</var>,   <var>1</var>, <i>// 113-114</i></td></tr>
<tr><th id="169">169</th><td>  <var>2</var>,   <var>1</var>, <i>// 115-116</i></td></tr>
<tr><th id="170">170</th><td>  <var>1</var>,   <var>1</var>, <i>// 117-118</i></td></tr>
<tr><th id="171">171</th><td>  <var>1</var>,   <var>1</var>, <i>// 119-120</i></td></tr>
<tr><th id="172">172</th><td>  <var>1</var>,   <var>1</var>, <i>// 121-122</i></td></tr>
<tr><th id="173">173</th><td>  <var>4</var>,   <var>1</var>, <i>// 123-124</i></td></tr>
<tr><th id="174">174</th><td>  <var>0</var> <i>// End operand cycles</i></td></tr>
<tr><th id="175">175</th><td>};</td></tr>
<tr><th id="176">176</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SparcForwardingPaths[] = {</td></tr>
<tr><th id="177">177</th><td> <var>0</var>, <i>// No itinerary</i></td></tr>
<tr><th id="178">178</th><td> <var>0</var>,  <var>0</var>, <i>// 1-2</i></td></tr>
<tr><th id="179">179</th><td> <var>0</var>,  <var>0</var>, <i>// 3-4</i></td></tr>
<tr><th id="180">180</th><td> <var>0</var>,  <var>0</var>, <i>// 5-6</i></td></tr>
<tr><th id="181">181</th><td> <var>0</var>,  <var>0</var>, <i>// 7-8</i></td></tr>
<tr><th id="182">182</th><td> <var>0</var>,  <var>0</var>, <i>// 9-10</i></td></tr>
<tr><th id="183">183</th><td> <var>0</var>,  <var>0</var>, <i>// 11-12</i></td></tr>
<tr><th id="184">184</th><td> <var>0</var>,  <var>0</var>, <i>// 13-14</i></td></tr>
<tr><th id="185">185</th><td> <var>0</var>,  <var>0</var>, <i>// 15-16</i></td></tr>
<tr><th id="186">186</th><td> <var>0</var>,  <var>0</var>, <i>// 17-18</i></td></tr>
<tr><th id="187">187</th><td> <var>0</var>,  <var>0</var>, <i>// 19-20</i></td></tr>
<tr><th id="188">188</th><td> <var>0</var>,  <var>0</var>, <i>// 21-22</i></td></tr>
<tr><th id="189">189</th><td> <var>0</var>,  <var>0</var>, <i>// 23-24</i></td></tr>
<tr><th id="190">190</th><td> <var>0</var>,  <var>0</var>, <i>// 25-26</i></td></tr>
<tr><th id="191">191</th><td> <var>0</var>,  <var>0</var>, <i>// 27-28</i></td></tr>
<tr><th id="192">192</th><td> <var>0</var>,  <var>0</var>, <i>// 29-30</i></td></tr>
<tr><th id="193">193</th><td> <var>0</var>,  <var>0</var>, <i>// 31-32</i></td></tr>
<tr><th id="194">194</th><td> <var>0</var>,  <var>0</var>, <i>// 33-34</i></td></tr>
<tr><th id="195">195</th><td> <var>0</var>,  <var>0</var>, <i>// 35-36</i></td></tr>
<tr><th id="196">196</th><td> <var>0</var>,  <var>0</var>, <i>// 37-38</i></td></tr>
<tr><th id="197">197</th><td> <var>0</var>,  <var>0</var>, <i>// 39-40</i></td></tr>
<tr><th id="198">198</th><td> <var>0</var>,  <var>0</var>, <i>// 41-42</i></td></tr>
<tr><th id="199">199</th><td> <var>0</var>,  <var>0</var>, <i>// 43-44</i></td></tr>
<tr><th id="200">200</th><td> <var>0</var>,  <var>0</var>, <i>// 45-46</i></td></tr>
<tr><th id="201">201</th><td> <var>0</var>,  <var>0</var>, <i>// 47-48</i></td></tr>
<tr><th id="202">202</th><td> <var>0</var>,  <var>0</var>, <i>// 49-50</i></td></tr>
<tr><th id="203">203</th><td> <var>0</var>,  <var>0</var>, <i>// 51-52</i></td></tr>
<tr><th id="204">204</th><td> <var>0</var>,  <var>0</var>, <i>// 53-54</i></td></tr>
<tr><th id="205">205</th><td> <var>0</var>,  <var>0</var>, <i>// 55-56</i></td></tr>
<tr><th id="206">206</th><td> <var>0</var>,  <var>0</var>, <i>// 57-58</i></td></tr>
<tr><th id="207">207</th><td> <var>0</var>,  <var>0</var>, <i>// 59-60</i></td></tr>
<tr><th id="208">208</th><td> <var>0</var>,  <var>0</var>, <i>// 61-62</i></td></tr>
<tr><th id="209">209</th><td> <var>0</var>,  <var>0</var>, <i>// 63-64</i></td></tr>
<tr><th id="210">210</th><td> <var>0</var>,  <var>0</var>, <i>// 65-66</i></td></tr>
<tr><th id="211">211</th><td> <var>0</var>,  <var>0</var>, <i>// 67-68</i></td></tr>
<tr><th id="212">212</th><td> <var>0</var>,  <var>0</var>, <i>// 69-70</i></td></tr>
<tr><th id="213">213</th><td> <var>0</var>,  <var>0</var>, <i>// 71-72</i></td></tr>
<tr><th id="214">214</th><td> <var>0</var>,  <var>0</var>, <i>// 73-74</i></td></tr>
<tr><th id="215">215</th><td> <var>0</var>,  <var>0</var>, <i>// 75-76</i></td></tr>
<tr><th id="216">216</th><td> <var>0</var>,  <var>0</var>, <i>// 77-78</i></td></tr>
<tr><th id="217">217</th><td> <var>0</var>,  <var>0</var>, <i>// 79-80</i></td></tr>
<tr><th id="218">218</th><td> <var>0</var>,  <var>0</var>, <i>// 81-82</i></td></tr>
<tr><th id="219">219</th><td> <var>0</var>,  <var>0</var>, <i>// 83-84</i></td></tr>
<tr><th id="220">220</th><td> <var>0</var>,  <var>0</var>, <i>// 85-86</i></td></tr>
<tr><th id="221">221</th><td> <var>0</var>,  <var>0</var>, <i>// 87-88</i></td></tr>
<tr><th id="222">222</th><td> <var>0</var>,  <var>0</var>, <i>// 89-90</i></td></tr>
<tr><th id="223">223</th><td> <var>0</var>,  <var>0</var>, <i>// 91-92</i></td></tr>
<tr><th id="224">224</th><td> <var>0</var>,  <var>0</var>, <i>// 93-94</i></td></tr>
<tr><th id="225">225</th><td> <var>0</var>,  <var>0</var>, <i>// 95-96</i></td></tr>
<tr><th id="226">226</th><td> <var>0</var>,  <var>0</var>, <i>// 97-98</i></td></tr>
<tr><th id="227">227</th><td> <var>0</var>,  <var>0</var>, <i>// 99-100</i></td></tr>
<tr><th id="228">228</th><td> <var>0</var>,  <var>0</var>, <i>// 101-102</i></td></tr>
<tr><th id="229">229</th><td> <var>0</var>,  <var>0</var>, <i>// 103-104</i></td></tr>
<tr><th id="230">230</th><td> <var>0</var>,  <var>0</var>, <i>// 105-106</i></td></tr>
<tr><th id="231">231</th><td> <var>0</var>,  <var>0</var>, <i>// 107-108</i></td></tr>
<tr><th id="232">232</th><td> <var>0</var>,  <var>0</var>, <i>// 109-110</i></td></tr>
<tr><th id="233">233</th><td> <var>0</var>,  <var>0</var>, <i>// 111-112</i></td></tr>
<tr><th id="234">234</th><td> <var>0</var>,  <var>0</var>, <i>// 113-114</i></td></tr>
<tr><th id="235">235</th><td> <var>0</var>,  <var>0</var>, <i>// 115-116</i></td></tr>
<tr><th id="236">236</th><td> <var>0</var>,  <var>0</var>, <i>// 117-118</i></td></tr>
<tr><th id="237">237</th><td> <var>0</var>,  <var>0</var>, <i>// 119-120</i></td></tr>
<tr><th id="238">238</th><td> <var>0</var>,  <var>0</var>, <i>// 121-122</i></td></tr>
<tr><th id="239">239</th><td> <var>0</var>,  <var>0</var>, <i>// 123-124</i></td></tr>
<tr><th id="240">240</th><td> <var>0</var> <i>// End bypass tables</i></td></tr>
<tr><th id="241">241</th><td>};</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>static</em> <em>const</em> llvm::InstrItinerary LEON2Itineraries[] = {</td></tr>
<tr><th id="244">244</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 0 NoInstrModel</i></td></tr>
<tr><th id="245">245</th><td>  { <var>1</var>, <var>1</var>, <var>2</var>, <var>1</var>, <var>3</var> }, <i>// 1 IIC_iu_instr</i></td></tr>
<tr><th id="246">246</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>3</var>, <var>5</var> }, <i>// 2 IIC_fpu_normal_instr</i></td></tr>
<tr><th id="247">247</th><td>  { <var>1</var>, <var>3</var>, <var>4</var>, <var>5</var>, <var>7</var> }, <i>// 3 IIC_jmp_or_call</i></td></tr>
<tr><th id="248">248</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>7</var>, <var>9</var> }, <i>// 4 IIC_fpu_abs</i></td></tr>
<tr><th id="249">249</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>9</var>, <var>11</var> }, <i>// 5 IIC_fpu_fast_instr</i></td></tr>
<tr><th id="250">250</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>11</var>, <var>13</var> }, <i>// 6 IIC_fpu_divd</i></td></tr>
<tr><th id="251">251</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>13</var>, <var>15</var> }, <i>// 7 IIC_fpu_divs</i></td></tr>
<tr><th id="252">252</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>15</var>, <var>17</var> }, <i>// 8 IIC_fpu_muld</i></td></tr>
<tr><th id="253">253</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>17</var>, <var>19</var> }, <i>// 9 IIC_fpu_muls</i></td></tr>
<tr><th id="254">254</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>19</var>, <var>21</var> }, <i>// 10 IIC_fpu_negs</i></td></tr>
<tr><th id="255">255</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>21</var>, <var>23</var> }, <i>// 11 IIC_fpu_sqrtd</i></td></tr>
<tr><th id="256">256</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>23</var>, <var>25</var> }, <i>// 12 IIC_fpu_sqrts</i></td></tr>
<tr><th id="257">257</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>25</var>, <var>27</var> }, <i>// 13 IIC_fpu_stod</i></td></tr>
<tr><th id="258">258</th><td>  { <var>1</var>, <var>3</var>, <var>4</var>, <var>27</var>, <var>29</var> }, <i>// 14 IIC_ldd</i></td></tr>
<tr><th id="259">259</th><td>  { <var>1</var>, <var>3</var>, <var>4</var>, <var>29</var>, <var>31</var> }, <i>// 15 IIC_iu_or_fpu_instr</i></td></tr>
<tr><th id="260">260</th><td>  { <var>1</var>, <var>1</var>, <var>2</var>, <var>31</var>, <var>33</var> }, <i>// 16 IIC_iu_div</i></td></tr>
<tr><th id="261">261</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 17 IIC_smac_umac</i></td></tr>
<tr><th id="262">262</th><td>  { <var>1</var>, <var>1</var>, <var>2</var>, <var>33</var>, <var>35</var> }, <i>// 18 IIC_iu_smul</i></td></tr>
<tr><th id="263">263</th><td>  { <var>1</var>, <var>3</var>, <var>4</var>, <var>35</var>, <var>37</var> }, <i>// 19 IIC_st</i></td></tr>
<tr><th id="264">264</th><td>  { <var>1</var>, <var>3</var>, <var>4</var>, <var>37</var>, <var>39</var> }, <i>// 20 IIC_std</i></td></tr>
<tr><th id="265">265</th><td>  { <var>1</var>, <var>1</var>, <var>2</var>, <var>39</var>, <var>41</var> }, <i>// 21 IIC_iu_umul</i></td></tr>
<tr><th id="266">266</th><td>  { <var>0</var>, uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>) }<i>// end marker</i></td></tr>
<tr><th id="267">267</th><td>};</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><em>static</em> <em>const</em> llvm::InstrItinerary LEON3Itineraries[] = {</td></tr>
<tr><th id="270">270</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 0 NoInstrModel</i></td></tr>
<tr><th id="271">271</th><td>  { <var>1</var>, <var>4</var>, <var>5</var>, <var>41</var>, <var>43</var> }, <i>// 1 IIC_iu_instr</i></td></tr>
<tr><th id="272">272</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>43</var>, <var>45</var> }, <i>// 2 IIC_fpu_normal_instr</i></td></tr>
<tr><th id="273">273</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>45</var>, <var>47</var> }, <i>// 3 IIC_jmp_or_call</i></td></tr>
<tr><th id="274">274</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>47</var>, <var>49</var> }, <i>// 4 IIC_fpu_abs</i></td></tr>
<tr><th id="275">275</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>49</var>, <var>51</var> }, <i>// 5 IIC_fpu_fast_instr</i></td></tr>
<tr><th id="276">276</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>51</var>, <var>53</var> }, <i>// 6 IIC_fpu_divd</i></td></tr>
<tr><th id="277">277</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>53</var>, <var>55</var> }, <i>// 7 IIC_fpu_divs</i></td></tr>
<tr><th id="278">278</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>55</var>, <var>57</var> }, <i>// 8 IIC_fpu_muld</i></td></tr>
<tr><th id="279">279</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>57</var>, <var>59</var> }, <i>// 9 IIC_fpu_muls</i></td></tr>
<tr><th id="280">280</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>59</var>, <var>61</var> }, <i>// 10 IIC_fpu_negs</i></td></tr>
<tr><th id="281">281</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>61</var>, <var>63</var> }, <i>// 11 IIC_fpu_sqrtd</i></td></tr>
<tr><th id="282">282</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>63</var>, <var>65</var> }, <i>// 12 IIC_fpu_sqrts</i></td></tr>
<tr><th id="283">283</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>65</var>, <var>67</var> }, <i>// 13 IIC_fpu_stod</i></td></tr>
<tr><th id="284">284</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>67</var>, <var>69</var> }, <i>// 14 IIC_ldd</i></td></tr>
<tr><th id="285">285</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>69</var>, <var>71</var> }, <i>// 15 IIC_iu_or_fpu_instr</i></td></tr>
<tr><th id="286">286</th><td>  { <var>1</var>, <var>4</var>, <var>5</var>, <var>71</var>, <var>73</var> }, <i>// 16 IIC_iu_div</i></td></tr>
<tr><th id="287">287</th><td>  { <var>1</var>, <var>4</var>, <var>5</var>, <var>73</var>, <var>75</var> }, <i>// 17 IIC_smac_umac</i></td></tr>
<tr><th id="288">288</th><td>  { <var>1</var>, <var>4</var>, <var>5</var>, <var>75</var>, <var>77</var> }, <i>// 18 IIC_iu_smul</i></td></tr>
<tr><th id="289">289</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>77</var>, <var>79</var> }, <i>// 19 IIC_st</i></td></tr>
<tr><th id="290">290</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>79</var>, <var>81</var> }, <i>// 20 IIC_std</i></td></tr>
<tr><th id="291">291</th><td>  { <var>1</var>, <var>4</var>, <var>5</var>, <var>81</var>, <var>83</var> }, <i>// 21 IIC_iu_umul</i></td></tr>
<tr><th id="292">292</th><td>  { <var>0</var>, uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>) }<i>// end marker</i></td></tr>
<tr><th id="293">293</th><td>};</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><em>static</em> <em>const</em> llvm::InstrItinerary LEON4Itineraries[] = {</td></tr>
<tr><th id="296">296</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 0 NoInstrModel</i></td></tr>
<tr><th id="297">297</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>83</var>, <var>85</var> }, <i>// 1 IIC_iu_instr</i></td></tr>
<tr><th id="298">298</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>85</var>, <var>87</var> }, <i>// 2 IIC_fpu_normal_instr</i></td></tr>
<tr><th id="299">299</th><td>  { <var>1</var>, <var>9</var>, <var>10</var>, <var>87</var>, <var>89</var> }, <i>// 3 IIC_jmp_or_call</i></td></tr>
<tr><th id="300">300</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>89</var>, <var>91</var> }, <i>// 4 IIC_fpu_abs</i></td></tr>
<tr><th id="301">301</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>91</var>, <var>93</var> }, <i>// 5 IIC_fpu_fast_instr</i></td></tr>
<tr><th id="302">302</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>93</var>, <var>95</var> }, <i>// 6 IIC_fpu_divd</i></td></tr>
<tr><th id="303">303</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>95</var>, <var>97</var> }, <i>// 7 IIC_fpu_divs</i></td></tr>
<tr><th id="304">304</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>97</var>, <var>99</var> }, <i>// 8 IIC_fpu_muld</i></td></tr>
<tr><th id="305">305</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>99</var>, <var>101</var> }, <i>// 9 IIC_fpu_muls</i></td></tr>
<tr><th id="306">306</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>101</var>, <var>103</var> }, <i>// 10 IIC_fpu_negs</i></td></tr>
<tr><th id="307">307</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>103</var>, <var>105</var> }, <i>// 11 IIC_fpu_sqrtd</i></td></tr>
<tr><th id="308">308</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>105</var>, <var>107</var> }, <i>// 12 IIC_fpu_sqrts</i></td></tr>
<tr><th id="309">309</th><td>  { <var>1</var>, <var>8</var>, <var>9</var>, <var>107</var>, <var>109</var> }, <i>// 13 IIC_fpu_stod</i></td></tr>
<tr><th id="310">310</th><td>  { <var>1</var>, <var>9</var>, <var>10</var>, <var>109</var>, <var>111</var> }, <i>// 14 IIC_ldd</i></td></tr>
<tr><th id="311">311</th><td>  { <var>1</var>, <var>9</var>, <var>10</var>, <var>111</var>, <var>113</var> }, <i>// 15 IIC_iu_or_fpu_instr</i></td></tr>
<tr><th id="312">312</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>113</var>, <var>115</var> }, <i>// 16 IIC_iu_div</i></td></tr>
<tr><th id="313">313</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>115</var>, <var>117</var> }, <i>// 17 IIC_smac_umac</i></td></tr>
<tr><th id="314">314</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>117</var>, <var>119</var> }, <i>// 18 IIC_iu_smul</i></td></tr>
<tr><th id="315">315</th><td>  { <var>1</var>, <var>9</var>, <var>10</var>, <var>119</var>, <var>121</var> }, <i>// 19 IIC_st</i></td></tr>
<tr><th id="316">316</th><td>  { <var>1</var>, <var>9</var>, <var>10</var>, <var>121</var>, <var>123</var> }, <i>// 20 IIC_std</i></td></tr>
<tr><th id="317">317</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>123</var>, <var>125</var> }, <i>// 21 IIC_iu_umul</i></td></tr>
<tr><th id="318">318</th><td>  { <var>0</var>, uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>) }<i>// end marker</i></td></tr>
<tr><th id="319">319</th><td>};</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>// ===============================================================</i></td></tr>
<tr><th id="322">322</th><td><i>// Data tables for the new per-operand machine model.</i></td></tr>
<tr><th id="323">323</th><td><i></i></td></tr>
<tr><th id="324">324</th><td><i>// {ProcResourceIdx, Cycles}</i></td></tr>
<tr><th id="325">325</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry SparcWriteProcResTable[] = {</td></tr>
<tr><th id="326">326</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="327">327</th><td>}; <i>// SparcWriteProcResTable</i></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i>// {Cycles, WriteResourceID}</i></td></tr>
<tr><th id="330">330</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry SparcWriteLatencyTable[] = {</td></tr>
<tr><th id="331">331</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="332">332</th><td>}; <i>// SparcWriteLatencyTable</i></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>// {UseIdx, WriteResourceID, Cycles}</i></td></tr>
<tr><th id="335">335</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry SparcReadAdvanceTable[] = {</td></tr>
<tr><th id="336">336</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="337">337</th><td>}; <i>// SparcReadAdvanceTable</i></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#undef DBGFIELD</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><em>static</em> <em>const</em> llvm::MCSchedModel NoSchedModel = {</td></tr>
<tr><th id="342">342</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="343">343</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="344">344</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="345">345</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="346">346</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="347">347</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="348">348</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="349">349</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="350">350</th><td>  <var>0</var>, <i>// Processor ID</i></td></tr>
<tr><th id="351">351</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="352">352</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="353">353</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="354">354</th><td>};</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>static</em> <em>const</em> llvm::MCSchedModel LEON2ItinerariesModel = {</td></tr>
<tr><th id="357">357</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="358">358</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="359">359</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="360">360</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="361">361</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="362">362</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="363">363</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="364">364</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="365">365</th><td>  <var>1</var>, <i>// Processor ID</i></td></tr>
<tr><th id="366">366</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="367">367</th><td>  LEON2Itineraries,</td></tr>
<tr><th id="368">368</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="369">369</th><td>};</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><em>static</em> <em>const</em> llvm::MCSchedModel LEON3ItinerariesModel = {</td></tr>
<tr><th id="372">372</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="373">373</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="374">374</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="375">375</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="376">376</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="377">377</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="378">378</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="379">379</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="380">380</th><td>  <var>2</var>, <i>// Processor ID</i></td></tr>
<tr><th id="381">381</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="382">382</th><td>  LEON3Itineraries,</td></tr>
<tr><th id="383">383</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="384">384</th><td>};</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><em>static</em> <em>const</em> llvm::MCSchedModel LEON4ItinerariesModel = {</td></tr>
<tr><th id="387">387</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="388">388</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="389">389</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="390">390</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="391">391</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="392">392</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="393">393</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="394">394</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="395">395</th><td>  <var>3</var>, <i>// Processor ID</i></td></tr>
<tr><th id="396">396</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="397">397</th><td>  LEON4Itineraries,</td></tr>
<tr><th id="398">398</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="399">399</th><td>};</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>// Sorted (by key) array of values for CPU subtype.</i></td></tr>
<tr><th id="402">402</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV SparcSubTypeKV[] = {</td></tr>
<tr><th id="403">403</th><td> { <q>"at697e"</q>, { { { <var>0x4004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON2ItinerariesModel },</td></tr>
<tr><th id="404">404</th><td> { <q>"at697f"</q>, { { { <var>0x4004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON2ItinerariesModel },</td></tr>
<tr><th id="405">405</th><td> { <q>"f934"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="406">406</th><td> { <q>"generic"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="407">407</th><td> { <q>"gr712rc"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON3ItinerariesModel },</td></tr>
<tr><th id="408">408</th><td> { <q>"gr740"</q>, { { { <var>0x38024ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON4ItinerariesModel },</td></tr>
<tr><th id="409">409</th><td> { <q>"hypersparc"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="410">410</th><td> { <q>"leon2"</q>, { { { <var>0x4ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON2ItinerariesModel },</td></tr>
<tr><th id="411">411</th><td> { <q>"leon3"</q>, { { { <var>0x20004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON3ItinerariesModel },</td></tr>
<tr><th id="412">412</th><td> { <q>"leon4"</q>, { { { <var>0x28004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON4ItinerariesModel },</td></tr>
<tr><th id="413">413</th><td> { <q>"ma2080"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="414">414</th><td> { <q>"ma2085"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="415">415</th><td> { <q>"ma2100"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="416">416</th><td> { <q>"ma2150"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="417">417</th><td> { <q>"ma2155"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="418">418</th><td> { <q>"ma2450"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="419">419</th><td> { <q>"ma2455"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="420">420</th><td> { <q>"ma2480"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="421">421</th><td> { <q>"ma2485"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="422">422</th><td> { <q>"ma2x5x"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="423">423</th><td> { <q>"ma2x8x"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="424">424</th><td> { <q>"myriad2"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="425">425</th><td> { <q>"myriad2.1"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="426">426</th><td> { <q>"myriad2.2"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="427">427</th><td> { <q>"myriad2.3"</q>, { { { <var>0x8004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="428">428</th><td> { <q>"niagara"</q>, { { { <var>0xf00ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="429">429</th><td> { <q>"niagara2"</q>, { { { <var>0x40f00ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="430">430</th><td> { <q>"niagara3"</q>, { { { <var>0x40f00ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="431">431</th><td> { <q>"niagara4"</q>, { { { <var>0x41f00ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="432">432</th><td> { <q>"sparclet"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="433">433</th><td> { <q>"sparclite"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="434">434</th><td> { <q>"sparclite86x"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="435">435</th><td> { <q>"supersparc"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="436">436</th><td> { <q>"tsc701"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="437">437</th><td> { <q>"ultrasparc"</q>, { { { <var>0x700ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="438">438</th><td> { <q>"ultrasparc3"</q>, { { { <var>0xf00ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="439">439</th><td> { <q>"ut699"</q>, { { { <var>0x601cULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;LEON3ItinerariesModel },</td></tr>
<tr><th id="440">440</th><td> { <q>"v7"</q>, { { { <var>0x90ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="441">441</th><td> { <q>"v8"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="442">442</th><td> { <q>"v9"</q>, { { { <var>0x200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="443">443</th><td>};</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><b>namespace</b> Sparc_MC {</td></tr>
<tr><th id="446">446</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="447">447</th><td>    <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) {</td></tr>
<tr><th id="448">448</th><td>  <i>// Don't know how to resolve this scheduling class.</i></td></tr>
<tr><th id="449">449</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td>} <i>// end namespace Sparc_MC</i></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><b>struct</b> SparcGenMCSubtargetInfo : <b>public</b> MCSubtargetInfo {</td></tr>
<tr><th id="454">454</th><td>  SparcGenMCSubtargetInfo(<em>const</em> Triple &amp;TT,</td></tr>
<tr><th id="455">455</th><td>    StringRef CPU, StringRef TuneCPU, StringRef FS,</td></tr>
<tr><th id="456">456</th><td>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</td></tr>
<tr><th id="457">457</th><td>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</td></tr>
<tr><th id="458">458</th><td>    <em>const</em> MCWriteProcResEntry *WPR,</td></tr>
<tr><th id="459">459</th><td>    <em>const</em> MCWriteLatencyEntry *WL,</td></tr>
<tr><th id="460">460</th><td>    <em>const</em> MCReadAdvanceEntry *RA, <em>const</em> InstrStage *IS,</td></tr>
<tr><th id="461">461</th><td>    <em>const</em> <em>unsigned</em> *OC, <em>const</em> <em>unsigned</em> *FP) :</td></tr>
<tr><th id="462">462</th><td>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</td></tr>
<tr><th id="463">463</th><td>                      WPR, WL, RA, IS, OC, FP) { }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="466">466</th><td>      <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII,</td></tr>
<tr><th id="467">467</th><td>      <em>unsigned</em> CPUID) <em>const</em> override {</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> Sparc_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td>};</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><em>static</em> <b>inline</b> MCSubtargetInfo *createSparcMCSubtargetInfoImpl(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <b>new</b> SparcGenMCSubtargetInfo(TT, CPU, TuneCPU, FS, SparcFeatureKV, SparcSubTypeKV, </td></tr>
<tr><th id="474">474</th><td>                      SparcWriteProcResTable, SparcWriteLatencyTable, SparcReadAdvanceTable, </td></tr>
<tr><th id="475">475</th><td>                      SparcStages, SparcOperandCycles, SparcForwardingPaths);</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><u>#<span data-ppcond="43">endif</span> // GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><u>#<span data-ppcond="483">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="484">484</th><td><u>#undef GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="487">487</th><td><u>#include "llvm/Support/raw_ostream.h"</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i>// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="490">490</th><td><i>// subtarget options.</i></td></tr>
<tr><th id="491">491</th><td><em>void</em> llvm::SparcSubtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="492">492</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nFeatures:"</q> &lt;&lt; FS);</td></tr>
<tr><th id="493">493</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nCPU:"</q> &lt;&lt; CPU);</td></tr>
<tr><th id="494">494</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nTuneCPU:"</q> &lt;&lt; TuneCPU &lt;&lt; <q>"\n\n"</q>);</td></tr>
<tr><th id="495">495</th><td>  InitMCProcessorInfo(CPU, TuneCPU, FS);</td></tr>
<tr><th id="496">496</th><td>  <em>const</em> FeatureBitset &amp;Bits = getFeatureBits();</td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (Bits[Sparc::DetectRoundChange]) DetectRoundChange = <b>true</b>;</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (Bits[Sparc::FeatureHardQuad]) HasHardQuad = <b>true</b>;</td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (Bits[Sparc::FeatureLeon]) IsLeon = <b>true</b>;</td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (Bits[Sparc::FeatureNoFMULS]) HasNoFMULS = <b>true</b>;</td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (Bits[Sparc::FeatureNoFSMULD]) HasNoFSMULD = <b>true</b>;</td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (Bits[Sparc::FeaturePWRPSR]) HasPWRPSR = <b>true</b>;</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (Bits[Sparc::FeatureSoftFloat]) UseSoftFloat = <b>true</b>;</td></tr>
<tr><th id="504">504</th><td>  <b>if</b> (Bits[Sparc::FeatureSoftMulDiv]) UseSoftMulDiv = <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (Bits[Sparc::FeatureV8Deprecated]) V8DeprecatedInsts = <b>true</b>;</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (Bits[Sparc::FeatureV9]) IsV9 = <b>true</b>;</td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (Bits[Sparc::FeatureVIS]) IsVIS = <b>true</b>;</td></tr>
<tr><th id="508">508</th><td>  <b>if</b> (Bits[Sparc::FeatureVIS2]) IsVIS2 = <b>true</b>;</td></tr>
<tr><th id="509">509</th><td>  <b>if</b> (Bits[Sparc::FeatureVIS3]) IsVIS3 = <b>true</b>;</td></tr>
<tr><th id="510">510</th><td>  <b>if</b> (Bits[Sparc::FixAllFDIVSQRT]) FixAllFDIVSQRT = <b>true</b>;</td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (Bits[Sparc::InsertNOPLoad]) InsertNOPLoad = <b>true</b>;</td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (Bits[Sparc::LeonCASA]) HasLeonCasa = <b>true</b>;</td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (Bits[Sparc::LeonCycleCounter]) HasLeonCycleCounter = <b>true</b>;</td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (Bits[Sparc::UMACSMACSupport]) HasUmacSmac = <b>true</b>;</td></tr>
<tr><th id="515">515</th><td>  <b>if</b> (Bits[Sparc::UsePopc]) UsePopc = <b>true</b>;</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td><u>#<span data-ppcond="483">endif</span> // GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#<span data-ppcond="520">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</span></u></td></tr>
<tr><th id="521">521</th><td><u>#undef GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="524">524</th><td><b>class</b> DFAPacketizer;</td></tr>
<tr><th id="525">525</th><td><b>namespace</b> Sparc_MC {</td></tr>
<tr><th id="526">526</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID);</td></tr>
<tr><th id="527">527</th><td>} <i>// end namespace Sparc_MC</i></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><b>struct</b> SparcGenSubtargetInfo : <b>public</b> TargetSubtargetInfo {</td></tr>
<tr><th id="530">530</th><td>  <b>explicit</b> SparcGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS);</td></tr>
<tr><th id="531">531</th><td><b>public</b>:</td></tr>
<tr><th id="532">532</th><td>  <em>unsigned</em> resolveSchedClass(<em>unsigned</em> SchedClass,  <em>const</em> MachineInstr *DefMI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> override;</td></tr>
<tr><th id="533">533</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> override;</td></tr>
<tr><th id="534">534</th><td>  DFAPacketizer *createDFAPacketizer(<em>const</em> InstrItineraryData *IID) <em>const</em>;</td></tr>
<tr><th id="535">535</th><td>};</td></tr>
<tr><th id="536">536</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#<span data-ppcond="520">endif</span> // GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><u>#<span data-ppcond="541">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</span></u></td></tr>
<tr><th id="542">542</th><td><u>#undef GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#include "llvm/CodeGen/TargetSchedule.h"</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="547">547</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV SparcFeatureKV[];</td></tr>
<tr><th id="548">548</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV SparcSubTypeKV[];</td></tr>
<tr><th id="549">549</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry SparcWriteProcResTable[];</td></tr>
<tr><th id="550">550</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry SparcWriteLatencyTable[];</td></tr>
<tr><th id="551">551</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry SparcReadAdvanceTable[];</td></tr>
<tr><th id="552">552</th><td><b>extern</b> <em>const</em> llvm::InstrStage SparcStages[];</td></tr>
<tr><th id="553">553</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SparcOperandCycles[];</td></tr>
<tr><th id="554">554</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SparcForwardingPaths[];</td></tr>
<tr><th id="555">555</th><td>SparcGenSubtargetInfo::SparcGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</td></tr>
<tr><th id="556">556</th><td>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, makeArrayRef(SparcFeatureKV, <var>19</var>), makeArrayRef(SparcSubTypeKV, <var>40</var>), </td></tr>
<tr><th id="557">557</th><td>                        SparcWriteProcResTable, SparcWriteLatencyTable, SparcReadAdvanceTable, </td></tr>
<tr><th id="558">558</th><td>                        SparcStages, SparcOperandCycles, SparcForwardingPaths) {}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>unsigned</em> SparcGenSubtargetInfo</td></tr>
<tr><th id="561">561</th><td>::resolveSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MachineInstr *MI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>  report_fatal_error(<q>"Expected a variant SchedClass"</q>);</td></tr>
<tr><th id="563">563</th><td>} <i>// SparcGenSubtargetInfo::resolveSchedClass</i></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><em>unsigned</em> SparcGenSubtargetInfo</td></tr>
<tr><th id="566">566</th><td>::resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> {</td></tr>
<tr><th id="567">567</th><td>  <b>return</b> Sparc_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="568">568</th><td>} <i>// SparcGenSubtargetInfo::resolveVariantSchedClass</i></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><u>#<span data-ppcond="541">endif</span> // GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#<span data-ppcond="575">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="576">576</th><td><u>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><u>#<span data-ppcond="575">endif</span> // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><u>#<span data-ppcond="581">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="582">582</th><td><u>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><u>#<span data-ppcond="581">endif</span> // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp.html'>llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>