

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21912|    21912|  0.219 ms|  0.219 ms|  21913|  21913|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_atax_Pipeline_lp1_lp2_fu_216  |atax_Pipeline_lp1_lp2  |    16391|    16391|   0.164 ms|   0.164 ms|  16391|  16391|       no|
        |grp_atax_Pipeline_lprd_2_fu_225   |atax_Pipeline_lprd_2   |       66|       66|   0.660 us|   0.660 us|     66|     66|       no|
        |grp_atax_Pipeline_lp3_lp4_fu_235  |atax_Pipeline_lp3_lp4  |     1033|     1033|  10.330 us|  10.330 us|   1033|   1033|       no|
        |grp_atax_Pipeline_lpwr_1_fu_246   |atax_Pipeline_lpwr_1   |       66|       66|   0.660 us|   0.660 us|     66|     66|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    2665|    2276|    -|
|Memory           |       13|     -|     256|      32|    0|
|Multiplexer      |        -|     -|       -|     760|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       13|    20|    2967|    3097|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_atax_Pipeline_lp1_lp2_fu_216    |atax_Pipeline_lp1_lp2           |        0|   0|   547|   378|    0|
    |grp_atax_Pipeline_lp3_lp4_fu_235    |atax_Pipeline_lp3_lp4           |        0|  15|  1735|  1365|    0|
    |grp_atax_Pipeline_lprd_2_fu_225     |atax_Pipeline_lprd_2            |        0|   0|    16|    86|    0|
    |grp_atax_Pipeline_lpwr_1_fu_246     |atax_Pipeline_lpwr_1            |        0|   0|    12|    98|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U35  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U36   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        0|  20|  2665|  2276|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buff_A_U        |buff_A_RAM_AUTO_1R1W      |        4|   0|   0|    0|  2048|   32|     1|        65536|
    |buff_A_1_U      |buff_A_RAM_AUTO_1R1W      |        4|   0|   0|    0|  2048|   32|     1|        65536|
    |buff_x_U        |buff_x_RAM_AUTO_1R1W      |        2|   0|   0|    0|    32|   32|     1|         1024|
    |buff_x_1_U      |buff_x_RAM_AUTO_1R1W      |        2|   0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_U    |buff_y_out_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buff_y_out_1_U  |buff_y_out_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buff_y_out_2_U  |buff_y_out_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buff_y_out_3_U  |buff_y_out_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |tmp1_U          |tmp1_RAM_AUTO_1R1W        |        1|   0|   0|    0|    64|   32|     1|         2048|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                          |       13| 256|  32|    0|  4288|  288|     9|       137216|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_274_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln11_fu_268_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  54|         10|    1|         10|
    |buff_A_1_address0      |  20|          4|   11|         44|
    |buff_A_1_address1      |  14|          3|   11|         33|
    |buff_A_1_ce0           |  20|          4|    1|          4|
    |buff_A_1_ce1           |  14|          3|    1|          3|
    |buff_A_1_we0           |   9|          2|    1|          2|
    |buff_A_address0        |  20|          4|   11|         44|
    |buff_A_address1        |  14|          3|   11|         33|
    |buff_A_ce0             |  20|          4|    1|          4|
    |buff_A_ce1             |  14|          3|    1|          3|
    |buff_A_we0             |   9|          2|    1|          2|
    |buff_x_1_address0      |  14|          3|    5|         15|
    |buff_x_1_ce0           |  14|          3|    1|          3|
    |buff_x_1_ce1           |   9|          2|    1|          2|
    |buff_x_address0        |  14|          3|    5|         15|
    |buff_x_ce0             |  14|          3|    1|          3|
    |buff_x_ce1             |   9|          2|    1|          2|
    |buff_y_out_1_address0  |  20|          4|    4|         16|
    |buff_y_out_1_ce0       |  20|          4|    1|          4|
    |buff_y_out_1_ce1       |   9|          2|    1|          2|
    |buff_y_out_1_d0        |  14|          3|   32|         96|
    |buff_y_out_1_we0       |  14|          3|    1|          3|
    |buff_y_out_2_address0  |  20|          4|    4|         16|
    |buff_y_out_2_ce0       |  20|          4|    1|          4|
    |buff_y_out_2_ce1       |   9|          2|    1|          2|
    |buff_y_out_2_d0        |  14|          3|   32|         96|
    |buff_y_out_2_we0       |  14|          3|    1|          3|
    |buff_y_out_3_address0  |  20|          4|    4|         16|
    |buff_y_out_3_ce0       |  20|          4|    1|          4|
    |buff_y_out_3_ce1       |   9|          2|    1|          2|
    |buff_y_out_3_d0        |  14|          3|   32|         96|
    |buff_y_out_3_we0       |  14|          3|    1|          3|
    |buff_y_out_address0    |  20|          4|    4|         16|
    |buff_y_out_ce0         |  20|          4|    1|          4|
    |buff_y_out_ce1         |   9|          2|    1|          2|
    |buff_y_out_d0          |  14|          3|   32|         96|
    |buff_y_out_we0         |  14|          3|    1|          3|
    |grp_fu_386_ce          |  14|          3|    1|          3|
    |grp_fu_386_p0          |  14|          3|   32|         96|
    |grp_fu_386_p1          |  14|          3|   32|         96|
    |grp_fu_390_ce          |  14|          3|    1|          3|
    |grp_fu_390_p0          |  14|          3|   32|         96|
    |grp_fu_390_p1          |  14|          3|   32|         96|
    |i_fu_74                |   9|          2|    7|         14|
    |tmp1_address0          |  20|          4|    6|         24|
    |tmp1_ce0               |  20|          4|    1|          4|
    |tmp1_d0                |  14|          3|   32|         96|
    |tmp1_we0               |  14|          3|    1|          3|
    |y_out_write            |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 760|        158|  399|       1239|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |add_ln11_reg_360                               |  7|   0|    7|          0|
    |ap_CS_fsm                                      |  9|   0|    9|          0|
    |grp_atax_Pipeline_lp1_lp2_fu_216_ap_start_reg  |  1|   0|    1|          0|
    |grp_atax_Pipeline_lp3_lp4_fu_235_ap_start_reg  |  1|   0|    1|          0|
    |grp_atax_Pipeline_lprd_2_fu_225_ap_start_reg   |  1|   0|    1|          0|
    |grp_atax_Pipeline_lpwr_1_fu_246_ap_start_reg   |  1|   0|    1|          0|
    |i_fu_74                                        |  7|   0|    7|          0|
    |tmp_1_reg_375                                  |  6|   0|   12|          6|
    |trunc_ln11_reg_351                             |  6|   0|    6|          0|
    |zext_ln11_reg_365                              |  7|   0|   64|         57|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 46|   0|  109|         63|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          atax|  return value|
|A_address0    |  out|   12|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|x_address0    |  out|    6|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|y_out_din     |  out|   32|     ap_fifo|         y_out|       pointer|
|y_out_full_n  |   in|    1|     ap_fifo|         y_out|       pointer|
|y_out_write   |  out|    1|     ap_fifo|         y_out|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

