<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="272" />
   <clocksource preferredWidth="271" />
   <frequency preferredWidth="253" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1100" height="800" x="228" y="100" />
 <hdlexample language="VERILOG" />
 <generation path="src/core_gen/_PROJECT_NAME_" />
</preferences>
