[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Arbiter|Arbiter>io_pe1_data",
    "sources":[
      "~Arbiter|Arbiter>io_fifo_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Arbiter|Arbiter>io_pe0_data",
    "sources":[
      "~Arbiter|Arbiter>io_fifo_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Arbiter|Arbiter>io_fifo_ready",
    "sources":[
      "~Arbiter|Arbiter>io_pe0_ready",
      "~Arbiter|Arbiter>io_pe1_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Arbiter|Arbiter>io_pe1_valid",
    "sources":[
      "~Arbiter|Arbiter>io_fifo_valid",
      "~Arbiter|Arbiter>io_pe1_ready",
      "~Arbiter|Arbiter>io_pe0_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Arbiter|Arbiter>io_pe0_valid",
    "sources":[
      "~Arbiter|Arbiter>io_fifo_valid",
      "~Arbiter|Arbiter>io_pe0_ready"
    ]
  }
]