include(v2x_tests.cmake)

# Functional testing
add_subdirectory(clocks)

# Simple design tests
add_subdirectory(simple_pll)

# Tests from the VtR timing tutorial
add_subdirectory(fig41-full-adder)
add_subdirectory(fig42-dff)
add_subdirectory(fig43-single_port_ram_mixed)
#add_subdirectory(fig44-single_port_ram_seq)
#add_subdirectory(fig45-single_port_ram_seq_comb)
#add_subdirectory(fig46-multiclock_dual_port_ram)

# FIXME: Should be in the functional testing section but depends on tests from
# the VtR timing tutorial.
add_subdirectory(multiple_instance)
# FIXME: Where should this be?
add_subdirectory(single_port_rom_mixed)

# Tests which demonstrate DSP style systems
add_subdirectory(dsp_combinational)
# FIXME: Output is incorrectly marked as being clocked.
add_subdirectory(dsp_in_registered)
# FIXME: utils/vlog/tests/dsp_inout_registered/dsp_inout_registered.arch.merged.xml:-1
# <pb_type> 'dff' timing-annotation/<model> mismatch on port 'd' of model
# 'dff', port is a sequential input but has neither T_setup nor T_hold
# specified
add_subdirectory(dsp_inout_registered)
add_subdirectory(dsp_inout_registered_dualclk)
# FIXME: Input is incorrectly marked as being clocked.
add_subdirectory(dsp_out_registered)
# FIXME: Input `m` and output is incorrectly marked as being clocked.
add_subdirectory(dsp_partial_registered)
add_subdirectory(dsp_modes)
