(module vero-card-handle-type-C locked (layer F.Cu) (tedit 5D889D07)
  (tags "pcb card handle ejector")
  (fp_text reference REF** (at 0 -9.652) (layer F.SilkS) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value vero-card-handle-type-C (at 0 24.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 0.02 0) (end 1.32 0) (layer F.Fab) (width 0.12))
  (fp_line (start -1.28 0) (end 1.32 0) (layer F.Fab) (width 0.12))
  (fp_line (start 0.02 -1.3) (end 0.02 1.3) (layer F.Fab) (width 0.12))
  (fp_line (start -4.9784 -6) (end -4.9784 6.0548) (layer F.CrtYd) (width 0.12))
  (fp_line (start -4.9784 6.1) (end 4.9276 6.1) (layer F.CrtYd) (width 0.12))
  (fp_line (start 4.9276 6.1) (end 4.9276 -6) (layer F.CrtYd) (width 0.12))
  (fp_line (start 4.9276 -6) (end -4.9784 -6) (layer F.CrtYd) (width 0.12))
  (fp_text user "Vero Technologies 21-0240L (black)" (at 0 22.6) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user "Hole âŒ€ 2.60mm, 6.10mm from edge" (at 0 20.2) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -4.765 7.7) (end 4.765 7.7) (layer F.Fab) (width 0.12))
  (fp_line (start -4.765 15.7) (end -4.765 17.99) (layer F.Fab) (width 0.45))
  (fp_line (start 4.765 17.99) (end 4.765 15.7) (layer F.Fab) (width 0.45))
  (fp_line (start 4.765 17.99) (end -4.765 17.99) (layer F.Fab) (width 0.45))
  (fp_line (start -4.765 15.7) (end 4.765 15.7) (layer F.Fab) (width 0.12))
  (fp_line (start -4.765 15.7) (end -3.765 13.7) (layer F.Fab) (width 0.45))
  (fp_line (start -3.765 13.7) (end -4.765 7.7) (layer F.Fab) (width 0.45))
  (fp_line (start -3.765 13.7) (end 3.765 13.7) (layer F.Fab) (width 0.12))
  (fp_line (start 3.765 13.7) (end 4.765 7.7) (layer F.Fab) (width 0.45))
  (fp_line (start 4.765 15.7) (end 3.765 13.7) (layer F.Fab) (width 0.45))
  (fp_line (start 4.765 -2.63) (end 4.765 7.7) (layer F.Fab) (width 0.45))
  (fp_line (start -4.765 -2.63) (end -4.765 7.7) (layer F.Fab) (width 0.45))
  (fp_line (start -4.765 -2.63) (end -2.265 -2.63) (layer F.Fab) (width 0.45))
  (fp_line (start -2.265 -2.63) (end -2.265 6.1) (layer F.Fab) (width 0.45))
  (fp_line (start 2.265 -2.63) (end 2.265 6.1) (layer F.Fab) (width 0.45))
  (fp_line (start -2.265 6.1) (end 2.265 6.1) (layer F.Fab) (width 0.45))
  (fp_line (start -8 6.1) (end -6 6.1) (layer F.Fab) (width 0.12))
  (fp_line (start 6 6.1) (end 8 6.1) (layer F.Fab) (width 0.12))
  (fp_line (start 0 -3.2) (end 0 -4.1) (layer F.Fab) (width 0.12))
  (fp_line (start 2.265 -2.63) (end 4.765 -2.63) (layer F.Fab) (width 0.45))
  (fp_line (start -2.3 -2.2) (end 2.2 -2.2) (layer F.Fab) (width 0.12))
  (fp_line (start 8 -6) (end -8 -6) (layer B.CrtYd) (width 0.12))
  (fp_line (start 8 6.1) (end 8 -6) (layer B.CrtYd) (width 0.12))
  (fp_line (start -8 6.1) (end 8 6.1) (layer B.CrtYd) (width 0.12))
  (fp_line (start -8 -6) (end -8 6.1) (layer B.CrtYd) (width 0.12))
  (fp_line (start -2.265 -2.63) (end -2.265 5.2) (layer F.SilkS) (width 0.45))
  (fp_line (start -2.265 -2.63) (end 2.235 -2.63) (layer F.SilkS) (width 0.45))
  (fp_line (start 2.265 -2.63) (end 2.265 5.2) (layer F.SilkS) (width 0.45))
  (fp_line (start -4.765 -2.63) (end -2.265 -2.63) (layer B.SilkS) (width 0.45))
  (fp_line (start -2.265 -2.63) (end -2.265 5.2) (layer B.SilkS) (width 0.45))
  (fp_line (start 4.765 -2.63) (end 4.765 5.3) (layer B.SilkS) (width 0.45))
  (fp_line (start -4.765 -2.63) (end -4.765 5.2) (layer B.SilkS) (width 0.45))
  (fp_line (start 2.265 -2.63) (end 4.765 -2.63) (layer B.SilkS) (width 0.45))
  (fp_line (start 2.265 -2.63) (end 2.265 5.2) (layer B.SilkS) (width 0.45))
  (pad "" np_thru_hole circle (at 0 0) (size 2.6 2.6) (drill 2.6) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1))
  (model ${CFTDIR}/kicad/alexios.pretty/vero-card-handle-type-C.wrl
    (offset (xyz 0 -18 -0.85))
    (scale (xyz 10 10 10))
    (rotate (xyz 0 90 0))
  )
)
