#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 31 14:38:12 2025
# Process ID         : 25528
# Current directory  : C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.runs/synth_1
# Command line       : vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file           : C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.runs/synth_1/main.vds
# Journal file       : C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.runs/synth_1\vivado.jou
# Running On         : DESKTOP-783OFR0
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 5700U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16469 MB
# Swap memory        : 6979 MB
# Total Virtual      : 23448 MB
# Available Virtual  : 5221 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20736
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 832.156 ; gain = 476.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:21]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:21]
WARNING: [Synth 8-6014] Unused sequential element ival_wr_ptr_reg was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:88]
WARNING: [Synth 8-6014] Unused sequential element val_wr_ptr_reg was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:88]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[0] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[1] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[2] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[3] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[4] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[5] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[6] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[7] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[8] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[9] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[10] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[11] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[12] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[13] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[14] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[15] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[16] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[17] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[18] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[19] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[20] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[21] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[22] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[23] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[24] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[25] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[26] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[27] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[28] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[29] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[30] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element valid_fifo_reg[31] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[0] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[1] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[2] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[3] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[4] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[5] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[6] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[7] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[8] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[9] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[10] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[11] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[12] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[13] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[14] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[15] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[16] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[17] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[18] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[19] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[20] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[21] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[22] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[23] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[24] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[25] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[26] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[27] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[28] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[29] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[30] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element invalid_fifo_reg[31] was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:91]
WARNING: [Synth 8-6014] Unused sequential element AWREADY_reg was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:86]
WARNING: [Synth 8-6014] Unused sequential element WREADY_reg was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:87]
WARNING: [Synth 8-6014] Unused sequential element BVALID_reg was removed.  [C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.srcs/sources_1/new/main.v:136]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 938.020 ; gain = 582.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 938.020 ; gain = 582.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 938.020 ; gain = 582.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 938.020 ; gain = 582.137
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.598 ; gain = 763.715
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.598 ; gain = 763.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.598 ; gain = 763.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     4|
|4     |LUT3 |     7|
|5     |LUT4 |    22|
|6     |LUT5 |    17|
|7     |LUT6 |    20|
|8     |FDRE |    55|
|9     |IBUF |    68|
|10    |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   259|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.645 ; gain = 959.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1329.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e0f17bdb
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.168 ; gain = 1086.320
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1441.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/VivadoProj/AXI4Lite_protocol/AXI4Lite_protocol.runs/synth_1/main.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 14:38:51 2025...
